
---------- Begin Simulation Statistics ----------
final_tick                                 1112270400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 181932                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406824                       # Number of bytes of host memory used
host_op_rate                                   317235                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.65                       # Real time elapsed on the host
host_tick_rate                               95488365                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2119171                       # Number of instructions simulated
sim_ops                                       3695221                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001112                       # Number of seconds simulated
sim_ticks                                  1112270400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               444135                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24884                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            474602                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             243730                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          444135                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           200405                       # Number of indirect misses.
system.cpu.branchPred.lookups                  502686                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12146                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12575                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2431241                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1971714                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24981                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     356319                       # Number of branches committed
system.cpu.commit.bw_lim_events                612335                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          894226                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2119171                       # Number of instructions committed
system.cpu.commit.committedOps                3695221                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2372216                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.557708                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.723922                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1160324     48.91%     48.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       188328      7.94%     56.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       176134      7.42%     64.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       235095      9.91%     74.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       612335     25.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2372216                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      78463                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10258                       # Number of function calls committed.
system.cpu.commit.int_insts                   3636204                       # Number of committed integer instructions.
system.cpu.commit.loads                        504037                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20960      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2905449     78.63%     79.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1999      0.05%     79.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37707      1.02%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3081      0.08%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.03%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6262      0.17%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           12021      0.33%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12984      0.35%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           8300      0.22%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1162      0.03%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          484255     13.10%     94.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         167804      4.54%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19782      0.54%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12239      0.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3695221                       # Class of committed instruction
system.cpu.commit.refs                         684080                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2119171                       # Number of Instructions Simulated
system.cpu.committedOps                       3695221                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.312153                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.312153                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8128                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        32415                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        47400                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4388                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1022308                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4811990                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   306870                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1172545                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25057                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89430                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      588529                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2144                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      199711                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           174                       # TLB misses on write requests
system.cpu.fetch.Branches                      502686                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    252320                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2247174                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4656                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2898474                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  141                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           704                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   50114                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.180778                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             343128                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             255876                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.042363                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2616210                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.945455                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.929778                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1235207     47.21%     47.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    77626      2.97%     50.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    61471      2.35%     52.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    78473      3.00%     55.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1163433     44.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2616210                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    128539                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    70248                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    222734400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    222734400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    222734000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    222734000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    222734000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    222734000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8680400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8680000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       589600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       589600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       588800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       588800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4878000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4859200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4793200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4830000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     80332800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     80314000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     80300000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     80305200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1696734400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          164467                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29571                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   387317                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.522533                       # Inst execution rate
system.cpu.iew.exec_refs                       789815                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     199678                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  690733                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                621219                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                930                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               592                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               210513                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4589387                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                590137                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             35446                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4233673                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3237                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9220                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25057                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15272                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           601                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40627                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          274                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       117180                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30469                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             87                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        21172                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8399                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5899518                       # num instructions consuming a value
system.cpu.iew.wb_count                       4210949                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.568429                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3353460                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.514361                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4218269                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6550395                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3629866                       # number of integer regfile writes
system.cpu.ipc                               0.762106                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.762106                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27283      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3341013     78.26%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2023      0.05%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41378      0.97%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4638      0.11%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1254      0.03%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6919      0.16%     80.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15630      0.37%     80.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14727      0.34%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8883      0.21%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2242      0.05%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               575177     13.47%     94.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              188714      4.42%     99.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25566      0.60%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13675      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4269122                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   95131                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              191653                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        91687                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             135229                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4146708                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10981707                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4119262                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5348397                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4588288                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4269122                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1099                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          894155                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18909                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            357                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1326487                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2616210                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.631796                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669265                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1172697     44.82%     44.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              179906      6.88%     51.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              307565     11.76%     63.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              350082     13.38%     76.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              605960     23.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2616210                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.535282                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      252437                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           368                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              9454                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4046                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               621219                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              210513                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1600648                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          2780677                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  838665                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5040485                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               18                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46588                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   357711                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15762                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4782                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12361168                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4734834                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6446363                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1202651                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  72700                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25057                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                172405                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1405855                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            163302                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7502507                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19721                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                882                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    207108                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            934                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6349328                       # The number of ROB reads
system.cpu.rob.rob_writes                     9423835                       # The number of ROB writes
system.cpu.timesIdled                            1599                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18425                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          435                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38130                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              435                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          699                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            699                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              125                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9436                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22998                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1112270400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12195                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1333                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8103                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1367                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1367                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12195                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       953280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       953280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  953280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13562                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13562    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13562                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11361026                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29446474                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1112270400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17596                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4104                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23842                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                970                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2109                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2109                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17596                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8335                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49498                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57833                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       183168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1255104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1438272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10495                       # Total snoops (count)
system.l2bus.snoopTraffic                       85504                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30198                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014835                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120896                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29750     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      448      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30198                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20208799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18913418                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3438399                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1112270400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1112270400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       248763                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           248763                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       248763                       # number of overall hits
system.cpu.icache.overall_hits::total          248763                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3556                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3556                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3556                       # number of overall misses
system.cpu.icache.overall_misses::total          3556                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    177590400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    177590400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    177590400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    177590400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       252319                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       252319                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       252319                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       252319                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014093                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014093                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014093                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014093                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49941.057368                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49941.057368                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49941.057368                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49941.057368                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          187                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          691                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          691                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          691                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          691                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2865                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2865                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2865                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2865                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    144352000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    144352000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    144352000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    144352000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011355                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011355                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011355                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011355                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50384.642234                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50384.642234                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50384.642234                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50384.642234                       # average overall mshr miss latency
system.cpu.icache.replacements                   2608                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       248763                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          248763                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3556                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3556                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    177590400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    177590400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       252319                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       252319                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014093                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014093                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49941.057368                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49941.057368                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          691                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          691                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2865                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2865                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    144352000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    144352000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011355                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011355                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50384.642234                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50384.642234                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1112270400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1112270400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.501974                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              227428                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2609                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.170563                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.501974                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990242                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990242                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            507503                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           507503                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1112270400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1112270400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1112270400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       692232                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           692232                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       692232                       # number of overall hits
system.cpu.dcache.overall_hits::total          692232                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34491                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34491                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34491                       # number of overall misses
system.cpu.dcache.overall_misses::total         34491                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1676456800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1676456800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1676456800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1676456800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       726723                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       726723                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       726723                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       726723                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.047461                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047461                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.047461                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047461                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48605.630454                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48605.630454                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48605.630454                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48605.630454                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29135                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               739                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.424899                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1752                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2771                       # number of writebacks
system.cpu.dcache.writebacks::total              2771                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22031                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22031                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22031                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22031                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12460                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12460                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12460                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4381                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16841                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    575732400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    575732400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    575732400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    250762495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    826494895                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017145                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017145                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017145                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023174                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46206.452648                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46206.452648                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46206.452648                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57238.643004                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49076.355026                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15816                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       514300                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          514300                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32348                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32348                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1570114400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1570114400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       546648                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       546648                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059175                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059175                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48538.221838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48538.221838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21998                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21998                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10350                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10350                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    472241200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    472241200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018934                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018934                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45627.169082                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45627.169082                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       177932                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         177932                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2143                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2143                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    106342400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    106342400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       180075                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       180075                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011901                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011901                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49623.145124                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49623.145124                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2110                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2110                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    103491200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    103491200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011717                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011717                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49047.962085                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49047.962085                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4381                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4381                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    250762495                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    250762495                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57238.643004                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57238.643004                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1112270400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1112270400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           978.184837                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633240                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15816                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.037936                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   737.881222                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   240.303616                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.720587                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.234671                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955259                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          219                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          805                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          439                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          311                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.213867                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.786133                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1470286                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1470286                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1112270400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             903                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4864                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          916                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6683                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            903                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4864                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          916                       # number of overall hits
system.l2cache.overall_hits::total               6683                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1959                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7595                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3465                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13019                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1959                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7595                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3465                       # number of overall misses
system.l2cache.overall_misses::total            13019                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133298400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    519610000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    240648388                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    893556788                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133298400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    519610000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    240648388                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    893556788                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2862                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12459                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4381                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19702                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2862                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12459                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4381                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19702                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.684486                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.609599                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.790915                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.660796                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.684486                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.609599                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.790915                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.660796                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68044.104135                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68414.746544                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69451.194228                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68634.825102                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68044.104135                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68414.746544                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69451.194228                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68634.825102                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    4                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1333                       # number of writebacks
system.l2cache.writebacks::total                 1333                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           18                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             30                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           18                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            30                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1959                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7583                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3447                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12989                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1959                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7583                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3447                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          573                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13562                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117626400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    458386800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    212107605                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    788120805                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117626400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    458386800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    212107605                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     35542238                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    823663043                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.684486                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.608636                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.786807                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.659273                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.684486                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.608636                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.786807                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.688357                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60044.104135                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60449.268100                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61533.973020                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60676.018554                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60044.104135                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60449.268100                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61533.973020                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 62028.338569                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60733.154623                       # average overall mshr miss latency
system.l2cache.replacements                      9522                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2771                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2771                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2771                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2771                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          349                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          349                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          573                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          573                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     35542238                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     35542238                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 62028.338569                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 62028.338569                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          738                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              738                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1371                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1371                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     94680000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     94680000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2109                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2109                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.650071                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.650071                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69059.080963                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69059.080963                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1367                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1367                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     83666000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     83666000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.648174                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.648174                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61204.096562                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61204.096562                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          903                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4126                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          916                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5945                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1959                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6224                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3465                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11648                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133298400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    424930000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    240648388                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    798876788                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2862                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10350                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4381                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17593                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.684486                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.601353                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.790915                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.662082                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68044.104135                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68272.814910                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69451.194228                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68584.889080                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1959                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6216                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3447                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11622                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117626400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    374720800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    212107605                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    704454805                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.684486                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.600580                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.786807                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.660604                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60044.104135                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60283.268983                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61533.973020                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60613.905094                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1112270400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1112270400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3721.750052                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26154                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9522                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.746692                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.320508                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   297.826845                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2352.224937                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   913.038386                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   146.339376                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003008                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.072712                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.574274                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.222910                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035727                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.908630                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1157                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2939                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          114                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1039                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          837                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1990                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.282471                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.717529                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               318562                       # Number of tag accesses
system.l2cache.tags.data_accesses              318562                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1112270400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          125376                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          485312                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       220608                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36672                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              867968                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       125376                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         125376                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85312                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85312                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1959                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7583                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3447                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          573                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13562                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1333                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1333                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          112720792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          436325555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    198340260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32970400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              780357007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     112720792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         112720792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        76700773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              76700773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        76700773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         112720792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         436325555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    198340260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32970400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             857057780                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1131628000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               12089213                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406824                       # Number of bytes of host memory used
host_op_rate                                 21007696                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.18                       # Real time elapsed on the host
host_tick_rate                              108301468                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2159958                       # Number of instructions simulated
sim_ops                                       3754583                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000019                       # Number of seconds simulated
sim_ticks                                    19357600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 3072                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               176                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              3034                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2446                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3072                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              626                       # Number of indirect misses.
system.cpu.branchPred.lookups                    3174                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      63                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           92                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    118207                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    22093                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               176                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       2460                       # Number of branches committed
system.cpu.commit.bw_lim_events                  4971                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            5690                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                40787                       # Number of instructions committed
system.cpu.commit.committedOps                  59362                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        45278                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.311056                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.219880                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         9757     21.55%     21.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        25789     56.96%     78.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          594      1.31%     79.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         4167      9.20%     89.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         4971     10.98%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        45278                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        418                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                     59058                       # Number of committed integer instructions.
system.cpu.commit.loads                          6697                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          144      0.24%      0.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            47904     80.70%     80.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     80.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.08%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.04%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.05%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.04%     81.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              39      0.07%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.09%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.04%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.04%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            6575     11.08%     92.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4274      7.20%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.21%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.12%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             59362                       # Class of committed instruction
system.cpu.commit.refs                          11043                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       40787                       # Number of Instructions Simulated
system.cpu.committedOps                         59362                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.186506                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.186506                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            5                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           24                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 24284                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  66506                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     5457                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      6835                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    178                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 10060                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        6953                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4427                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        3174                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      5097                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         41027                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    66                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          46917                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     356                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.065587                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               5609                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2509                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.969480                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              46814                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.487354                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.826869                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    25997     55.53%     55.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3235      6.91%     62.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1395      2.98%     65.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1144      2.44%     67.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    15043     32.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                46814                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       691                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      440                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      3294800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      3294400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      3294800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      3294800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      3294800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      3294800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        12000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        25600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        25600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1145200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1143200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1142000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1142800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       24496400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1580                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  194                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     2553                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.265880                       # Inst execution rate
system.cpu.iew.exec_refs                        11376                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4427                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2912                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  7437                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                16                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4658                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               65052                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  6949                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               180                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 61261                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     17                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    178                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    25                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2001                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          740                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          313                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             79                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    155733                       # num instructions consuming a value
system.cpu.iew.wb_count                         61185                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.323804                       # average fanout of values written-back
system.cpu.iew.wb_producers                     50427                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.264310                       # insts written-back per cycle
system.cpu.iew.wb_sent                          61214                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   136773                       # number of integer regfile reads
system.cpu.int_regfile_writes                   53746                       # number of integer regfile writes
system.cpu.ipc                               0.842811                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.842811                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               200      0.33%      0.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 49422     80.44%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    59      0.10%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  44      0.07%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.05%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   28      0.05%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   85      0.14%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   66      0.11%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  28      0.05%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 45      0.07%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 6788     11.05%     92.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                4353      7.08%     99.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             208      0.34%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             83      0.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  61441                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     623                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1247                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          572                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1222                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  60618                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             168483                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        60613                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             69522                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      65031                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     61441                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            5690                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                34                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        18125                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         46814                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.312449                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.961445                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                9473     20.24%     20.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               19402     41.44%     61.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               12752     27.24%     88.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4213      9.00%     97.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 974      2.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           46814                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.269600                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        5097                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              4222                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4053                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 7437                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4658                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   16602                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            48394                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    8767                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 74178                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  13608                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     8385                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     4                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                292365                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  65885                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               82305                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     13497                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    272                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    178                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 15628                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     8126                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1216                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           147186                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            359                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 23                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     22586                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       105359                       # The number of ROB reads
system.cpu.rob.rob_writes                      131643                       # The number of ROB writes
system.cpu.timesIdled                              16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           59                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            118                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           34                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            68                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     19357600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 34                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               30                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            34                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                34                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      34    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  34                       # Request fanout histogram
system.membus.reqLayer2.occupancy               33600                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy              71100                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     19357600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  59                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            16                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                79                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             59                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           75                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     177                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                36                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 95                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.021053                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.144321                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       93     97.89%     97.89% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      2.11%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   95                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               40800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                57198                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               30000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        19357600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     19357600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         5068                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5068                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5068                       # number of overall hits
system.cpu.icache.overall_hits::total            5068                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           29                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           29                       # number of overall misses
system.cpu.icache.overall_misses::total            29                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1320000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1320000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1320000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1320000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         5097                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5097                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         5097                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5097                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005690                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005690                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005690                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005690                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45517.241379                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45517.241379                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45517.241379                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45517.241379                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           25                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           25                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1150000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1150000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1150000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1150000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004905                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004905                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004905                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004905                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        46000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        46000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        46000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        46000                       # average overall mshr miss latency
system.cpu.icache.replacements                     25                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5068                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5068                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           29                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            29                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1320000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1320000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         5097                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5097                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005690                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005690                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45517.241379                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45517.241379                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           25                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1150000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1150000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004905                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004905                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        46000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        46000                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     19357600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     19357600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 716                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                25                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             28.640000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             10219                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            10219                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     19357600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     19357600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     19357600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         9236                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             9236                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         9236                       # number of overall hits
system.cpu.dcache.overall_hits::total            9236                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           60                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             60                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           60                       # number of overall misses
system.cpu.dcache.overall_misses::total            60                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2387600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2387600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2387600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2387600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         9296                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         9296                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         9296                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         9296                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006454                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006454                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006454                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006454                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39793.333333                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39793.333333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39793.333333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39793.333333                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           12                       # number of writebacks
system.cpu.dcache.writebacks::total                12                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           29                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           29                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           31                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           31                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1334000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1334000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1334000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        27596                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1361596                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003335                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003335                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003335                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003657                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43032.258065                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43032.258065                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43032.258065                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9198.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40046.941176                       # average overall mshr miss latency
system.cpu.dcache.replacements                     34                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         4890                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            4890                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           60                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            60                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2387600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2387600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         4950                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         4950                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012121                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012121                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39793.333333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39793.333333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           31                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1334000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1334000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006263                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006263                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43032.258065                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43032.258065                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         4346                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           4346                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         4346                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4346                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        27596                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        27596                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9198.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9198.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     19357600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     19357600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2696                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                34                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             79.294118                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   807.911208                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   216.088792                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.788976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.211024                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          216                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          808                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          358                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.210938                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             18626                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            18626                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     19357600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               9                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              13                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  25                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              9                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             13                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 25                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            16                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            18                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                34                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           16                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           18                       # number of overall misses
system.l2cache.overall_misses::total               34                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1044400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1187600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2232000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1044400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1187600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2232000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           31                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              59                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           31                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             59                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.640000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.580645                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.576271                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.640000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.580645                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.576271                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        65275                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65977.777778                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65647.058824                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        65275                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65977.777778                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65647.058824                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           16                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           18                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           16                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           18                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       916400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1043600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1960000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       916400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1043600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1960000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.640000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.580645                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.576271                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.640000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.580645                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.576271                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        57275                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 57977.777778                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57647.058824                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        57275                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 57977.777778                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57647.058824                       # average overall mshr miss latency
system.l2cache.replacements                        36                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           12                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           12                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           12                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           12                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           13                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           25                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           16                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           18                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           34                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1044400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1187600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2232000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           25                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           31                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           59                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.640000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.580645                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.576271                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        65275                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65977.777778                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65647.058824                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           16                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           18                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           34                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       916400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1043600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1960000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.640000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.580645                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.576271                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        57275                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57977.777778                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57647.058824                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     19357600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     19357600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                     99                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   36                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.750000                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    34.033827                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1046.153573                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1866.143406                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1013.669194                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          136                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008309                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.255409                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.455601                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.247478                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033203                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1151                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2945                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           97                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1051                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2150                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.281006                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.718994                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                  980                       # Number of tag accesses
system.l2cache.tags.data_accesses                 980                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     19357600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1024                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               16                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               18                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   34                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           52899120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           59511510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              112410629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      52899120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          52899120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        13224780                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              13224780                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        13224780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          52899120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          59511510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             125635409                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1184622800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                3711735                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412968                       # Number of bytes of host memory used
host_op_rate                                  6481321                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.61                       # Real time elapsed on the host
host_tick_rate                               87376879                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2250855                       # Number of instructions simulated
sim_ops                                       3930857                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000053                       # Number of seconds simulated
sim_ticks                                    52994800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                21765                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1499                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             21236                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9031                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           21765                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            12734                       # Number of indirect misses.
system.cpu.branchPred.lookups                   24481                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1483                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1258                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    105305                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    62839                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1521                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      18524                       # Number of branches committed
system.cpu.commit.bw_lim_events                 27893                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             129                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           29813                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                90897                       # Number of instructions committed
system.cpu.commit.committedOps                 176274                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       100508                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.753831                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.677785                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        38225     38.03%     38.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        14310     14.24%     52.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         9848      9.80%     62.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        10232     10.18%     72.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        27893     27.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       100508                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       7441                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1306                       # Number of function calls committed.
system.cpu.commit.int_insts                    171075                       # Number of committed integer instructions.
system.cpu.commit.loads                         22357                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          846      0.48%      0.48% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           133413     75.69%     76.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             736      0.42%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.13%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            340      0.19%     76.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.13%     77.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.06%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             975      0.55%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1056      0.60%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1964      1.11%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.07%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           21010     11.92%     91.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          13228      7.50%     98.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1347      0.76%     99.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          684      0.39%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            176274                       # Class of committed instruction
system.cpu.commit.refs                          36269                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       90897                       # Number of Instructions Simulated
system.cpu.committedOps                        176274                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.457551                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.457551                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           46                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          123                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          216                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            12                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 21284                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 216967                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    26161                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     58119                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1529                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1969                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       25197                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            92                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       15239                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             3                       # TLB misses on write requests
system.cpu.fetch.Branches                       24481                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     17018                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         79665                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   435                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         115625                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           145                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    3058                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.184780                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              27691                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              10514                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.872727                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             109062                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.074857                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.902818                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    45371     41.60%     41.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6508      5.97%     47.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2811      2.58%     50.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3330      3.05%     53.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    51042     46.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               109062                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     12106                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     6681                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      9873600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      9874000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      9874000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      9874000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      9873600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      9873600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       197600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       198400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        69600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        69600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        70000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        69600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       470800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       470400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       473200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       446400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      4112000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      4114000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      4110400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      4121600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       78236400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23425                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1830                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    19844                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.468831                       # Inst execution rate
system.cpu.iew.exec_refs                        40273                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      15208                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   11891                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 26616                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                199                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                36                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                16275                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              206061                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 25065                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2462                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                194601                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     45                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   517                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1529                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   579                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1952                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4261                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2363                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              8                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1644                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            186                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    219167                       # num instructions consuming a value
system.cpu.iew.wb_count                        193529                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.619099                       # average fanout of values written-back
system.cpu.iew.wb_producers                    135686                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.460740                       # insts written-back per cycle
system.cpu.iew.wb_sent                         193867                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   288061                       # number of integer regfile reads
system.cpu.int_regfile_writes                  152184                       # number of integer regfile writes
system.cpu.ipc                               0.686082                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.686082                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1472      0.75%      0.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                148105     75.16%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  737      0.37%     76.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   253      0.13%     76.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 461      0.23%     76.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.12%     76.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  144      0.07%     76.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1149      0.58%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1155      0.59%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2002      1.02%     79.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                202      0.10%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                23967     12.16%     91.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               14668      7.44%     98.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1699      0.86%     99.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            810      0.41%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 197060                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    8498                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               17058                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         8267                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              10667                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 187090                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             486916                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       185262                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            225199                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     205754                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    197060                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 307                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           29797                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               789                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            178                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        37464                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        109062                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.806862                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.626372                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               39618     36.33%     36.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               11744     10.77%     47.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               13990     12.83%     59.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               17504     16.05%     75.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               26206     24.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          109062                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.487391                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       17044                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            57                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               659                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              275                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                26616                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               16275                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   81882                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           132487                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   14200                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                203874                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    678                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    27383                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    610                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   173                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                541461                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 213663                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              243697                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     58681                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3268                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1529                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  4954                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    39847                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             13806                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           318243                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2315                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                145                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3376                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            157                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       278702                       # The number of ROB reads
system.cpu.rob.rob_writes                      420803                       # The number of ROB writes
system.cpu.timesIdled                             304                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          863                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           45                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1727                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               45                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          419                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           865                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     52994800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                401                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           39                       # Transaction distribution
system.membus.trans_dist::CleanEvict              380                       # Transaction distribution
system.membus.trans_dist::ReadExReq                45                       # Transaction distribution
system.membus.trans_dist::ReadExResp               45                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           401                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        31040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        31040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   31040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               446                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     446    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 446                       # Request fanout histogram
system.membus.reqLayer2.occupancy              408423                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy             957677                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.8                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     52994800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 798                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           151                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1165                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 65                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                65                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            799                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1567                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1023                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2590                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        33408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        28992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    62400                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               453                       # Total snoops (count)
system.l2bus.snoopTraffic                        2496                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1317                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.034928                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.183667                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1271     96.51%     96.51% # Request fanout histogram
system.l2bus.snoop_fanout::1                       46      3.49%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1317                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              409599                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               791166                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              626799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        52994800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     52994800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        16374                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16374                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        16374                       # number of overall hits
system.cpu.icache.overall_hits::total           16374                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          644                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            644                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          644                       # number of overall misses
system.cpu.icache.overall_misses::total           644                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     25419600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25419600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     25419600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25419600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        17018                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17018                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17018                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17018                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.037842                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.037842                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.037842                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.037842                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39471.428571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39471.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39471.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39471.428571                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           41                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          121                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          121                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          121                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          121                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          523                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          523                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          523                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          523                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     19888800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     19888800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     19888800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     19888800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.030732                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.030732                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.030732                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.030732                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38028.298279                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38028.298279                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38028.298279                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38028.298279                       # average overall mshr miss latency
system.cpu.icache.replacements                    522                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        16374                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16374                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          644                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           644                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     25419600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25419600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17018                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17018                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.037842                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.037842                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39471.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39471.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          121                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          121                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          523                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          523                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     19888800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     19888800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.030732                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.030732                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38028.298279                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38028.298279                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     52994800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     52994800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               45473                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               778                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.448586                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             34558                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            34558                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     52994800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     52994800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     52994800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        36591                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            36591                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        36591                       # number of overall hits
system.cpu.dcache.overall_hits::total           36591                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          545                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            545                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          545                       # number of overall misses
system.cpu.dcache.overall_misses::total           545                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     22456000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     22456000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     22456000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     22456000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        37136                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        37136                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        37136                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        37136                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014676                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014676                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014676                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014676                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41203.669725                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41203.669725                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41203.669725                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41203.669725                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          180                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           45                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                36                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          112                       # number of writebacks
system.cpu.dcache.writebacks::total               112                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          237                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          237                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          237                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          237                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          308                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          308                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          308                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           33                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          341                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12684000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12684000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12684000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1723566                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14407566                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008294                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008294                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008294                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009182                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41181.818182                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41181.818182                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41181.818182                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 52229.272727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42250.926686                       # average overall mshr miss latency
system.cpu.dcache.replacements                    341                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        22714                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           22714                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          479                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           479                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19049200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19049200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        23193                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        23193                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020653                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020653                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39768.684760                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39768.684760                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          236                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          236                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          243                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          243                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9347200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9347200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010477                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010477                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38465.843621                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38465.843621                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        13877                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13877                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           66                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           66                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3406800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3406800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        13943                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13943                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004734                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004734                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51618.181818                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51618.181818                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           65                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           65                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3336800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3336800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004662                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004662                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51335.384615                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51335.384615                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           33                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           33                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      1723566                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      1723566                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 52229.272727                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 52229.272727                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     52994800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     52994800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              119339                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1365                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.427839                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   835.866961                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   188.133039                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.816276                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.183724                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          161                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          863                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          546                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.157227                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.842773                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             74613                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            74613                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     52994800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             263                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             145                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            9                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 417                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            263                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            145                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            9                       # number of overall hits
system.l2cache.overall_hits::total                417                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           260                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           163                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           24                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               447                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          260                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          163                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           24                       # number of overall misses
system.l2cache.overall_misses::total              447                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17047600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     11042000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      1628376                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     29717976                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17047600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     11042000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      1628376                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     29717976                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          523                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          308                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           33                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             864                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          523                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          308                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           33                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            864                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.497132                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.529221                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.727273                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.517361                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.497132                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.529221                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.727273                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.517361                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65567.692308                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67742.331288                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        67849                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66483.167785                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65567.692308                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67742.331288                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        67849                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66483.167785                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             39                       # number of writebacks
system.l2cache.writebacks::total                   39                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          260                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          163                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           24                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          447                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          260                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          163                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           24                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          447                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14975600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      9738000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1436376                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     26149976                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14975600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      9738000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1436376                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     26149976                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.497132                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.529221                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.727273                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.517361                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.497132                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.529221                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.727273                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.517361                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57598.461538                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59742.331288                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        59849                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58501.064877                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57598.461538                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59742.331288                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        59849                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58501.064877                       # average overall mshr miss latency
system.l2cache.replacements                       453                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          112                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          112                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          112                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          112                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           11                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           20                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               20                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           45                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             45                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      3058800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      3058800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           65                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           65                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.692308                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.692308                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 67973.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 67973.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           45                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           45                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2698800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2698800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.692308                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.692308                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 59973.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59973.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          263                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          125                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          397                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          260                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          118                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           24                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          402                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17047600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7983200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      1628376                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     26659176                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          523                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          243                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           33                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          799                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.497132                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.485597                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.727273                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.503129                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65567.692308                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67654.237288                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        67849                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66316.358209                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          260                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          118                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           24                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          402                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14975600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7039200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1436376                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     23451176                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.497132                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.485597                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.727273                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.503129                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57598.461538                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59654.237288                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        59849                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58336.258706                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     52994800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     52994800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13891                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4549                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.053638                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.398666                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1121.646647                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1844.231071                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   963.433784                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   128.289832                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009375                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.273840                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.450252                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.235213                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031321                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1004                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3092                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           25                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          970                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          381                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2463                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.245117                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.754883                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                14261                       # Number of tag accesses
system.l2cache.tags.data_accesses               14261                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     52994800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16576                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           10432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               28544                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16576                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16576                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2496                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2496                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              259                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              163                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           24                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  446                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            39                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  39                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          312785405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          196849502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     28983976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              538618883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     312785405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         312785405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        47098961                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              47098961                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        47098961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         312785405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         196849502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     28983976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             585717844                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
