{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 17 18:27:52 2012 " "Info: Processing started: Fri Feb 17 18:27:52 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pce_top -c pce_top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pce_top -c pce_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/pce/src/sdram_controller.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/sdram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_controller-rtl " "Info (12022): Found design unit 1: sdram_controller-rtl" {  } { { "../src/sdram_controller.vhd" "" { Text "D:/FPGA/PCE/src/sdram_controller.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Info (12023): Found entity 1: sdram_controller" {  } { { "../src/sdram_controller.vhd" "" { Text "D:/FPGA/PCE/src/sdram_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/pce/src/chameleon_old_sdram.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/chameleon_old_sdram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chameleon_sdram-rtl " "Info (12022): Found design unit 1: chameleon_sdram-rtl" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 178 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 chameleon_sdram " "Info (12023): Found entity 1: chameleon_sdram" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/pce/src/g00_audio_interface.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/g00_audio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g00_audio_interface-a " "Info (12022): Found design unit 1: g00_audio_interface-a" {  } { { "../src/g00_audio_interface.vhd" "" { Text "D:/FPGA/PCE/src/g00_audio_interface.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g00_audio_interface " "Info (12023): Found entity 1: g00_audio_interface" {  } { { "../src/g00_audio_interface.vhd" "" { Text "D:/FPGA/PCE/src/g00_audio_interface.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/pce/src/psg.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/psg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 psg-rtl " "Info (12022): Found design unit 1: psg-rtl" {  } { { "../src/psg.vhd" "" { Text "D:/FPGA/PCE/src/psg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 psg " "Info (12023): Found entity 1: psg" {  } { { "../src/psg.vhd" "" { Text "D:/FPGA/PCE/src/psg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/pce/src/satram.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/satram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 satram-SYN " "Info (12022): Found design unit 1: satram-SYN" {  } { { "../src/satram.vhd" "" { Text "D:/FPGA/PCE/src/satram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 satram " "Info (12023): Found entity 1: satram" {  } { { "../src/satram.vhd" "" { Text "D:/FPGA/PCE/src/satram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/pce/src/huc6270.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/huc6270.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 huc6270-rtl " "Info (12022): Found design unit 1: huc6270-rtl" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 huc6270 " "Info (12023): Found entity 1: huc6270" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/pce/src/cpu65xx_e.vhd 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /fpga/pce/src/cpu65xx_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 cpu65xx " "Info (12023): Found entity 1: cpu65xx" {  } { { "../src/cpu65xx_e.vhd" "" { Text "D:/FPGA/PCE/src/cpu65xx_e.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/pce/src/cpu65xx_fast.vhd 1 0 " "Info (12021): Found 1 design units, including 0 entities, in source file /fpga/pce/src/cpu65xx_fast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu65xx-fast " "Info (12022): Found design unit 1: cpu65xx-fast" {  } { { "../src/cpu65xx_fast.vhd" "" { Text "D:/FPGA/PCE/src/cpu65xx_fast.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/pce/src/hex.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex-rtl " "Info (12022): Found design unit 1: hex-rtl" {  } { { "../src/hex.vhd" "" { Text "D:/FPGA/PCE/src/hex.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hex " "Info (12023): Found entity 1: hex" {  } { { "../src/hex.vhd" "" { Text "D:/FPGA/PCE/src/hex.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/pce/src/huc6260.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/huc6260.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 huc6260-rtl " "Info (12022): Found design unit 1: huc6260-rtl" {  } { { "../src/huc6260.vhd" "" { Text "D:/FPGA/PCE/src/huc6260.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 huc6260 " "Info (12023): Found entity 1: huc6260" {  } { { "../src/huc6260.vhd" "" { Text "D:/FPGA/PCE/src/huc6260.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/pce/src/huc6280.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/huc6280.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 huc6280-rtl " "Info (12022): Found design unit 1: huc6280-rtl" {  } { { "../src/huc6280.vhd" "" { Text "D:/FPGA/PCE/src/huc6280.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 huc6280 " "Info (12023): Found entity 1: huc6280" {  } { { "../src/huc6280.vhd" "" { Text "D:/FPGA/PCE/src/huc6280.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/pce/src/pce_top.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/pce_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pce_top-rtl " "Info (12022): Found design unit 1: pce_top-rtl" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pce_top " "Info (12023): Found entity 1: pce_top" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/pce/src/pll.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Info (12022): Found design unit 1: pll-SYN" {  } { { "../src/pll.vhd" "" { Text "D:/FPGA/PCE/src/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info (12023): Found entity 1: pll" {  } { { "../src/pll.vhd" "" { Text "D:/FPGA/PCE/src/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/pce/src/ram.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Info (12022): Found design unit 1: ram-SYN" {  } { { "../src/ram.vhd" "" { Text "D:/FPGA/PCE/src/ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info (12023): Found entity 1: ram" {  } { { "../src/ram.vhd" "" { Text "D:/FPGA/PCE/src/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/pce/src/colram.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/colram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colram-SYN " "Info (12022): Found design unit 1: colram-SYN" {  } { { "../src/colram.vhd" "" { Text "D:/FPGA/PCE/src/colram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 colram " "Info (12023): Found entity 1: colram" {  } { { "../src/colram.vhd" "" { Text "D:/FPGA/PCE/src/colram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/pce/src/scanline.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/scanline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scanline-SYN " "Info (12022): Found design unit 1: scanline-SYN" {  } { { "../src/scanline.vhd" "" { Text "D:/FPGA/PCE/src/scanline.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 scanline " "Info (12023): Found entity 1: scanline" {  } { { "../src/scanline.vhd" "" { Text "D:/FPGA/PCE/src/scanline.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/pce/src/linebuf.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/linebuf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 linebuf-SYN " "Info (12022): Found design unit 1: linebuf-SYN" {  } { { "../src/linebuf.vhd" "" { Text "D:/FPGA/PCE/src/linebuf.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 linebuf " "Info (12023): Found entity 1: linebuf" {  } { { "../src/linebuf.vhd" "" { Text "D:/FPGA/PCE/src/linebuf.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/pce/src/voltab.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /fpga/pce/src/voltab.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 voltab-SYN " "Info (12022): Found design unit 1: voltab-SYN" {  } { { "../src/voltab.vhd" "" { Text "D:/FPGA/PCE/src/voltab.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 voltab " "Info (12023): Found entity 1: voltab" {  } { { "../src/voltab.vhd" "" { Text "D:/FPGA/PCE/src/voltab.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "pce_top " "Info (12127): Elaborating entity \"pce_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_ADDR pce_top.vhd(35) " "Warning (10541): VHDL Signal Declaration warning at pce_top.vhd(35): used implicit default value for signal \"SRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_CE_N pce_top.vhd(36) " "Warning (10541): VHDL Signal Declaration warning at pce_top.vhd(36): used implicit default value for signal \"SRAM_CE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_LB_N pce_top.vhd(38) " "Warning (10541): VHDL Signal Declaration warning at pce_top.vhd(38): used implicit default value for signal \"SRAM_LB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_OE_N pce_top.vhd(39) " "Warning (10541): VHDL Signal Declaration warning at pce_top.vhd(39): used implicit default value for signal \"SRAM_OE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_UB_N pce_top.vhd(40) " "Warning (10541): VHDL Signal Declaration warning at pce_top.vhd(40): used implicit default value for signal \"SRAM_UB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_WE_N pce_top.vhd(41) " "Warning (10541): VHDL Signal Declaration warning at pce_top.vhd(41): used implicit default value for signal \"SRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CPU_HSM pce_top.vhd(116) " "Warning (10036): Verilog HDL or VHDL warning at pce_top.vhd(116): object \"CPU_HSM\" assigned a value but never read" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R pce_top.vhd(152) " "Warning (10036): Verilog HDL or VHDL warning at pce_top.vhd(152): object \"R\" assigned a value but never read" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "G pce_top.vhd(153) " "Warning (10036): Verilog HDL or VHDL warning at pce_top.vhd(153): object \"G\" assigned a value but never read" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B pce_top.vhd(154) " "Warning (10036): Verilog HDL or VHDL warning at pce_top.vhd(154): object \"B\" assigned a value but never read" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SDR_INIT_DONE pce_top.vhd(193) " "Warning (10036): Verilog HDL or VHDL warning at pce_top.vhd(193): object \"SDR_INIT_DONE\" assigned a value but never read" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex hex:hexd3 " "Info (12128): Elaborating entity \"hex\" for hierarchy \"hex:hexd3\"" {  } { { "../src/pce_top.vhd" "hexd3" { Text "D:/FPGA/PCE/src/pce_top.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Info (12128): Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "../src/pce_top.vhd" "pll" { Text "D:/FPGA/PCE/src/pce_top.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll\|altpll:altpll_component " "Info (12128): Elaborating entity \"altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\"" {  } { { "../src/pll.vhd" "altpll_component" { Text "D:/FPGA/PCE/src/pll.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll\|altpll:altpll_component " "Info (12130): Elaborated megafunction instantiation \"pll:pll\|altpll:altpll_component\"" {  } { { "../src/pll.vhd" "" { Text "D:/FPGA/PCE/src/pll.vhd" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll\|altpll:altpll_component " "Info (12133): Instantiated megafunction \"pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 7 " "Info (12134): Parameter \"clk0_divide_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info (12134): Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Info (12134): Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info (12134): Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info (12134): Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info (12134): Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Info (12134): Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info (12134): Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info (12134): Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info (12134): Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Info (12134): Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -2000 " "Info (12134): Parameter \"clk2_phase_shift\" = \"-2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info (12134): Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info (12134): Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Info (12134): Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info (12134): Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info (12134): Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info (12134): Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info (12134): Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info (12134): Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info (12134): Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info (12134): Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info (12134): Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info (12134): Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info (12134): Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info (12134): Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info (12134): Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info (12134): Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info (12134): Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info (12134): Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info (12134): Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info (12134): Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info (12134): Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info (12134): Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info (12134): Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info (12134): Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info (12134): Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info (12134): Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info (12134): Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info (12134): Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info (12134): Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info (12134): Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info (12134): Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info (12134): Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info (12134): Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info (12134): Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info (12134): Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info (12134): Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info (12134): Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info (12134): Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info (12134): Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info (12134): Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info (12134): Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info (12134): Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info (12134): Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info (12134): Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/pll.vhd" "" { Text "D:/FPGA/PCE/src/pll.vhd" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "huc6280 huc6280:CPU " "Info (12128): Elaborating entity \"huc6280\" for hierarchy \"huc6280:CPU\"" {  } { { "../src/pce_top.vhd" "CPU" { Text "D:/FPGA/PCE/src/pce_top.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D_OPCODE huc6280.vhd(68) " "Warning (10036): Verilog HDL or VHDL warning at huc6280.vhd(68): object \"D_OPCODE\" assigned a value but never read" {  } { { "../src/huc6280.vhd" "" { Text "D:/FPGA/PCE/src/huc6280.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D_PC huc6280.vhd(69) " "Warning (10036): Verilog HDL or VHDL warning at huc6280.vhd(69): object \"D_PC\" assigned a value but never read" {  } { { "../src/huc6280.vhd" "" { Text "D:/FPGA/PCE/src/huc6280.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D_A huc6280.vhd(70) " "Warning (10036): Verilog HDL or VHDL warning at huc6280.vhd(70): object \"D_A\" assigned a value but never read" {  } { { "../src/huc6280.vhd" "" { Text "D:/FPGA/PCE/src/huc6280.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D_X huc6280.vhd(71) " "Warning (10036): Verilog HDL or VHDL warning at huc6280.vhd(71): object \"D_X\" assigned a value but never read" {  } { { "../src/huc6280.vhd" "" { Text "D:/FPGA/PCE/src/huc6280.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D_Y huc6280.vhd(72) " "Warning (10036): Verilog HDL or VHDL warning at huc6280.vhd(72): object \"D_Y\" assigned a value but never read" {  } { { "../src/huc6280.vhd" "" { Text "D:/FPGA/PCE/src/huc6280.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D_S huc6280.vhd(73) " "Warning (10036): Verilog HDL or VHDL warning at huc6280.vhd(73): object \"D_S\" assigned a value but never read" {  } { { "../src/huc6280.vhd" "" { Text "D:/FPGA/PCE/src/huc6280.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cpu65xx huc6280:CPU\|cpu65xx:CPU A:fast " "Info (12129): Elaborating entity \"cpu65xx\" using architecture \"A:fast\" for hierarchy \"huc6280:CPU\|cpu65xx:CPU\"" {  } { { "../src/huc6280.vhd" "CPU" { Text "D:/FPGA/PCE/src/huc6280.vhd" 138 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nvtbdizc cpu65xx_fast.vhd(793) " "Warning (10036): Verilog HDL or VHDL warning at cpu65xx_fast.vhd(793): object \"nvtbdizc\" assigned a value but never read" {  } { { "../src/cpu65xx_fast.vhd" "" { Text "D:/FPGA/PCE/src/cpu65xx_fast.vhd" 793 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psg huc6280:CPU\|psg:PSG " "Info (12128): Elaborating entity \"psg\" for hierarchy \"huc6280:CPU\|psg:PSG\"" {  } { { "../src/huc6280.vhd" "PSG" { Text "D:/FPGA/PCE/src/huc6280.vhd" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "voltab huc6280:CPU\|psg:PSG\|voltab:VT " "Info (12128): Elaborating entity \"voltab\" for hierarchy \"huc6280:CPU\|psg:PSG\|voltab:VT\"" {  } { { "../src/psg.vhd" "VT" { Text "D:/FPGA/PCE/src/psg.vhd" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram huc6280:CPU\|psg:PSG\|voltab:VT\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"huc6280:CPU\|psg:PSG\|voltab:VT\|altsyncram:altsyncram_component\"" {  } { { "../src/voltab.vhd" "altsyncram_component" { Text "D:/FPGA/PCE/src/voltab.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "huc6280:CPU\|psg:PSG\|voltab:VT\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"huc6280:CPU\|psg:PSG\|voltab:VT\|altsyncram:altsyncram_component\"" {  } { { "../src/voltab.vhd" "" { Text "D:/FPGA/PCE/src/voltab.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "huc6280:CPU\|psg:PSG\|voltab:VT\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"huc6280:CPU\|psg:PSG\|voltab:VT\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../data/voltab.mif " "Info (12134): Parameter \"init_file\" = \"../data/voltab.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info (12134): Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info (12134): Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info (12134): Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Info (12134): Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/voltab.vhd" "" { Text "D:/FPGA/PCE/src/voltab.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1r71.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1r71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1r71 " "Info (12023): Found entity 1: altsyncram_1r71" {  } { { "db/altsyncram_1r71.tdf" "" { Text "D:/FPGA/PCE/syn/db/altsyncram_1r71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1r71 huc6280:CPU\|psg:PSG\|voltab:VT\|altsyncram:altsyncram_component\|altsyncram_1r71:auto_generated " "Info (12128): Elaborating entity \"altsyncram_1r71\" for hierarchy \"huc6280:CPU\|psg:PSG\|voltab:VT\|altsyncram:altsyncram_component\|altsyncram_1r71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g00_audio_interface huc6280:CPU\|g00_audio_interface:DAC " "Info (12128): Elaborating entity \"g00_audio_interface\" for hierarchy \"huc6280:CPU\|g00_audio_interface:DAC\"" {  } { { "../src/huc6280.vhd" "DAC" { Text "D:/FPGA/PCE/src/huc6280.vhd" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:RAM " "Info (12128): Elaborating entity \"ram\" for hierarchy \"ram:RAM\"" {  } { { "../src/pce_top.vhd" "RAM" { Text "D:/FPGA/PCE/src/pce_top.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:RAM\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"ram:RAM\|altsyncram:altsyncram_component\"" {  } { { "../src/ram.vhd" "altsyncram_component" { Text "D:/FPGA/PCE/src/ram.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:RAM\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"ram:RAM\|altsyncram:altsyncram_component\"" {  } { { "../src/ram.vhd" "" { Text "D:/FPGA/PCE/src/ram.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:RAM\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"ram:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Info (12134): Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info (12134): Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info (12134): Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Info (12134): Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info (12134): Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/ram.vhd" "" { Text "D:/FPGA/PCE/src/ram.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u7a1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u7a1 " "Info (12023): Found entity 1: altsyncram_u7a1" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "D:/FPGA/PCE/syn/db/altsyncram_u7a1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u7a1 ram:RAM\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_u7a1\" for hierarchy \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Info (12023): Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "D:/FPGA/PCE/syn/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa ram:RAM\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|decode_1oa:decode3 " "Info (12128): Elaborating entity \"decode_1oa\" for hierarchy \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|decode_1oa:decode3\"" {  } { { "db/altsyncram_u7a1.tdf" "decode3" { Text "D:/FPGA/PCE/syn/db/altsyncram_u7a1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa ram:RAM\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|decode_1oa:deep_decode " "Info (12128): Elaborating entity \"decode_1oa\" for hierarchy \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|decode_1oa:deep_decode\"" {  } { { "db/altsyncram_u7a1.tdf" "deep_decode" { Text "D:/FPGA/PCE/syn/db/altsyncram_u7a1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Info (12023): Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "D:/FPGA/PCE/syn/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib ram:RAM\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|mux_hib:mux2 " "Info (12128): Elaborating entity \"mux_hib\" for hierarchy \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|mux_hib:mux2\"" {  } { { "db/altsyncram_u7a1.tdf" "mux2" { Text "D:/FPGA/PCE/syn/db/altsyncram_u7a1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "huc6260 huc6260:VCE " "Info (12128): Elaborating entity \"huc6260\" for hierarchy \"huc6260:VCE\"" {  } { { "../src/pce_top.vhd" "VCE" { Text "D:/FPGA/PCE/src/pce_top.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BW huc6260.vhd(53) " "Warning (10036): Verilog HDL or VHDL warning at huc6260.vhd(53): object \"BW\" assigned a value but never read" {  } { { "../src/huc6260.vhd" "" { Text "D:/FPGA/PCE/src/huc6260.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BL_N huc6260.vhd(66) " "Warning (10036): Verilog HDL or VHDL warning at huc6260.vhd(66): object \"BL_N\" assigned a value but never read" {  } { { "../src/huc6260.vhd" "" { Text "D:/FPGA/PCE/src/huc6260.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colram huc6260:VCE\|colram:ram " "Info (12128): Elaborating entity \"colram\" for hierarchy \"huc6260:VCE\|colram:ram\"" {  } { { "../src/huc6260.vhd" "ram" { Text "D:/FPGA/PCE/src/huc6260.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram huc6260:VCE\|colram:ram\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"huc6260:VCE\|colram:ram\|altsyncram:altsyncram_component\"" {  } { { "../src/colram.vhd" "altsyncram_component" { Text "D:/FPGA/PCE/src/colram.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "huc6260:VCE\|colram:ram\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"huc6260:VCE\|colram:ram\|altsyncram:altsyncram_component\"" {  } { { "../src/colram.vhd" "" { Text "D:/FPGA/PCE/src/colram.vhd" 110 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "huc6260:VCE\|colram:ram\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"huc6260:VCE\|colram:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info (12134): Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info (12134): Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info (12134): Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../data/vce.mif " "Info (12134): Parameter \"init_file\" = \"../data/vce.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info (12134): Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Info (12134): Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info (12134): Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info (12134): Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info (12134): Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info (12134): Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Info (12134): Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Info (12134): Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Info (12134): Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info (12134): Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info (12134): Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/colram.vhd" "" { Text "D:/FPGA/PCE/src/colram.vhd" 110 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9q72.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9q72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9q72 " "Info (12023): Found entity 1: altsyncram_9q72" {  } { { "db/altsyncram_9q72.tdf" "" { Text "D:/FPGA/PCE/syn/db/altsyncram_9q72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9q72 huc6260:VCE\|colram:ram\|altsyncram:altsyncram_component\|altsyncram_9q72:auto_generated " "Info (12128): Elaborating entity \"altsyncram_9q72\" for hierarchy \"huc6260:VCE\|colram:ram\|altsyncram:altsyncram_component\|altsyncram_9q72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanline huc6260:VCE\|scanline:sl0 " "Info (12128): Elaborating entity \"scanline\" for hierarchy \"huc6260:VCE\|scanline:sl0\"" {  } { { "../src/huc6260.vhd" "sl0" { Text "D:/FPGA/PCE/src/huc6260.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\"" {  } { { "../src/scanline.vhd" "altsyncram_component" { Text "D:/FPGA/PCE/src/scanline.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\"" {  } { { "../src/scanline.vhd" "" { Text "D:/FPGA/PCE/src/scanline.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info (12134): Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info (12134): Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info (12134): Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Info (12134): Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info (12134): Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info (12134): Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info (12134): Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Info (12134): Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Info (12134): Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Info (12134): Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/scanline.vhd" "" { Text "D:/FPGA/PCE/src/scanline.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0go1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0go1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0go1 " "Info (12023): Found entity 1: altsyncram_0go1" {  } { { "db/altsyncram_0go1.tdf" "" { Text "D:/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0go1 huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_0go1\" for hierarchy \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "huc6270 huc6270:VDC " "Info (12128): Elaborating entity \"huc6270\" for hierarchy \"huc6270:VDC\"" {  } { { "../src/pce_top.vhd" "VDC" { Text "D:/FPGA/PCE/src/pce_top.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VRR huc6270.vhd(76) " "Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(76): object \"VRR\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VWR huc6270.vhd(77) " "Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(77): object \"VWR\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HDS huc6270.vhd(103) " "Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(103): object \"HDS\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HSW huc6270.vhd(104) " "Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(104): object \"HSW\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HDE huc6270.vhd(105) " "Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(105): object \"HDE\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VDS huc6270.vhd(108) " "Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(108): object \"VDS\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VSW huc6270.vhd(109) " "Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(109): object \"VSW\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VDW huc6270.vhd(110) " "Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(110): object \"VDW\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCR huc6270.vhd(111) " "Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(111): object \"VCR\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBG_VBL huc6270.vhd(147) " "Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(147): object \"DBG_VBL\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SP_CG huc6270.vhd(229) " "Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(229): object \"SP_CG\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[0\].CG huc6270.vhd(252) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[0\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[1\].CG huc6270.vhd(252) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[1\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[2\].CG huc6270.vhd(252) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[2\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[3\].CG huc6270.vhd(252) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[3\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[4\].CG huc6270.vhd(252) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[4\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[5\].CG huc6270.vhd(252) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[5\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[6\].CG huc6270.vhd(252) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[6\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[7\].CG huc6270.vhd(252) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[7\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[8\].CG huc6270.vhd(252) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[8\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[9\].CG huc6270.vhd(252) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[9\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[10\].CG huc6270.vhd(252) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[10\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[11\].CG huc6270.vhd(252) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[11\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[12\].CG huc6270.vhd(252) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[12\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[13\].CG huc6270.vhd(252) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[13\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[14\].CG huc6270.vhd(252) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[14\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[15\].CG huc6270.vhd(252) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[15\].CG\" at huc6270.vhd(252)" {  } { { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 252 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linebuf huc6270:VDC\|linebuf:bg_buf " "Info (12128): Elaborating entity \"linebuf\" for hierarchy \"huc6270:VDC\|linebuf:bg_buf\"" {  } { { "../src/huc6270.vhd" "bg_buf" { Text "D:/FPGA/PCE/src/huc6270.vhd" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram huc6270:VDC\|linebuf:bg_buf\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"huc6270:VDC\|linebuf:bg_buf\|altsyncram:altsyncram_component\"" {  } { { "../src/linebuf.vhd" "altsyncram_component" { Text "D:/FPGA/PCE/src/linebuf.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "huc6270:VDC\|linebuf:bg_buf\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"huc6270:VDC\|linebuf:bg_buf\|altsyncram:altsyncram_component\"" {  } { { "../src/linebuf.vhd" "" { Text "D:/FPGA/PCE/src/linebuf.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "huc6270:VDC\|linebuf:bg_buf\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"huc6270:VDC\|linebuf:bg_buf\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info (12134): Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info (12134): Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info (12134): Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info (12134): Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info (12134): Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info (12134): Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info (12134): Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info (12134): Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info (12134): Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info (12134): Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info (12134): Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info (12134): Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info (12134): Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info (12134): Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/linebuf.vhd" "" { Text "D:/FPGA/PCE/src/linebuf.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5l52.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5l52.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5l52 " "Info (12023): Found entity 1: altsyncram_5l52" {  } { { "db/altsyncram_5l52.tdf" "" { Text "D:/FPGA/PCE/syn/db/altsyncram_5l52.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5l52 huc6270:VDC\|linebuf:bg_buf\|altsyncram:altsyncram_component\|altsyncram_5l52:auto_generated " "Info (12128): Elaborating entity \"altsyncram_5l52\" for hierarchy \"huc6270:VDC\|linebuf:bg_buf\|altsyncram:altsyncram_component\|altsyncram_5l52:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "satram huc6270:VDC\|satram:sat " "Info (12128): Elaborating entity \"satram\" for hierarchy \"huc6270:VDC\|satram:sat\"" {  } { { "../src/huc6270.vhd" "sat" { Text "D:/FPGA/PCE/src/huc6270.vhd" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component\"" {  } { { "../src/satram.vhd" "altsyncram_component" { Text "D:/FPGA/PCE/src/satram.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component\"" {  } { { "../src/satram.vhd" "" { Text "D:/FPGA/PCE/src/satram.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info (12134): Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info (12134): Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../data/sat.mif " "Info (12134): Parameter \"init_file\" = \"../data/sat.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info (12134): Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info (12134): Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info (12134): Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info (12134): Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info (12134): Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info (12134): Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info (12134): Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info (12134): Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/satram.vhd" "" { Text "D:/FPGA/PCE/src/satram.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0oq1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0oq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0oq1 " "Info (12023): Found entity 1: altsyncram_0oq1" {  } { { "db/altsyncram_0oq1.tdf" "" { Text "D:/FPGA/PCE/syn/db/altsyncram_0oq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0oq1 huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component\|altsyncram_0oq1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_0oq1\" for hierarchy \"huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component\|altsyncram_0oq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_controller:SDRC " "Info (12128): Elaborating entity \"sdram_controller\" for hierarchy \"sdram_controller:SDRC\"" {  } { { "../src/pce_top.vhd" "SDRC" { Text "D:/FPGA/PCE/src/pce_top.vhd" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chameleon_sdram sdram_controller:SDRC\|chameleon_sdram:sdr " "Info (12128): Elaborating entity \"chameleon_sdram\" for hierarchy \"sdram_controller:SDRC\|chameleon_sdram:sdr\"" {  } { { "../src/sdram_controller.vhd" "sdr" { Text "D:/FPGA/PCE/src/sdram_controller.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bankActive chameleon_old_sdram.vhd(286) " "Warning (10036): Verilog HDL or VHDL warning at chameleon_old_sdram.vhd(286): object \"bankActive\" assigned a value but never read" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bankRow chameleon_old_sdram.vhd(287) " "Warning (10036): Verilog HDL or VHDL warning at chameleon_old_sdram.vhd(287): object \"bankRow\" assigned a value but never read" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcsp_req chameleon_old_sdram.vhd(344) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(344): signal \"vdcsp_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcsp_ackReg chameleon_old_sdram.vhd(344) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(344): signal \"vdcsp_ackReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_old_sdram.vhd(344) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(344): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcsp_a chameleon_old_sdram.vhd(347) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(347): signal \"vdcsp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcsp_a chameleon_old_sdram.vhd(348) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(348): signal \"vdcsp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 348 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcsp_a chameleon_old_sdram.vhd(349) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(349): signal \"vdcsp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcbg_req chameleon_old_sdram.vhd(351) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(351): signal \"vdcbg_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcbg_ackReg chameleon_old_sdram.vhd(351) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(351): signal \"vdcbg_ackReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_old_sdram.vhd(351) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(351): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcbg_a chameleon_old_sdram.vhd(354) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(354): signal \"vdcbg_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 354 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcbg_a chameleon_old_sdram.vhd(355) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(355): signal \"vdcbg_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcbg_a chameleon_old_sdram.vhd(356) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(356): signal \"vdcbg_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcdmas_req chameleon_old_sdram.vhd(358) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(358): signal \"vdcdmas_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 358 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcdmas_ackReg chameleon_old_sdram.vhd(358) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(358): signal \"vdcdmas_ackReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 358 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_old_sdram.vhd(358) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(358): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 358 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcdmas_a chameleon_old_sdram.vhd(361) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(361): signal \"vdcdmas_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcdmas_a chameleon_old_sdram.vhd(362) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(362): signal \"vdcdmas_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 362 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcdmas_a chameleon_old_sdram.vhd(363) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(363): signal \"vdcdmas_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcdma_req chameleon_old_sdram.vhd(365) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(365): signal \"vdcdma_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcdma_ackReg chameleon_old_sdram.vhd(365) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(365): signal \"vdcdma_ackReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_old_sdram.vhd(365) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(365): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcdma_we chameleon_old_sdram.vhd(367) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(367): signal \"vdcdma_we\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcdma_a chameleon_old_sdram.vhd(371) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(371): signal \"vdcdma_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 371 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcdma_a chameleon_old_sdram.vhd(372) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(372): signal \"vdcdma_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdcdma_a chameleon_old_sdram.vhd(373) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(373): signal \"vdcdma_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdccpu_req chameleon_old_sdram.vhd(375) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(375): signal \"vdccpu_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdccpu_ackReg chameleon_old_sdram.vhd(375) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(375): signal \"vdccpu_ackReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_old_sdram.vhd(375) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(375): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdccpu_we chameleon_old_sdram.vhd(377) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(377): signal \"vdccpu_we\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdccpu_a chameleon_old_sdram.vhd(381) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(381): signal \"vdccpu_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdccpu_a chameleon_old_sdram.vhd(382) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(382): signal \"vdccpu_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vdccpu_a chameleon_old_sdram.vhd(383) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(383): signal \"vdccpu_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romwr_req chameleon_old_sdram.vhd(385) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(385): signal \"romwr_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romwr_ackReg chameleon_old_sdram.vhd(385) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(385): signal \"romwr_ackReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_old_sdram.vhd(385) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(385): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romwr_a chameleon_old_sdram.vhd(387) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(387): signal \"romwr_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 387 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romwr_a chameleon_old_sdram.vhd(388) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(388): signal \"romwr_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 388 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romwr_a chameleon_old_sdram.vhd(390) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(390): signal \"romwr_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romwr_a chameleon_old_sdram.vhd(391) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(391): signal \"romwr_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 391 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romwr_a chameleon_old_sdram.vhd(392) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(392): signal \"romwr_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 392 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romrd_req chameleon_old_sdram.vhd(394) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(394): signal \"romrd_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romrd_ackReg chameleon_old_sdram.vhd(394) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(394): signal \"romrd_ackReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_old_sdram.vhd(394) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(394): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romrd_a chameleon_old_sdram.vhd(397) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(397): signal \"romrd_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romrd_a chameleon_old_sdram.vhd(398) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(398): signal \"romrd_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romrd_a chameleon_old_sdram.vhd(399) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(399): signal \"romrd_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 399 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu6510_request chameleon_old_sdram.vhd(401) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(401): signal \"cpu6510_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu6510_ackLoc chameleon_old_sdram.vhd(401) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(401): signal \"cpu6510_ackLoc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_old_sdram.vhd(401) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(401): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu6510_we chameleon_old_sdram.vhd(403) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(403): signal \"cpu6510_we\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 403 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu6510_a chameleon_old_sdram.vhd(405) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(405): signal \"cpu6510_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 405 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu6510_a chameleon_old_sdram.vhd(406) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(406): signal \"cpu6510_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu6510_a chameleon_old_sdram.vhd(409) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(409): signal \"cpu6510_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 409 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu6510_a chameleon_old_sdram.vhd(410) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(410): signal \"cpu6510_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 410 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu6510_a chameleon_old_sdram.vhd(411) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(411): signal \"cpu6510_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 411 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_req chameleon_old_sdram.vhd(413) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(413): signal \"cache_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_ack_reg chameleon_old_sdram.vhd(413) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(413): signal \"cache_ack_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_old_sdram.vhd(413) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(413): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_a chameleon_old_sdram.vhd(415) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(415): signal \"cache_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 415 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_a chameleon_old_sdram.vhd(416) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(416): signal \"cache_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 416 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_a chameleon_old_sdram.vhd(417) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(417): signal \"cache_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_burst chameleon_old_sdram.vhd(418) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(418): signal \"cache_burst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 418 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_we chameleon_old_sdram.vhd(423) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(423): signal \"cache_we\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_burst chameleon_old_sdram.vhd(425) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(425): signal \"cache_burst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_a chameleon_old_sdram.vhd(426) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(426): signal \"cache_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_a chameleon_old_sdram.vhd(427) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(427): signal \"cache_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reserve chameleon_old_sdram.vhd(430) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(430): signal \"reserve\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 430 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reu_pending chameleon_old_sdram.vhd(431) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(431): signal \"reu_pending\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reuWe chameleon_old_sdram.vhd(433) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(433): signal \"reuWe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reuA chameleon_old_sdram.vhd(435) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(435): signal \"reuA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reuA chameleon_old_sdram.vhd(436) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(436): signal \"reuA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reuA chameleon_old_sdram.vhd(439) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(439): signal \"reuA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reuA chameleon_old_sdram.vhd(440) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(440): signal \"reuA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 440 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reuA chameleon_old_sdram.vhd(441) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(441): signal \"reuA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 441 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu1541_req chameleon_old_sdram.vhd(442) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(442): signal \"cpu1541_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu1541_ack_reg chameleon_old_sdram.vhd(442) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(442): signal \"cpu1541_ack_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_old_sdram.vhd(442) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(442): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu1541_we chameleon_old_sdram.vhd(444) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(444): signal \"cpu1541_we\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 444 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu1541_a chameleon_old_sdram.vhd(446) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(446): signal \"cpu1541_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 446 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu1541_a chameleon_old_sdram.vhd(447) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(447): signal \"cpu1541_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu1541_a chameleon_old_sdram.vhd(450) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(450): signal \"cpu1541_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 450 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu1541_a chameleon_old_sdram.vhd(451) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(451): signal \"cpu1541_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 451 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu1541_a chameleon_old_sdram.vhd(452) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(452): signal \"cpu1541_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 452 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vicvid_pending chameleon_old_sdram.vhd(453) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(453): signal \"vicvid_pending\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vicvid_addr chameleon_old_sdram.vhd(456) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(456): signal \"vicvid_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vicvid_addr chameleon_old_sdram.vhd(457) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(457): signal \"vicvid_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 457 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vicvid_addr chameleon_old_sdram.vhd(458) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(458): signal \"vicvid_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 458 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vid0_req chameleon_old_sdram.vhd(459) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(459): signal \"vid0_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vid0_ackReg chameleon_old_sdram.vhd(459) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(459): signal \"vid0_ackReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_old_sdram.vhd(459) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(459): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vid0_addr chameleon_old_sdram.vhd(462) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(462): signal \"vid0_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 462 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vid0_addr chameleon_old_sdram.vhd(463) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(463): signal \"vid0_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 463 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vid0_addr chameleon_old_sdram.vhd(464) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(464): signal \"vid0_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 464 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vid1_pending chameleon_old_sdram.vhd(465) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(465): signal \"vid1_pending\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 465 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vid1_addr chameleon_old_sdram.vhd(468) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(468): signal \"vid1_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 468 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vid1_addr chameleon_old_sdram.vhd(469) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(469): signal \"vid1_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 469 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vid1_addr chameleon_old_sdram.vhd(470) " "Warning (10492): VHDL Process Statement warning at chameleon_old_sdram.vhd(470): signal \"vid1_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/chameleon_old_sdram.vhd" "" { Text "D:/FPGA/PCE/src/chameleon_old_sdram.vhd" 470 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning (14284): Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning (14285): Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component\|altsyncram_0oq1:auto_generated\|q_b\[14\] " "Warning (14320): Synthesized away node \"huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component\|altsyncram_0oq1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_0oq1.tdf" "" { Text "D:/FPGA/PCE/syn/db/altsyncram_0oq1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/satram.vhd" "" { Text "D:/FPGA/PCE/src/satram.vhd" 97 0 0 } } { "../src/huc6270.vhd" "" { Text "D:/FPGA/PCE/src/huc6270.vhd" 447 0 0 } } { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 371 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_DI\[0\] " "Warning (13049): Converted tri-state buffer \"CPU_DI\[0\]\" feeding internal logic into a wire" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 113 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_DI\[1\] " "Warning (13049): Converted tri-state buffer \"CPU_DI\[1\]\" feeding internal logic into a wire" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 113 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_DI\[2\] " "Warning (13049): Converted tri-state buffer \"CPU_DI\[2\]\" feeding internal logic into a wire" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 113 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_DI\[3\] " "Warning (13049): Converted tri-state buffer \"CPU_DI\[3\]\" feeding internal logic into a wire" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 113 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_DI\[4\] " "Warning (13049): Converted tri-state buffer \"CPU_DI\[4\]\" feeding internal logic into a wire" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 113 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_DI\[5\] " "Warning (13049): Converted tri-state buffer \"CPU_DI\[5\]\" feeding internal logic into a wire" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 113 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_DI\[6\] " "Warning (13049): Converted tri-state buffer \"CPU_DI\[6\]\" feeding internal logic into a wire" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 113 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_DI\[7\] " "Warning (13049): Converted tri-state buffer \"CPU_DI\[7\]\" feeding internal logic into a wire" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 113 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {           } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {                                                                                  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info (286030): Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {                      } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "2 " "Info (270021): Converted the following 2 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ALTSYNCRAM 512 " "Info (270020): Converted the following logical RAM block \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 512" { { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a5 " "Info (270019): RAM block slice \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "D:/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "D:/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "D:/FPGA/PCE/src/huc6260.vhd" 130 0 0 } } { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a3 " "Info (270019): RAM block slice \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "D:/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "D:/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "D:/FPGA/PCE/src/huc6260.vhd" 130 0 0 } } { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a4 " "Info (270019): RAM block slice \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "D:/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "D:/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "D:/FPGA/PCE/src/huc6260.vhd" 130 0 0 } } { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a8 " "Info (270019): RAM block slice \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "D:/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "D:/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "D:/FPGA/PCE/src/huc6260.vhd" 130 0 0 } } { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a6 " "Info (270019): RAM block slice \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "D:/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "D:/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "D:/FPGA/PCE/src/huc6260.vhd" 130 0 0 } } { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a7 " "Info (270019): RAM block slice \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "D:/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "D:/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "D:/FPGA/PCE/src/huc6260.vhd" 130 0 0 } } { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a2 " "Info (270019): RAM block slice \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "D:/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "D:/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "D:/FPGA/PCE/src/huc6260.vhd" 130 0 0 } } { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a0 " "Info (270019): RAM block slice \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "D:/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "D:/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "D:/FPGA/PCE/src/huc6260.vhd" 130 0 0 } } { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a1 " "Info (270019): RAM block slice \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "D:/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "D:/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "D:/FPGA/PCE/src/huc6260.vhd" 130 0 0 } } { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "" 0 -1} { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ALTSYNCRAM 512 " "Info (270020): Converted the following logical RAM block \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 512" { { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a5 " "Info (270019): RAM block slice \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "D:/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "D:/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "D:/FPGA/PCE/src/huc6260.vhd" 138 0 0 } } { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a3 " "Info (270019): RAM block slice \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "D:/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "D:/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "D:/FPGA/PCE/src/huc6260.vhd" 138 0 0 } } { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a4 " "Info (270019): RAM block slice \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "D:/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "D:/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "D:/FPGA/PCE/src/huc6260.vhd" 138 0 0 } } { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a8 " "Info (270019): RAM block slice \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "D:/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "D:/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "D:/FPGA/PCE/src/huc6260.vhd" 138 0 0 } } { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a6 " "Info (270019): RAM block slice \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "D:/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "D:/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "D:/FPGA/PCE/src/huc6260.vhd" 138 0 0 } } { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a7 " "Info (270019): RAM block slice \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "D:/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "D:/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "D:/FPGA/PCE/src/huc6260.vhd" 138 0 0 } } { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a2 " "Info (270019): RAM block slice \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "D:/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "D:/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "D:/FPGA/PCE/src/huc6260.vhd" 138 0 0 } } { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a0 " "Info (270019): RAM block slice \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "D:/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "D:/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "D:/FPGA/PCE/src/huc6260.vhd" 138 0 0 } } { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a1 " "Info (270019): RAM block slice \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "D:/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "D:/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "D:/FPGA/PCE/src/huc6260.vhd" 138 0 0 } } { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 339 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "" 0 -1}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|altsyncram:ram_block1a0 " "Info (12130): Elaborated megafunction instantiation \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "D:/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|altsyncram:ram_block1a0 " "Info (12133): Instantiated megafunction \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info (12134): Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info (12134): Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Info (12134): Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Info (12134): Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Info (12134): Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info (12134): Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info (12134): Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info (12134): Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info (12134): Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info (12134): Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Info (12134): Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A NORMAL " "Info (12134): Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Info (12134): Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Info (12134): Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Info (12134): Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Info (12134): Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Info (12134): Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Info (12134): Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info (12134): Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Info (12134): Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK0 " "Info (12134): Parameter \"OUTDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Info (12134): Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Info (12134): Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info (12134): Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info (12134): Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Info (12134): Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Info (12134): Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info (12134): Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Info (12134): Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info (12134): Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Info (12134): Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Info (12134): Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE  " "Info (12134): Parameter \"INIT_FILE\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_B " "Info (12134): Parameter \"INIT_FILE_LAYOUT\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 512 " "Info (12134): Parameter \"MAXIMUM_DEPTH\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Info (12134): Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Info (12134): Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Info (12134): Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Info (12134): Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_CORE_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/altsyncram_0go1.tdf" "" { Text "D:/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ce73.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ce73.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ce73 " "Info (12023): Found entity 1: altsyncram_ce73" {  } { { "db/altsyncram_ce73.tdf" "" { Text "D:/FPGA/PCE/syn/db/altsyncram_ce73.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4oa.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4oa " "Info (12023): Found entity 1: decode_4oa" {  } { { "db/decode_4oa.tdf" "" { Text "D:/FPGA/PCE/syn/db/decode_4oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lib.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lib " "Info (12023): Found entity 1: mux_lib" {  } { { "db/mux_lib.tdf" "" { Text "D:/FPGA/PCE/syn/db/mux_lib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {   } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning (13034): The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[5\] " "Warning (13035): Inserted always-enabled tri-state buffer between \"GPIO_1\[5\]\" and its non-tri-state driver." {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning (13039): The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Warning (13040): Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Warning (13040): Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Warning (13040): Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Warning (13040): Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Warning (13040): Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Warning (13040): Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Warning (13040): Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Warning (13040): Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Warning (13040): Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Warning (13040): Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Warning (13040): Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Warning (13040): Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Warning (13040): Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Warning (13040): Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Warning (13040): Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Warning (13040): Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "Warning (13009): TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[5\]~synth " "Warning (13010): Node \"GPIO_1\[5\]~synth\"" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Warning (13410): Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Warning (13410): Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Warning (13410): Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning (13410): Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Warning (13410): Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Warning (13410): Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Warning (13410): Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Warning (13410): Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N VCC " "Warning (13410): Pin \"FL_RST_N\" is stuck at VCC" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N VCC " "Warning (13410): Pin \"FL_WE_N\" is stuck at VCC" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Warning (13410): Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Warning (13410): Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Warning (13410): Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Warning (13410): Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Warning (13410): Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Warning (13410): Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Warning (13410): Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Warning (13410): Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Warning (13410): Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Warning (13410): Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Warning (13410): Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Warning (13410): Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Warning (13410): Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Warning (13410): Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Warning (13410): Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Warning (13410): Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Warning (13410): Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Warning (13410): Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Warning (13410): Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Warning (13410): Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Warning (13410): Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Warning (13410): Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Warning (13410): Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Warning (13410): Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Warning (13410): Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 24 " "Info (17049): 24 registers lost all their fanouts during netlist optimizations. The first 24 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6280:CPU\|cpu65xx:CPU\|soReg " "Info (17050): Register \"huc6280:CPU\|cpu65xx:CPU\|soReg\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_controller:SDRC\|chameleon_sdram:sdr\|vdcdmas_qReg\[14\] " "Info (17050): Register \"sdram_controller:SDRC\|chameleon_sdram:sdr\|vdcdmas_qReg\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|DMAS_SAT_DI\[14\] " "Info (17050): Register \"huc6270:VDC\|DMAS_SAT_DI\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6280:CPU\|INT_MASK\[0\] " "Info (17050): Register \"huc6280:CPU\|INT_MASK\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6280:CPU\|cpu65xx:CPU\|nmiEdge " "Info (17050): Register \"huc6280:CPU\|cpu65xx:CPU\|nmiEdge\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_controller:SDRC\|chameleon_sdram:sdr\|ramAlmostDone " "Info (17050): Register \"sdram_controller:SDRC\|chameleon_sdram:sdr\|ramAlmostDone\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[1\].ZERO " "Info (17050): Register \"huc6270:VDC\|SP_PREBUF\[1\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[2\].ZERO " "Info (17050): Register \"huc6270:VDC\|SP_PREBUF\[2\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[3\].ZERO " "Info (17050): Register \"huc6270:VDC\|SP_PREBUF\[3\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[4\].ZERO " "Info (17050): Register \"huc6270:VDC\|SP_PREBUF\[4\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[5\].ZERO " "Info (17050): Register \"huc6270:VDC\|SP_PREBUF\[5\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[6\].ZERO " "Info (17050): Register \"huc6270:VDC\|SP_PREBUF\[6\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[7\].ZERO " "Info (17050): Register \"huc6270:VDC\|SP_PREBUF\[7\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[8\].ZERO " "Info (17050): Register \"huc6270:VDC\|SP_PREBUF\[8\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[9\].ZERO " "Info (17050): Register \"huc6270:VDC\|SP_PREBUF\[9\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[10\].ZERO " "Info (17050): Register \"huc6270:VDC\|SP_PREBUF\[10\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[11\].ZERO " "Info (17050): Register \"huc6270:VDC\|SP_PREBUF\[11\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[12\].ZERO " "Info (17050): Register \"huc6270:VDC\|SP_PREBUF\[12\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[13\].ZERO " "Info (17050): Register \"huc6270:VDC\|SP_PREBUF\[13\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[14\].ZERO " "Info (17050): Register \"huc6270:VDC\|SP_PREBUF\[14\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[15\].ZERO " "Info (17050): Register \"huc6270:VDC\|SP_PREBUF\[15\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_controller:SDRC\|chameleon_sdram:sdr\|currentPort.PORT_REU " "Info (17050): Register \"sdram_controller:SDRC\|chameleon_sdram:sdr\|currentPort.PORT_REU\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_controller:SDRC\|chameleon_sdram:sdr\|currentPort.PORT_CPU_1541 " "Info (17050): Register \"sdram_controller:SDRC\|chameleon_sdram:sdr\|currentPort.PORT_CPU_1541\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6260:VCE\|CTRL.CTRL_INCR " "Info (17050): Register \"huc6260:VCE\|CTRL.CTRL_INCR\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "pll:pll\|altpll:altpll_component\|pll " "Info (16011): Adding node \"pll:pll\|altpll:altpll_component\|pll\"" {  } {  } 0 16011 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Warning (21074): Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[0\] " "Warning (15610): No output dependent on input pin \"CLOCK_24\[0\]\"" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "Warning (15610): No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[0\] " "Warning (15610): No output dependent on input pin \"CLOCK_27\[0\]\"" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "Warning (15610): No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "../src/pce_top.vhd" "" { Text "D:/FPGA/PCE/src/pce_top.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12220 " "Info (21057): Implemented 12220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info (21058): Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "136 " "Info (21059): Implemented 136 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "76 " "Info (21060): Implemented 76 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "11844 " "Info (21061): Implemented 11844 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Info (21064): Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info (21065): Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 224 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 224 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Info: Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 17 18:29:10 2012 " "Info: Processing ended: Fri Feb 17 18:29:10 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Info: Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Info: Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
