WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2507249 heartbeat IPC: 3.988 cumulative IPC: 3.988 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5007249 heartbeat IPC: 4 cumulative IPC: 3.994 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6264302 cumulative IPC: 3.991 (Simulation time: 00 hr 00 min 51 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6264302 cumulative IPC: 3.991 (Simulation time: 00 hr 00 min 51 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 21486961 heartbeat IPC: 0.6068 cumulative IPC: 0.3285 (Simulation time: 00 hr 02 min 03 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_8.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 51081132 heartbeat IPC: 0.3379 cumulative IPC: 0.3347 (Simulation time: 00 hr 04 min 22 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 81320816 heartbeat IPC: 0.3307 cumulative IPC: 0.3331 (Simulation time: 00 hr 06 min 43 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 112075797 heartbeat IPC: 0.3252 cumulative IPC: 0.3308 (Simulation time: 00 hr 09 min 07 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_8.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000004 cycles: 141666870 heartbeat IPC: 0.3379 cumulative IPC: 0.3323 (Simulation time: 00 hr 11 min 26 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 171875592 heartbeat IPC: 0.331 cumulative IPC: 0.3321 (Simulation time: 00 hr 13 min 48 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 202680645 heartbeat IPC: 0.3246 cumulative IPC: 0.3309 (Simulation time: 00 hr 16 min 12 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_8.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000003 cycles: 232208611 heartbeat IPC: 0.3387 cumulative IPC: 0.3319 (Simulation time: 00 hr 18 min 31 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 262379735 heartbeat IPC: 0.3314 cumulative IPC: 0.3319 (Simulation time: 00 hr 20 min 52 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 293211252 heartbeat IPC: 0.3243 cumulative IPC: 0.3311 (Simulation time: 00 hr 23 min 16 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_8.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000004 cycles: 301434544 cumulative IPC: 0.3317 (Simulation time: 00 hr 24 min 24 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 301434544 cumulative IPC: 0.3317 (Simulation time: 00 hr 24 min 24 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_fp/compute_fp_8.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.3317 instructions: 100000004 cycles: 301434544
CPU 0 Branch Prediction Accuracy: 99.63% MPKI: 0.03062 Average ROB Occupancy at Mispredict: 198.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.0288
BRANCH_CONDITIONAL: 0.00176
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 8e-05
BRANCH_RETURN: 0

L1D TOTAL        ACCESS:   18979611 HIT:    9681302 MISS:    9298309
L1D LOAD         ACCESS:    8296787 HIT:    3004522 MISS:    5292265
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   10639440 HIT:    6673849 MISS:    3965591
L1D TRANSLATION  ACCESS:      43384 HIT:       2931 MISS:      40453
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 365.5 cycles
L1I TOTAL        ACCESS:       5618 HIT:       5562 MISS:         56
L1I LOAD         ACCESS:       5618 HIT:       5562 MISS:         56
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 410.6 cycles
L2C TOTAL        ACCESS:    8575154 HIT:    5160489 MISS:    3414665
L2C LOAD         ACCESS:     689850 HIT:        215 MISS:     689635
L2C RFO          ACCESS:    3922255 HIT:    1644191 MISS:    2278064
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    3922596 HIT:    3477952 MISS:     444644
L2C TRANSLATION  ACCESS:      40453 HIT:      38131 MISS:       2322
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 1035 cycles
LLC TOTAL        ACCESS:    5289203 HIT:     968681 MISS:    4320522
LLC LOAD         ACCESS:     689635 HIT:        183 MISS:     689452
LLC RFO          ACCESS:    2278055 HIT:     194288 MISS:    2083767
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:    2319191 HIT:     773240 MISS:    1545951
LLC TRANSLATION  ACCESS:       2322 HIT:        970 MISS:       1352
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 803.7 cycles
cpu0_DTLB TOTAL        ACCESS:   16093325 HIT:   15979368 MISS:     113957
cpu0_DTLB LOAD         ACCESS:   16093325 HIT:   15979368 MISS:     113957
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 29.76 cycles
cpu0_ITLB TOTAL        ACCESS:       4872 HIT:       4422 MISS:        450
cpu0_ITLB LOAD         ACCESS:       4872 HIT:       4422 MISS:        450
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 123.3 cycles
cpu0_STLB TOTAL        ACCESS:      78000 HIT:      34727 MISS:      43273
cpu0_STLB LOAD         ACCESS:      78000 HIT:      34727 MISS:      43273
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 80.76 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     624682
  ROW_BUFFER_MISS:    2147361
 AVG DBUS CONGESTED CYCLE: 3.978
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      28971
  FULL:    2083514
