TimeQuest Timing Analyzer report for Motor
Sun May 19 13:31:27 2019
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'Controlador_e:inst|en_count'
 12. Slow Model Setup: 'clk'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'Controlador_e:inst|en_count'
 15. Slow Model Minimum Pulse Width: 'clk'
 16. Slow Model Minimum Pulse Width: 'Controlador_e:inst|en_count'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'Controlador_e:inst|en_count'
 27. Fast Model Setup: 'clk'
 28. Fast Model Hold: 'clk'
 29. Fast Model Hold: 'Controlador_e:inst|en_count'
 30. Fast Model Minimum Pulse Width: 'clk'
 31. Fast Model Minimum Pulse Width: 'Controlador_e:inst|en_count'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Motor                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C6                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                   ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+
; Clock Name                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                         ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+
; clk                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                         ;
; Controlador_e:inst|en_count ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Controlador_e:inst|en_count } ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                   ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 500.75 MHz ; 450.05 MHz      ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------+
; Slow Model Setup Summary                             ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; Controlador_e:inst|en_count ; -4.269 ; -4.269        ;
; clk                         ; -0.997 ; -11.191       ;
+-----------------------------+--------+---------------+


+------------------------------------------------------+
; Slow Model Hold Summary                              ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; clk                         ; -1.479 ; -13.198       ;
; Controlador_e:inst|en_count ; 3.623  ; 0.000         ;
+-----------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary               ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; clk                         ; -1.222 ; -18.222       ;
; Controlador_e:inst|en_count ; 0.500  ; 0.000         ;
+-----------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Controlador_e:inst|en_count'                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------+-----------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node               ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+-----------------------+--------------+-----------------------------+--------------+------------+------------+
; -4.269 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; 0.500        ; -1.577     ; 2.243      ;
; -4.177 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; 0.500        ; -1.577     ; 2.151      ;
; -4.139 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; 0.500        ; -1.577     ; 2.113      ;
; -4.113 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; 0.500        ; -1.577     ; 2.087      ;
; -4.102 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; 0.500        ; -1.577     ; 2.076      ;
; -4.087 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; 0.500        ; -1.577     ; 2.061      ;
; -3.962 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; 0.500        ; -1.577     ; 1.936      ;
; -3.833 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; 0.500        ; -1.577     ; 1.807      ;
; -3.572 ; dsf_shiftregister:inst8|speed_register[0]                                              ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; 0.500        ; -1.577     ; 1.546      ;
+--------+----------------------------------------------------------------------------------------+-----------------------+--------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -0.997 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|led_enable                                                          ; clk                         ; clk         ; 1.000        ; 0.000      ; 2.033      ;
; -0.963 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|load                                                                ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.999      ;
; -0.944 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.980      ;
; -0.912 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.948      ;
; -0.884 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|rt                                                                  ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.920      ;
; -0.873 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.909      ;
; -0.841 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.877      ;
; -0.836 ; Controlador_e:inst|rt                                                                  ; Controlador_e:inst|rt                                                                  ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.872      ;
; -0.810 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.846      ;
; -0.792 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|state_controller.hold                                               ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.828      ;
; -0.774 ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|led_enable                                                          ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.810      ;
; -0.774 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.810      ;
; -0.749 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|rt                                                                  ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.785      ;
; -0.739 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.775      ;
; -0.733 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|state_controller.set_speed                                          ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.769      ;
; -0.731 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|state_controller.hold                                               ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.767      ;
; -0.714 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.750      ;
; -0.704 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.740      ;
; -0.703 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.739      ;
; -0.682 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.718      ;
; -0.678 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|state_controller.standby                                            ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.714      ;
; -0.672 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|led_enable                                                          ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.708      ;
; -0.643 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.679      ;
; -0.638 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|state_controller.set_speed                                          ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.674      ;
; -0.637 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|state_controller.hold                                               ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.673      ;
; -0.633 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.669      ;
; -0.618 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|rt                                                                  ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.654      ;
; -0.616 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|led_enable                                                          ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.652      ;
; -0.611 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.647      ;
; -0.604 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|en_count                                                            ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.640      ;
; -0.598 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.634      ;
; -0.585 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|state_controller.power_engine                                       ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.621      ;
; -0.580 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.616      ;
; -0.572 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.608      ;
; -0.559 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|state_controller.standby                                            ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.595      ;
; -0.544 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.580      ;
; -0.540 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.576      ;
; -0.527 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.563      ;
; -0.509 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.545      ;
; -0.501 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.537      ;
; -0.490 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|state_controller.power_engine                                       ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.526      ;
; -0.482 ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|state_controller.hold                                               ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.518      ;
; -0.474 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.510      ;
; -0.473 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.509      ;
; -0.469 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.505      ;
; -0.465 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|state_controller.set_speed                                          ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.501      ;
; -0.464 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.500      ;
; -0.461 ; Controlador_e:inst|load                                                                ; Controlador_e:inst|load                                                                ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.497      ;
; -0.438 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.474      ;
; -0.430 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.466      ;
; -0.420 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|load                                                                ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.456      ;
; -0.321 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|state_controller.standby                                            ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.357      ;
; -0.285 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|en_count                                                            ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.321      ;
; -0.241 ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|load                                                                ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.277      ;
; -0.239 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.275      ;
; -0.237 ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|state_controller.standby                                            ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.273      ;
; -0.236 ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|rt                                                                  ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.272      ;
; -0.231 ; Controlador_e:inst|rt                                                                  ; dsf_shiftregister:inst8|speed_register[0]                                              ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.267      ;
; -0.225 ; Controlador_e:inst|load                                                                ; dsf_shiftregister:inst8|speed_register[0]                                              ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.261      ;
; -0.088 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.124      ;
; -0.087 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.123      ;
; -0.083 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.119      ;
; -0.078 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.114      ;
; -0.055 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.091      ;
; -0.052 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.088      ;
; -0.047 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; clk                         ; clk         ; 1.000        ; 0.000      ; 1.083      ;
; 0.042  ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|en_count                                                            ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.994      ;
; 0.218  ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|state_controller.power_engine                                       ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.818      ;
; 0.379  ; Controlador_e:inst|led_enable                                                          ; Controlador_e:inst|led_enable                                                          ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|state_controller.set_speed                                          ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; dsf_shiftregister:inst8|speed_register[0]                                              ; dsf_shiftregister:inst8|speed_register[0]                                              ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 1.334  ; Controlador_e:inst|en_count                                                            ; Controlador_e:inst|en_count                                                            ; Controlador_e:inst|en_count ; clk         ; 0.500        ; 2.332      ; 1.784      ;
; 1.749  ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; Controlador_e:inst|en_count ; clk         ; 0.500        ; 2.332      ; 1.369      ;
; 1.749  ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; Controlador_e:inst|en_count ; clk         ; 0.500        ; 2.332      ; 1.369      ;
; 1.749  ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; Controlador_e:inst|en_count ; clk         ; 0.500        ; 2.332      ; 1.369      ;
; 1.749  ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; Controlador_e:inst|en_count ; clk         ; 0.500        ; 2.332      ; 1.369      ;
; 1.749  ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; Controlador_e:inst|en_count ; clk         ; 0.500        ; 2.332      ; 1.369      ;
; 1.749  ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; Controlador_e:inst|en_count ; clk         ; 0.500        ; 2.332      ; 1.369      ;
; 1.749  ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; Controlador_e:inst|en_count ; clk         ; 0.500        ; 2.332      ; 1.369      ;
; 1.749  ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; Controlador_e:inst|en_count ; clk         ; 0.500        ; 2.332      ; 1.369      ;
; 1.834  ; Controlador_e:inst|en_count                                                            ; Controlador_e:inst|en_count                                                            ; Controlador_e:inst|en_count ; clk         ; 1.000        ; 2.332      ; 1.784      ;
; 2.249  ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; Controlador_e:inst|en_count ; clk         ; 1.000        ; 2.332      ; 1.369      ;
; 2.249  ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; Controlador_e:inst|en_count ; clk         ; 1.000        ; 2.332      ; 1.369      ;
; 2.249  ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; Controlador_e:inst|en_count ; clk         ; 1.000        ; 2.332      ; 1.369      ;
; 2.249  ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; Controlador_e:inst|en_count ; clk         ; 1.000        ; 2.332      ; 1.369      ;
; 2.249  ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; Controlador_e:inst|en_count ; clk         ; 1.000        ; 2.332      ; 1.369      ;
; 2.249  ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; Controlador_e:inst|en_count ; clk         ; 1.000        ; 2.332      ; 1.369      ;
; 2.249  ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; Controlador_e:inst|en_count ; clk         ; 1.000        ; 2.332      ; 1.369      ;
; 2.249  ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; Controlador_e:inst|en_count ; clk         ; 1.000        ; 2.332      ; 1.369      ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -1.479 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; Controlador_e:inst|en_count ; clk         ; 0.000        ; 2.332      ; 1.369      ;
; -1.479 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; Controlador_e:inst|en_count ; clk         ; 0.000        ; 2.332      ; 1.369      ;
; -1.479 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; Controlador_e:inst|en_count ; clk         ; 0.000        ; 2.332      ; 1.369      ;
; -1.479 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; Controlador_e:inst|en_count ; clk         ; 0.000        ; 2.332      ; 1.369      ;
; -1.479 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; Controlador_e:inst|en_count ; clk         ; 0.000        ; 2.332      ; 1.369      ;
; -1.479 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; Controlador_e:inst|en_count ; clk         ; 0.000        ; 2.332      ; 1.369      ;
; -1.479 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; Controlador_e:inst|en_count ; clk         ; 0.000        ; 2.332      ; 1.369      ;
; -1.479 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; Controlador_e:inst|en_count ; clk         ; 0.000        ; 2.332      ; 1.369      ;
; -1.366 ; Controlador_e:inst|en_count                                                            ; Controlador_e:inst|en_count                                                            ; Controlador_e:inst|en_count ; clk         ; 0.000        ; 2.332      ; 1.482      ;
; -0.979 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; Controlador_e:inst|en_count ; clk         ; -0.500       ; 2.332      ; 1.369      ;
; -0.979 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; Controlador_e:inst|en_count ; clk         ; -0.500       ; 2.332      ; 1.369      ;
; -0.979 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; Controlador_e:inst|en_count ; clk         ; -0.500       ; 2.332      ; 1.369      ;
; -0.979 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; Controlador_e:inst|en_count ; clk         ; -0.500       ; 2.332      ; 1.369      ;
; -0.979 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; Controlador_e:inst|en_count ; clk         ; -0.500       ; 2.332      ; 1.369      ;
; -0.979 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; Controlador_e:inst|en_count ; clk         ; -0.500       ; 2.332      ; 1.369      ;
; -0.979 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; Controlador_e:inst|en_count ; clk         ; -0.500       ; 2.332      ; 1.369      ;
; -0.979 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; Controlador_e:inst|en_count ; clk         ; -0.500       ; 2.332      ; 1.369      ;
; -0.866 ; Controlador_e:inst|en_count                                                            ; Controlador_e:inst|en_count                                                            ; Controlador_e:inst|en_count ; clk         ; -0.500       ; 2.332      ; 1.482      ;
; 0.391  ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|state_controller.hold                                               ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|state_controller.set_speed                                          ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|state_controller.power_engine                                       ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Controlador_e:inst|rt                                                                  ; Controlador_e:inst|rt                                                                  ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Controlador_e:inst|led_enable                                                          ; Controlador_e:inst|led_enable                                                          ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Controlador_e:inst|load                                                                ; Controlador_e:inst|load                                                                ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; dsf_shiftregister:inst8|speed_register[0]                                              ; dsf_shiftregister:inst8|speed_register[0]                                              ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.552  ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|state_controller.power_engine                                       ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.818      ;
; 0.728  ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|en_count                                                            ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.994      ;
; 0.817  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.083      ;
; 0.822  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.088      ;
; 0.825  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.091      ;
; 0.848  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.114      ;
; 0.853  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.119      ;
; 0.857  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.123      ;
; 0.858  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.124      ;
; 0.995  ; Controlador_e:inst|load                                                                ; dsf_shiftregister:inst8|speed_register[0]                                              ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.261      ;
; 1.001  ; Controlador_e:inst|rt                                                                  ; dsf_shiftregister:inst8|speed_register[0]                                              ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.267      ;
; 1.006  ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|rt                                                                  ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.272      ;
; 1.007  ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|state_controller.standby                                            ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.273      ;
; 1.009  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.275      ;
; 1.011  ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|load                                                                ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.277      ;
; 1.055  ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|en_count                                                            ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.321      ;
; 1.091  ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|state_controller.standby                                            ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.357      ;
; 1.099  ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|led_enable                                                          ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.365      ;
; 1.125  ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|led_enable                                                          ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.391      ;
; 1.182  ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|state_controller.hold                                               ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.448      ;
; 1.190  ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|load                                                                ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.456      ;
; 1.200  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.466      ;
; 1.208  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.474      ;
; 1.229  ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|led_enable                                                          ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.495      ;
; 1.234  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.500      ;
; 1.235  ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|state_controller.set_speed                                          ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.501      ;
; 1.239  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.505      ;
; 1.243  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.509      ;
; 1.244  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.510      ;
; 1.256  ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|state_controller.set_speed                                          ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.522      ;
; 1.260  ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|state_controller.power_engine                                       ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.526      ;
; 1.269  ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|rt                                                                  ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.535      ;
; 1.271  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.537      ;
; 1.279  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.545      ;
; 1.297  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.563      ;
; 1.310  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.576      ;
; 1.314  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.580      ;
; 1.329  ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|state_controller.standby                                            ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.595      ;
; 1.342  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.608      ;
; 1.350  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.616      ;
; 1.368  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.634      ;
; 1.374  ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|en_count                                                            ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.640      ;
; 1.381  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.647      ;
; 1.388  ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|rt                                                                  ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.654      ;
; 1.403  ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|state_controller.hold                                               ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.669      ;
; 1.403  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.669      ;
; 1.408  ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|state_controller.set_speed                                          ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.674      ;
; 1.413  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.679      ;
; 1.448  ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|state_controller.standby                                            ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.714      ;
; 1.452  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.718      ;
; 1.473  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.739      ;
; 1.474  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.740      ;
; 1.484  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.750      ;
; 1.509  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.775      ;
; 1.519  ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|rt                                                                  ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.785      ;
; 1.544  ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|led_enable                                                          ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.810      ;
; 1.544  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.810      ;
; 1.562  ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|state_controller.hold                                               ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.828      ;
; 1.580  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.846      ;
; 1.611  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.877      ;
; 1.643  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.909      ;
; 1.682  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.948      ;
; 1.714  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.980      ;
; 1.733  ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|load                                                                ; clk                         ; clk         ; 0.000        ; 0.000      ; 1.999      ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Controlador_e:inst|en_count'                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------+-----------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node               ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------+--------------+-----------------------------+--------------+------------+------------+
; 3.623 ; dsf_shiftregister:inst8|speed_register[0]                                              ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; -0.500       ; -1.577     ; 1.546      ;
; 3.741 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; -0.500       ; -1.577     ; 1.664      ;
; 3.747 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; -0.500       ; -1.577     ; 1.670      ;
; 3.880 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; -0.500       ; -1.577     ; 1.803      ;
; 3.880 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; -0.500       ; -1.577     ; 1.803      ;
; 4.003 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; -0.500       ; -1.577     ; 1.926      ;
; 4.044 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; -0.500       ; -1.577     ; 1.967      ;
; 4.153 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; -0.500       ; -1.577     ; 2.076      ;
; 4.190 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; -0.500       ; -1.577     ; 2.113      ;
+-------+----------------------------------------------------------------------------------------+-----------------------+--------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; clk   ; Rise       ; clk                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|en_count                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|en_count                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|led_enable                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|led_enable                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|load                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|load                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|rt                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|rt                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|state_controller.hold                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|state_controller.hold                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|state_controller.power_engine                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|state_controller.power_engine                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|state_controller.set_speed                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|state_controller.set_speed                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|state_controller.standby                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|state_controller.standby                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; dsf_shiftregister:inst8|speed_register[0]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; dsf_shiftregister:inst8|speed_register[0]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst8|speed_register[0]|clk                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|speed_register[0]|clk                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|en_count|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|en_count|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|led_enable|clk                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|led_enable|clk                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|load|clk                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|load|clk                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|rt|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|rt|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state_controller.hold|clk                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state_controller.hold|clk                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state_controller.power_engine|clk                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state_controller.power_engine|clk                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state_controller.set_speed|clk                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state_controller.set_speed|clk                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state_controller.standby|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state_controller.standby|clk                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Controlador_e:inst|en_count'                                                               ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-----------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-----------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Controlador_e:inst|en_count ; Fall       ; Comparador_e:inst2|ls ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Controlador_e:inst|en_count ; Fall       ; Comparador_e:inst2|ls ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Controlador_e:inst|en_count ; Rise       ; inst2|ls|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Controlador_e:inst|en_count ; Rise       ; inst2|ls|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Controlador_e:inst|en_count ; Rise       ; inst|en_count|regout  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Controlador_e:inst|en_count ; Rise       ; inst|en_count|regout  ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-----------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; enable     ; clk        ; 2.151 ; 2.151 ; Rise       ; clk             ;
; key_local  ; clk        ; 5.380 ; 5.380 ; Rise       ; clk             ;
; key_remote ; clk        ; 5.705 ; 5.705 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; enable     ; clk        ; -0.173 ; -0.173 ; Rise       ; clk             ;
; key_local  ; clk        ; -3.925 ; -3.925 ; Rise       ; clk             ;
; key_remote ; clk        ; -4.117 ; -4.117 ; Rise       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port   ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+
; in0         ; Controlador_e:inst|en_count ; 4.354 ;       ; Rise       ; Controlador_e:inst|en_count ;
; in1         ; Controlador_e:inst|en_count ; 4.363 ;       ; Rise       ; Controlador_e:inst|en_count ;
; local_led1  ; Controlador_e:inst|en_count ;       ; 4.344 ; Rise       ; Controlador_e:inst|en_count ;
; local_led2  ; Controlador_e:inst|en_count ;       ; 4.354 ; Rise       ; Controlador_e:inst|en_count ;
; local_led3  ; Controlador_e:inst|en_count ;       ; 4.344 ; Rise       ; Controlador_e:inst|en_count ;
; power_led1  ; Controlador_e:inst|en_count ; 4.012 ;       ; Rise       ; Controlador_e:inst|en_count ;
; remote_led1 ; Controlador_e:inst|en_count ;       ; 4.090 ; Rise       ; Controlador_e:inst|en_count ;
; remote_led2 ; Controlador_e:inst|en_count ;       ; 4.363 ; Rise       ; Controlador_e:inst|en_count ;
; remote_led3 ; Controlador_e:inst|en_count ;       ; 4.216 ; Rise       ; Controlador_e:inst|en_count ;
; duty_cycle  ; Controlador_e:inst|en_count ; 3.839 ; 3.839 ; Fall       ; Controlador_e:inst|en_count ;
; in0         ; Controlador_e:inst|en_count ;       ; 4.354 ; Fall       ; Controlador_e:inst|en_count ;
; in1         ; Controlador_e:inst|en_count ;       ; 4.363 ; Fall       ; Controlador_e:inst|en_count ;
; local_led1  ; Controlador_e:inst|en_count ; 4.344 ;       ; Fall       ; Controlador_e:inst|en_count ;
; local_led2  ; Controlador_e:inst|en_count ; 4.354 ;       ; Fall       ; Controlador_e:inst|en_count ;
; local_led3  ; Controlador_e:inst|en_count ; 4.344 ;       ; Fall       ; Controlador_e:inst|en_count ;
; power_led1  ; Controlador_e:inst|en_count ;       ; 4.012 ; Fall       ; Controlador_e:inst|en_count ;
; remote_led1 ; Controlador_e:inst|en_count ; 4.090 ;       ; Fall       ; Controlador_e:inst|en_count ;
; remote_led2 ; Controlador_e:inst|en_count ; 4.363 ;       ; Fall       ; Controlador_e:inst|en_count ;
; remote_led3 ; Controlador_e:inst|en_count ; 4.216 ;       ; Fall       ; Controlador_e:inst|en_count ;
; en_led1     ; clk                         ; 5.931 ; 5.931 ; Rise       ; clk                         ;
; en_led2     ; clk                         ; 5.939 ; 5.939 ; Rise       ; clk                         ;
; en_led3     ; clk                         ; 5.941 ; 5.941 ; Rise       ; clk                         ;
; in0         ; clk                         ; 6.685 ; 6.685 ; Rise       ; clk                         ;
; in1         ; clk                         ; 6.693 ; 6.693 ; Rise       ; clk                         ;
; local_led1  ; clk                         ; 6.675 ; 6.675 ; Rise       ; clk                         ;
; local_led2  ; clk                         ; 6.685 ; 6.685 ; Rise       ; clk                         ;
; local_led3  ; clk                         ; 6.675 ; 6.675 ; Rise       ; clk                         ;
; power_led1  ; clk                         ; 7.657 ; 7.657 ; Rise       ; clk                         ;
; remote_led1 ; clk                         ; 6.420 ; 6.420 ; Rise       ; clk                         ;
; remote_led2 ; clk                         ; 6.693 ; 6.693 ; Rise       ; clk                         ;
; remote_led3 ; clk                         ; 6.546 ; 6.546 ; Rise       ; clk                         ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port   ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+
; in0         ; Controlador_e:inst|en_count ; 4.354 ;       ; Rise       ; Controlador_e:inst|en_count ;
; in1         ; Controlador_e:inst|en_count ; 4.363 ;       ; Rise       ; Controlador_e:inst|en_count ;
; local_led1  ; Controlador_e:inst|en_count ;       ; 4.344 ; Rise       ; Controlador_e:inst|en_count ;
; local_led2  ; Controlador_e:inst|en_count ;       ; 4.354 ; Rise       ; Controlador_e:inst|en_count ;
; local_led3  ; Controlador_e:inst|en_count ;       ; 4.344 ; Rise       ; Controlador_e:inst|en_count ;
; power_led1  ; Controlador_e:inst|en_count ; 4.012 ;       ; Rise       ; Controlador_e:inst|en_count ;
; remote_led1 ; Controlador_e:inst|en_count ;       ; 4.090 ; Rise       ; Controlador_e:inst|en_count ;
; remote_led2 ; Controlador_e:inst|en_count ;       ; 4.363 ; Rise       ; Controlador_e:inst|en_count ;
; remote_led3 ; Controlador_e:inst|en_count ;       ; 4.216 ; Rise       ; Controlador_e:inst|en_count ;
; duty_cycle  ; Controlador_e:inst|en_count ; 3.839 ; 3.839 ; Fall       ; Controlador_e:inst|en_count ;
; in0         ; Controlador_e:inst|en_count ;       ; 4.354 ; Fall       ; Controlador_e:inst|en_count ;
; in1         ; Controlador_e:inst|en_count ;       ; 4.363 ; Fall       ; Controlador_e:inst|en_count ;
; local_led1  ; Controlador_e:inst|en_count ; 4.344 ;       ; Fall       ; Controlador_e:inst|en_count ;
; local_led2  ; Controlador_e:inst|en_count ; 4.354 ;       ; Fall       ; Controlador_e:inst|en_count ;
; local_led3  ; Controlador_e:inst|en_count ; 4.344 ;       ; Fall       ; Controlador_e:inst|en_count ;
; power_led1  ; Controlador_e:inst|en_count ;       ; 4.012 ; Fall       ; Controlador_e:inst|en_count ;
; remote_led1 ; Controlador_e:inst|en_count ; 4.090 ;       ; Fall       ; Controlador_e:inst|en_count ;
; remote_led2 ; Controlador_e:inst|en_count ; 4.363 ;       ; Fall       ; Controlador_e:inst|en_count ;
; remote_led3 ; Controlador_e:inst|en_count ; 4.216 ;       ; Fall       ; Controlador_e:inst|en_count ;
; en_led1     ; clk                         ; 5.931 ; 5.931 ; Rise       ; clk                         ;
; en_led2     ; clk                         ; 5.939 ; 5.939 ; Rise       ; clk                         ;
; en_led3     ; clk                         ; 5.941 ; 5.941 ; Rise       ; clk                         ;
; in0         ; clk                         ; 6.685 ; 6.685 ; Rise       ; clk                         ;
; in1         ; clk                         ; 6.693 ; 6.693 ; Rise       ; clk                         ;
; local_led1  ; clk                         ; 6.675 ; 6.675 ; Rise       ; clk                         ;
; local_led2  ; clk                         ; 6.685 ; 6.685 ; Rise       ; clk                         ;
; local_led3  ; clk                         ; 6.675 ; 6.675 ; Rise       ; clk                         ;
; power_led1  ; clk                         ; 6.801 ; 6.801 ; Rise       ; clk                         ;
; remote_led1 ; clk                         ; 6.420 ; 6.420 ; Rise       ; clk                         ;
; remote_led2 ; clk                         ; 6.693 ; 6.693 ; Rise       ; clk                         ;
; remote_led3 ; clk                         ; 6.546 ; 6.546 ; Rise       ; clk                         ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------+
; Fast Model Setup Summary                             ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; Controlador_e:inst|en_count ; -2.012 ; -2.012        ;
; clk                         ; 0.100  ; 0.000         ;
+-----------------------------+--------+---------------+


+------------------------------------------------------+
; Fast Model Hold Summary                              ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; clk                         ; -1.070 ; -9.206        ;
; Controlador_e:inst|en_count ; 2.337  ; 0.000         ;
+-----------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary               ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; clk                         ; -1.222 ; -18.222       ;
; Controlador_e:inst|en_count ; 0.500  ; 0.000         ;
+-----------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Controlador_e:inst|en_count'                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------+-----------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node               ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+-----------------------+--------------+-----------------------------+--------------+------------+------------+
; -2.012 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; 0.500        ; -1.124     ; 0.998      ;
; -1.989 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; 0.500        ; -1.124     ; 0.975      ;
; -1.962 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; 0.500        ; -1.124     ; 0.948      ;
; -1.949 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; 0.500        ; -1.124     ; 0.935      ;
; -1.945 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; 0.500        ; -1.124     ; 0.931      ;
; -1.931 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; 0.500        ; -1.124     ; 0.917      ;
; -1.882 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; 0.500        ; -1.124     ; 0.868      ;
; -1.854 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; 0.500        ; -1.124     ; 0.840      ;
; -1.727 ; dsf_shiftregister:inst8|speed_register[0]                                              ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; 0.500        ; -1.124     ; 0.713      ;
+--------+----------------------------------------------------------------------------------------+-----------------------+--------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; 0.100 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|load                                                                ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.932      ;
; 0.104 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.928      ;
; 0.110 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|led_enable                                                          ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.922      ;
; 0.125 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.907      ;
; 0.139 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.893      ;
; 0.159 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|rt                                                                  ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.873      ;
; 0.160 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.872      ;
; 0.168 ; Controlador_e:inst|rt                                                                  ; Controlador_e:inst|rt                                                                  ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.864      ;
; 0.171 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.861      ;
; 0.192 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.840      ;
; 0.193 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|state_controller.hold                                               ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.839      ;
; 0.204 ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|led_enable                                                          ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.828      ;
; 0.206 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.826      ;
; 0.217 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|rt                                                                  ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.815      ;
; 0.226 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.806      ;
; 0.227 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|led_enable                                                          ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.805      ;
; 0.227 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.805      ;
; 0.230 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|state_controller.set_speed                                          ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.802      ;
; 0.233 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.799      ;
; 0.233 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|state_controller.hold                                               ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.799      ;
; 0.234 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|state_controller.hold                                               ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.798      ;
; 0.237 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|state_controller.power_engine                                       ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.795      ;
; 0.239 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|state_controller.set_speed                                          ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.793      ;
; 0.248 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|state_controller.standby                                            ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.784      ;
; 0.254 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.778      ;
; 0.261 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.771      ;
; 0.262 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|led_enable                                                          ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.770      ;
; 0.268 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.764      ;
; 0.268 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|state_controller.standby                                            ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.764      ;
; 0.269 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|rt                                                                  ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.763      ;
; 0.273 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|en_count                                                            ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.759      ;
; 0.279 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.753      ;
; 0.289 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.743      ;
; 0.300 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.732      ;
; 0.303 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.729      ;
; 0.313 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|state_controller.power_engine                                       ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.719      ;
; 0.314 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.718      ;
; 0.321 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.711      ;
; 0.324 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.708      ;
; 0.329 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|load                                                                ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.703      ;
; 0.333 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|state_controller.set_speed                                          ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.699      ;
; 0.333 ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|state_controller.hold                                               ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.699      ;
; 0.335 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.697      ;
; 0.338 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.694      ;
; 0.345 ; Controlador_e:inst|load                                                                ; Controlador_e:inst|load                                                                ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.687      ;
; 0.355 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.677      ;
; 0.356 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.676      ;
; 0.359 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.673      ;
; 0.360 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.672      ;
; 0.370 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.662      ;
; 0.373 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.659      ;
; 0.397 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|state_controller.standby                                            ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.635      ;
; 0.406 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|en_count                                                            ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.626      ;
; 0.424 ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|load                                                                ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.608      ;
; 0.427 ; Controlador_e:inst|rt                                                                  ; dsf_shiftregister:inst8|speed_register[0]                                              ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.605      ;
; 0.428 ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|rt                                                                  ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.604      ;
; 0.428 ; Controlador_e:inst|load                                                                ; dsf_shiftregister:inst8|speed_register[0]                                              ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.604      ;
; 0.429 ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|state_controller.standby                                            ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.603      ;
; 0.432 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.600      ;
; 0.495 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.537      ;
; 0.496 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.536      ;
; 0.499 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.533      ;
; 0.500 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.532      ;
; 0.507 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.525      ;
; 0.508 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.524      ;
; 0.511 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.521      ;
; 0.547 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|en_count                                                            ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.485      ;
; 0.624 ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|state_controller.power_engine                                       ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.408      ;
; 0.665 ; Controlador_e:inst|led_enable                                                          ; Controlador_e:inst|led_enable                                                          ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|state_controller.set_speed                                          ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; dsf_shiftregister:inst8|speed_register[0]                                              ; dsf_shiftregister:inst8|speed_register[0]                                              ; clk                         ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 1.326 ; Controlador_e:inst|en_count                                                            ; Controlador_e:inst|en_count                                                            ; Controlador_e:inst|en_count ; clk         ; 0.500        ; 1.470      ; 0.817      ;
; 1.397 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; Controlador_e:inst|en_count ; clk         ; 0.500        ; 1.470      ; 0.746      ;
; 1.397 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; Controlador_e:inst|en_count ; clk         ; 0.500        ; 1.470      ; 0.746      ;
; 1.397 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; Controlador_e:inst|en_count ; clk         ; 0.500        ; 1.470      ; 0.746      ;
; 1.397 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; Controlador_e:inst|en_count ; clk         ; 0.500        ; 1.470      ; 0.746      ;
; 1.397 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; Controlador_e:inst|en_count ; clk         ; 0.500        ; 1.470      ; 0.746      ;
; 1.397 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; Controlador_e:inst|en_count ; clk         ; 0.500        ; 1.470      ; 0.746      ;
; 1.397 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; Controlador_e:inst|en_count ; clk         ; 0.500        ; 1.470      ; 0.746      ;
; 1.397 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; Controlador_e:inst|en_count ; clk         ; 0.500        ; 1.470      ; 0.746      ;
; 1.826 ; Controlador_e:inst|en_count                                                            ; Controlador_e:inst|en_count                                                            ; Controlador_e:inst|en_count ; clk         ; 1.000        ; 1.470      ; 0.817      ;
; 1.897 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; Controlador_e:inst|en_count ; clk         ; 1.000        ; 1.470      ; 0.746      ;
; 1.897 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; Controlador_e:inst|en_count ; clk         ; 1.000        ; 1.470      ; 0.746      ;
; 1.897 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; Controlador_e:inst|en_count ; clk         ; 1.000        ; 1.470      ; 0.746      ;
; 1.897 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; Controlador_e:inst|en_count ; clk         ; 1.000        ; 1.470      ; 0.746      ;
; 1.897 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; Controlador_e:inst|en_count ; clk         ; 1.000        ; 1.470      ; 0.746      ;
; 1.897 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; Controlador_e:inst|en_count ; clk         ; 1.000        ; 1.470      ; 0.746      ;
; 1.897 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; Controlador_e:inst|en_count ; clk         ; 1.000        ; 1.470      ; 0.746      ;
; 1.897 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; Controlador_e:inst|en_count ; clk         ; 1.000        ; 1.470      ; 0.746      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -1.070 ; Controlador_e:inst|en_count                                                            ; Controlador_e:inst|en_count                                                            ; Controlador_e:inst|en_count ; clk         ; 0.000        ; 1.470      ; 0.693      ;
; -1.017 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; Controlador_e:inst|en_count ; clk         ; 0.000        ; 1.470      ; 0.746      ;
; -1.017 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; Controlador_e:inst|en_count ; clk         ; 0.000        ; 1.470      ; 0.746      ;
; -1.017 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; Controlador_e:inst|en_count ; clk         ; 0.000        ; 1.470      ; 0.746      ;
; -1.017 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; Controlador_e:inst|en_count ; clk         ; 0.000        ; 1.470      ; 0.746      ;
; -1.017 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; Controlador_e:inst|en_count ; clk         ; 0.000        ; 1.470      ; 0.746      ;
; -1.017 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; Controlador_e:inst|en_count ; clk         ; 0.000        ; 1.470      ; 0.746      ;
; -1.017 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; Controlador_e:inst|en_count ; clk         ; 0.000        ; 1.470      ; 0.746      ;
; -1.017 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; Controlador_e:inst|en_count ; clk         ; 0.000        ; 1.470      ; 0.746      ;
; -0.570 ; Controlador_e:inst|en_count                                                            ; Controlador_e:inst|en_count                                                            ; Controlador_e:inst|en_count ; clk         ; -0.500       ; 1.470      ; 0.693      ;
; -0.517 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; Controlador_e:inst|en_count ; clk         ; -0.500       ; 1.470      ; 0.746      ;
; -0.517 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; Controlador_e:inst|en_count ; clk         ; -0.500       ; 1.470      ; 0.746      ;
; -0.517 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; Controlador_e:inst|en_count ; clk         ; -0.500       ; 1.470      ; 0.746      ;
; -0.517 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; Controlador_e:inst|en_count ; clk         ; -0.500       ; 1.470      ; 0.746      ;
; -0.517 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; Controlador_e:inst|en_count ; clk         ; -0.500       ; 1.470      ; 0.746      ;
; -0.517 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; Controlador_e:inst|en_count ; clk         ; -0.500       ; 1.470      ; 0.746      ;
; -0.517 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; Controlador_e:inst|en_count ; clk         ; -0.500       ; 1.470      ; 0.746      ;
; -0.517 ; Controlador_e:inst|en_count                                                            ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; Controlador_e:inst|en_count ; clk         ; -0.500       ; 1.470      ; 0.746      ;
; 0.215  ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|state_controller.hold                                               ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|state_controller.set_speed                                          ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|state_controller.power_engine                                       ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Controlador_e:inst|rt                                                                  ; Controlador_e:inst|rt                                                                  ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Controlador_e:inst|led_enable                                                          ; Controlador_e:inst|led_enable                                                          ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Controlador_e:inst|load                                                                ; Controlador_e:inst|load                                                                ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; dsf_shiftregister:inst8|speed_register[0]                                              ; dsf_shiftregister:inst8|speed_register[0]                                              ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.256  ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|state_controller.power_engine                                       ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.408      ;
; 0.333  ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|en_count                                                            ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.485      ;
; 0.369  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.372  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.525      ;
; 0.380  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.532      ;
; 0.381  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.533      ;
; 0.384  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.536      ;
; 0.385  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.537      ;
; 0.448  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.600      ;
; 0.451  ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|state_controller.standby                                            ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.603      ;
; 0.452  ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|rt                                                                  ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.604      ;
; 0.452  ; Controlador_e:inst|load                                                                ; dsf_shiftregister:inst8|speed_register[0]                                              ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.604      ;
; 0.453  ; Controlador_e:inst|rt                                                                  ; dsf_shiftregister:inst8|speed_register[0]                                              ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.605      ;
; 0.456  ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|load                                                                ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.608      ;
; 0.474  ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|en_count                                                            ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.626      ;
; 0.483  ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|state_controller.standby                                            ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.635      ;
; 0.488  ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|led_enable                                                          ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.640      ;
; 0.500  ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|led_enable                                                          ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.652      ;
; 0.507  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.659      ;
; 0.510  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.662      ;
; 0.520  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.672      ;
; 0.521  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.673      ;
; 0.524  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.676      ;
; 0.525  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.677      ;
; 0.540  ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|led_enable                                                          ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.692      ;
; 0.542  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.694      ;
; 0.544  ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|state_controller.hold                                               ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.696      ;
; 0.545  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.697      ;
; 0.547  ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|state_controller.set_speed                                          ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.699      ;
; 0.551  ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|load                                                                ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.703      ;
; 0.556  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.708      ;
; 0.559  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.711      ;
; 0.562  ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|rt                                                                  ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.714      ;
; 0.566  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.718      ;
; 0.567  ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|state_controller.power_engine                                       ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.719      ;
; 0.568  ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|state_controller.set_speed                                          ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.720      ;
; 0.577  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.729      ;
; 0.580  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.732      ;
; 0.591  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.743      ;
; 0.601  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.753      ;
; 0.607  ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|en_count                                                            ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.759      ;
; 0.611  ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|rt                                                                  ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.763      ;
; 0.612  ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|state_controller.standby                                            ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.764      ;
; 0.612  ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|state_controller.hold                                               ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.764      ;
; 0.612  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.764      ;
; 0.619  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.771      ;
; 0.626  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.778      ;
; 0.632  ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|state_controller.standby                                            ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.784      ;
; 0.641  ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|state_controller.set_speed                                          ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.793      ;
; 0.647  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.799      ;
; 0.653  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.654  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.806      ;
; 0.663  ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|rt                                                                  ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.815      ;
; 0.674  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.826      ;
; 0.676  ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|led_enable                                                          ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.828      ;
; 0.687  ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|state_controller.hold                                               ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.839      ;
; 0.688  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.840      ;
; 0.709  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.861      ;
; 0.720  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.872      ;
; 0.741  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.893      ;
; 0.755  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.907      ;
; 0.776  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.928      ;
; 0.780  ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|load                                                                ; clk                         ; clk         ; 0.000        ; 0.000      ; 0.932      ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Controlador_e:inst|en_count'                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------+-----------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node               ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------+--------------+-----------------------------+--------------+------------+------------+
; 2.337 ; dsf_shiftregister:inst8|speed_register[0]                                              ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; -0.500       ; -1.124     ; 0.713      ;
; 2.374 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; -0.500       ; -1.124     ; 0.750      ;
; 2.403 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; -0.500       ; -1.124     ; 0.779      ;
; 2.431 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; -0.500       ; -1.124     ; 0.807      ;
; 2.454 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; -0.500       ; -1.124     ; 0.830      ;
; 2.486 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; -0.500       ; -1.124     ; 0.862      ;
; 2.506 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; -0.500       ; -1.124     ; 0.882      ;
; 2.559 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; -0.500       ; -1.124     ; 0.935      ;
; 2.572 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; Comparador_e:inst2|ls ; clk          ; Controlador_e:inst|en_count ; -0.500       ; -1.124     ; 0.948      ;
+-------+----------------------------------------------------------------------------------------+-----------------------+--------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; clk   ; Rise       ; clk                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|en_count                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|en_count                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|led_enable                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|led_enable                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|load                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|load                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|rt                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|rt                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|state_controller.hold                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|state_controller.hold                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|state_controller.power_engine                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|state_controller.power_engine                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|state_controller.set_speed                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|state_controller.set_speed                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|state_controller.standby                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|state_controller.standby                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; dsf_shiftregister:inst8|speed_register[0]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; dsf_shiftregister:inst8|speed_register[0]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst8|speed_register[0]|clk                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|speed_register[0]|clk                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|en_count|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|en_count|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|led_enable|clk                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|led_enable|clk                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|load|clk                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|load|clk                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|rt|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|rt|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state_controller.hold|clk                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state_controller.hold|clk                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state_controller.power_engine|clk                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state_controller.power_engine|clk                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state_controller.set_speed|clk                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state_controller.set_speed|clk                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state_controller.standby|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state_controller.standby|clk                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Controlador_e:inst|en_count'                                                               ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-----------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-----------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Controlador_e:inst|en_count ; Fall       ; Comparador_e:inst2|ls ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Controlador_e:inst|en_count ; Fall       ; Comparador_e:inst2|ls ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Controlador_e:inst|en_count ; Rise       ; inst2|ls|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Controlador_e:inst|en_count ; Rise       ; inst2|ls|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Controlador_e:inst|en_count ; Rise       ; inst|en_count|regout  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Controlador_e:inst|en_count ; Rise       ; inst|en_count|regout  ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-----------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; enable     ; clk        ; 0.663 ; 0.663 ; Rise       ; clk             ;
; key_local  ; clk        ; 2.776 ; 2.776 ; Rise       ; clk             ;
; key_remote ; clk        ; 2.921 ; 2.921 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; enable     ; clk        ; 0.121  ; 0.121  ; Rise       ; clk             ;
; key_local  ; clk        ; -2.118 ; -2.118 ; Rise       ; clk             ;
; key_remote ; clk        ; -2.201 ; -2.201 ; Rise       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port   ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+
; in0         ; Controlador_e:inst|en_count ; 2.241 ;       ; Rise       ; Controlador_e:inst|en_count ;
; in1         ; Controlador_e:inst|en_count ; 2.305 ;       ; Rise       ; Controlador_e:inst|en_count ;
; local_led1  ; Controlador_e:inst|en_count ;       ; 2.231 ; Rise       ; Controlador_e:inst|en_count ;
; local_led2  ; Controlador_e:inst|en_count ;       ; 2.241 ; Rise       ; Controlador_e:inst|en_count ;
; local_led3  ; Controlador_e:inst|en_count ;       ; 2.231 ; Rise       ; Controlador_e:inst|en_count ;
; power_led1  ; Controlador_e:inst|en_count ; 2.157 ;       ; Rise       ; Controlador_e:inst|en_count ;
; remote_led1 ; Controlador_e:inst|en_count ;       ; 2.202 ; Rise       ; Controlador_e:inst|en_count ;
; remote_led2 ; Controlador_e:inst|en_count ;       ; 2.305 ; Rise       ; Controlador_e:inst|en_count ;
; remote_led3 ; Controlador_e:inst|en_count ;       ; 2.195 ; Rise       ; Controlador_e:inst|en_count ;
; duty_cycle  ; Controlador_e:inst|en_count ; 2.073 ; 2.073 ; Fall       ; Controlador_e:inst|en_count ;
; in0         ; Controlador_e:inst|en_count ;       ; 2.241 ; Fall       ; Controlador_e:inst|en_count ;
; in1         ; Controlador_e:inst|en_count ;       ; 2.305 ; Fall       ; Controlador_e:inst|en_count ;
; local_led1  ; Controlador_e:inst|en_count ; 2.231 ;       ; Fall       ; Controlador_e:inst|en_count ;
; local_led2  ; Controlador_e:inst|en_count ; 2.241 ;       ; Fall       ; Controlador_e:inst|en_count ;
; local_led3  ; Controlador_e:inst|en_count ; 2.231 ;       ; Fall       ; Controlador_e:inst|en_count ;
; power_led1  ; Controlador_e:inst|en_count ;       ; 2.157 ; Fall       ; Controlador_e:inst|en_count ;
; remote_led1 ; Controlador_e:inst|en_count ; 2.202 ;       ; Fall       ; Controlador_e:inst|en_count ;
; remote_led2 ; Controlador_e:inst|en_count ; 2.305 ;       ; Fall       ; Controlador_e:inst|en_count ;
; remote_led3 ; Controlador_e:inst|en_count ; 2.195 ;       ; Fall       ; Controlador_e:inst|en_count ;
; en_led1     ; clk                         ; 3.473 ; 3.473 ; Rise       ; clk                         ;
; en_led2     ; clk                         ; 3.481 ; 3.481 ; Rise       ; clk                         ;
; en_led3     ; clk                         ; 3.483 ; 3.483 ; Rise       ; clk                         ;
; in0         ; clk                         ; 3.745 ; 3.745 ; Rise       ; clk                         ;
; in1         ; clk                         ; 3.787 ; 3.787 ; Rise       ; clk                         ;
; local_led1  ; clk                         ; 3.735 ; 3.735 ; Rise       ; clk                         ;
; local_led2  ; clk                         ; 3.745 ; 3.745 ; Rise       ; clk                         ;
; local_led3  ; clk                         ; 3.735 ; 3.735 ; Rise       ; clk                         ;
; power_led1  ; clk                         ; 4.201 ; 4.201 ; Rise       ; clk                         ;
; remote_led1 ; clk                         ; 3.684 ; 3.684 ; Rise       ; clk                         ;
; remote_led2 ; clk                         ; 3.787 ; 3.787 ; Rise       ; clk                         ;
; remote_led3 ; clk                         ; 3.677 ; 3.677 ; Rise       ; clk                         ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port   ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+
; in0         ; Controlador_e:inst|en_count ; 2.241 ;       ; Rise       ; Controlador_e:inst|en_count ;
; in1         ; Controlador_e:inst|en_count ; 2.305 ;       ; Rise       ; Controlador_e:inst|en_count ;
; local_led1  ; Controlador_e:inst|en_count ;       ; 2.231 ; Rise       ; Controlador_e:inst|en_count ;
; local_led2  ; Controlador_e:inst|en_count ;       ; 2.241 ; Rise       ; Controlador_e:inst|en_count ;
; local_led3  ; Controlador_e:inst|en_count ;       ; 2.231 ; Rise       ; Controlador_e:inst|en_count ;
; power_led1  ; Controlador_e:inst|en_count ; 2.157 ;       ; Rise       ; Controlador_e:inst|en_count ;
; remote_led1 ; Controlador_e:inst|en_count ;       ; 2.202 ; Rise       ; Controlador_e:inst|en_count ;
; remote_led2 ; Controlador_e:inst|en_count ;       ; 2.305 ; Rise       ; Controlador_e:inst|en_count ;
; remote_led3 ; Controlador_e:inst|en_count ;       ; 2.195 ; Rise       ; Controlador_e:inst|en_count ;
; duty_cycle  ; Controlador_e:inst|en_count ; 2.073 ; 2.073 ; Fall       ; Controlador_e:inst|en_count ;
; in0         ; Controlador_e:inst|en_count ;       ; 2.241 ; Fall       ; Controlador_e:inst|en_count ;
; in1         ; Controlador_e:inst|en_count ;       ; 2.305 ; Fall       ; Controlador_e:inst|en_count ;
; local_led1  ; Controlador_e:inst|en_count ; 2.231 ;       ; Fall       ; Controlador_e:inst|en_count ;
; local_led2  ; Controlador_e:inst|en_count ; 2.241 ;       ; Fall       ; Controlador_e:inst|en_count ;
; local_led3  ; Controlador_e:inst|en_count ; 2.231 ;       ; Fall       ; Controlador_e:inst|en_count ;
; power_led1  ; Controlador_e:inst|en_count ;       ; 2.157 ; Fall       ; Controlador_e:inst|en_count ;
; remote_led1 ; Controlador_e:inst|en_count ; 2.202 ;       ; Fall       ; Controlador_e:inst|en_count ;
; remote_led2 ; Controlador_e:inst|en_count ; 2.305 ;       ; Fall       ; Controlador_e:inst|en_count ;
; remote_led3 ; Controlador_e:inst|en_count ; 2.195 ;       ; Fall       ; Controlador_e:inst|en_count ;
; en_led1     ; clk                         ; 3.473 ; 3.473 ; Rise       ; clk                         ;
; en_led2     ; clk                         ; 3.481 ; 3.481 ; Rise       ; clk                         ;
; en_led3     ; clk                         ; 3.483 ; 3.483 ; Rise       ; clk                         ;
; in0         ; clk                         ; 3.745 ; 3.745 ; Rise       ; clk                         ;
; in1         ; clk                         ; 3.787 ; 3.787 ; Rise       ; clk                         ;
; local_led1  ; clk                         ; 3.735 ; 3.735 ; Rise       ; clk                         ;
; local_led2  ; clk                         ; 3.745 ; 3.745 ; Rise       ; clk                         ;
; local_led3  ; clk                         ; 3.735 ; 3.735 ; Rise       ; clk                         ;
; power_led1  ; clk                         ; 3.841 ; 3.841 ; Rise       ; clk                         ;
; remote_led1 ; clk                         ; 3.684 ; 3.684 ; Rise       ; clk                         ;
; remote_led2 ; clk                         ; 3.787 ; 3.787 ; Rise       ; clk                         ;
; remote_led3 ; clk                         ; 3.677 ; 3.677 ; Rise       ; clk                         ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                         ;
+------------------------------+---------+---------+----------+---------+---------------------+
; Clock                        ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack             ; -4.269  ; -1.479  ; N/A      ; N/A     ; -1.222              ;
;  Controlador_e:inst|en_count ; -4.269  ; 2.337   ; N/A      ; N/A     ; 0.500               ;
;  clk                         ; -0.997  ; -1.479  ; N/A      ; N/A     ; -1.222              ;
; Design-wide TNS              ; -15.46  ; -13.198 ; 0.0      ; 0.0     ; -18.222             ;
;  Controlador_e:inst|en_count ; -4.269  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  clk                         ; -11.191 ; -13.198 ; N/A      ; N/A     ; -18.222             ;
+------------------------------+---------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; enable     ; clk        ; 2.151 ; 2.151 ; Rise       ; clk             ;
; key_local  ; clk        ; 5.380 ; 5.380 ; Rise       ; clk             ;
; key_remote ; clk        ; 5.705 ; 5.705 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; enable     ; clk        ; 0.121  ; 0.121  ; Rise       ; clk             ;
; key_local  ; clk        ; -2.118 ; -2.118 ; Rise       ; clk             ;
; key_remote ; clk        ; -2.201 ; -2.201 ; Rise       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port   ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+
; in0         ; Controlador_e:inst|en_count ; 4.354 ;       ; Rise       ; Controlador_e:inst|en_count ;
; in1         ; Controlador_e:inst|en_count ; 4.363 ;       ; Rise       ; Controlador_e:inst|en_count ;
; local_led1  ; Controlador_e:inst|en_count ;       ; 4.344 ; Rise       ; Controlador_e:inst|en_count ;
; local_led2  ; Controlador_e:inst|en_count ;       ; 4.354 ; Rise       ; Controlador_e:inst|en_count ;
; local_led3  ; Controlador_e:inst|en_count ;       ; 4.344 ; Rise       ; Controlador_e:inst|en_count ;
; power_led1  ; Controlador_e:inst|en_count ; 4.012 ;       ; Rise       ; Controlador_e:inst|en_count ;
; remote_led1 ; Controlador_e:inst|en_count ;       ; 4.090 ; Rise       ; Controlador_e:inst|en_count ;
; remote_led2 ; Controlador_e:inst|en_count ;       ; 4.363 ; Rise       ; Controlador_e:inst|en_count ;
; remote_led3 ; Controlador_e:inst|en_count ;       ; 4.216 ; Rise       ; Controlador_e:inst|en_count ;
; duty_cycle  ; Controlador_e:inst|en_count ; 3.839 ; 3.839 ; Fall       ; Controlador_e:inst|en_count ;
; in0         ; Controlador_e:inst|en_count ;       ; 4.354 ; Fall       ; Controlador_e:inst|en_count ;
; in1         ; Controlador_e:inst|en_count ;       ; 4.363 ; Fall       ; Controlador_e:inst|en_count ;
; local_led1  ; Controlador_e:inst|en_count ; 4.344 ;       ; Fall       ; Controlador_e:inst|en_count ;
; local_led2  ; Controlador_e:inst|en_count ; 4.354 ;       ; Fall       ; Controlador_e:inst|en_count ;
; local_led3  ; Controlador_e:inst|en_count ; 4.344 ;       ; Fall       ; Controlador_e:inst|en_count ;
; power_led1  ; Controlador_e:inst|en_count ;       ; 4.012 ; Fall       ; Controlador_e:inst|en_count ;
; remote_led1 ; Controlador_e:inst|en_count ; 4.090 ;       ; Fall       ; Controlador_e:inst|en_count ;
; remote_led2 ; Controlador_e:inst|en_count ; 4.363 ;       ; Fall       ; Controlador_e:inst|en_count ;
; remote_led3 ; Controlador_e:inst|en_count ; 4.216 ;       ; Fall       ; Controlador_e:inst|en_count ;
; en_led1     ; clk                         ; 5.931 ; 5.931 ; Rise       ; clk                         ;
; en_led2     ; clk                         ; 5.939 ; 5.939 ; Rise       ; clk                         ;
; en_led3     ; clk                         ; 5.941 ; 5.941 ; Rise       ; clk                         ;
; in0         ; clk                         ; 6.685 ; 6.685 ; Rise       ; clk                         ;
; in1         ; clk                         ; 6.693 ; 6.693 ; Rise       ; clk                         ;
; local_led1  ; clk                         ; 6.675 ; 6.675 ; Rise       ; clk                         ;
; local_led2  ; clk                         ; 6.685 ; 6.685 ; Rise       ; clk                         ;
; local_led3  ; clk                         ; 6.675 ; 6.675 ; Rise       ; clk                         ;
; power_led1  ; clk                         ; 7.657 ; 7.657 ; Rise       ; clk                         ;
; remote_led1 ; clk                         ; 6.420 ; 6.420 ; Rise       ; clk                         ;
; remote_led2 ; clk                         ; 6.693 ; 6.693 ; Rise       ; clk                         ;
; remote_led3 ; clk                         ; 6.546 ; 6.546 ; Rise       ; clk                         ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port   ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+
; in0         ; Controlador_e:inst|en_count ; 2.241 ;       ; Rise       ; Controlador_e:inst|en_count ;
; in1         ; Controlador_e:inst|en_count ; 2.305 ;       ; Rise       ; Controlador_e:inst|en_count ;
; local_led1  ; Controlador_e:inst|en_count ;       ; 2.231 ; Rise       ; Controlador_e:inst|en_count ;
; local_led2  ; Controlador_e:inst|en_count ;       ; 2.241 ; Rise       ; Controlador_e:inst|en_count ;
; local_led3  ; Controlador_e:inst|en_count ;       ; 2.231 ; Rise       ; Controlador_e:inst|en_count ;
; power_led1  ; Controlador_e:inst|en_count ; 2.157 ;       ; Rise       ; Controlador_e:inst|en_count ;
; remote_led1 ; Controlador_e:inst|en_count ;       ; 2.202 ; Rise       ; Controlador_e:inst|en_count ;
; remote_led2 ; Controlador_e:inst|en_count ;       ; 2.305 ; Rise       ; Controlador_e:inst|en_count ;
; remote_led3 ; Controlador_e:inst|en_count ;       ; 2.195 ; Rise       ; Controlador_e:inst|en_count ;
; duty_cycle  ; Controlador_e:inst|en_count ; 2.073 ; 2.073 ; Fall       ; Controlador_e:inst|en_count ;
; in0         ; Controlador_e:inst|en_count ;       ; 2.241 ; Fall       ; Controlador_e:inst|en_count ;
; in1         ; Controlador_e:inst|en_count ;       ; 2.305 ; Fall       ; Controlador_e:inst|en_count ;
; local_led1  ; Controlador_e:inst|en_count ; 2.231 ;       ; Fall       ; Controlador_e:inst|en_count ;
; local_led2  ; Controlador_e:inst|en_count ; 2.241 ;       ; Fall       ; Controlador_e:inst|en_count ;
; local_led3  ; Controlador_e:inst|en_count ; 2.231 ;       ; Fall       ; Controlador_e:inst|en_count ;
; power_led1  ; Controlador_e:inst|en_count ;       ; 2.157 ; Fall       ; Controlador_e:inst|en_count ;
; remote_led1 ; Controlador_e:inst|en_count ; 2.202 ;       ; Fall       ; Controlador_e:inst|en_count ;
; remote_led2 ; Controlador_e:inst|en_count ; 2.305 ;       ; Fall       ; Controlador_e:inst|en_count ;
; remote_led3 ; Controlador_e:inst|en_count ; 2.195 ;       ; Fall       ; Controlador_e:inst|en_count ;
; en_led1     ; clk                         ; 3.473 ; 3.473 ; Rise       ; clk                         ;
; en_led2     ; clk                         ; 3.481 ; 3.481 ; Rise       ; clk                         ;
; en_led3     ; clk                         ; 3.483 ; 3.483 ; Rise       ; clk                         ;
; in0         ; clk                         ; 3.745 ; 3.745 ; Rise       ; clk                         ;
; in1         ; clk                         ; 3.787 ; 3.787 ; Rise       ; clk                         ;
; local_led1  ; clk                         ; 3.735 ; 3.735 ; Rise       ; clk                         ;
; local_led2  ; clk                         ; 3.745 ; 3.745 ; Rise       ; clk                         ;
; local_led3  ; clk                         ; 3.735 ; 3.735 ; Rise       ; clk                         ;
; power_led1  ; clk                         ; 3.841 ; 3.841 ; Rise       ; clk                         ;
; remote_led1 ; clk                         ; 3.684 ; 3.684 ; Rise       ; clk                         ;
; remote_led2 ; clk                         ; 3.787 ; 3.787 ; Rise       ; clk                         ;
; remote_led3 ; clk                         ; 3.677 ; 3.677 ; Rise       ; clk                         ;
+-------------+-----------------------------+-------+-------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                       ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; clk                         ; clk                         ; 84       ; 0        ; 0        ; 0        ;
; Controlador_e:inst|en_count ; clk                         ; 10       ; 10       ; 0        ; 0        ;
; clk                         ; Controlador_e:inst|en_count ; 0        ; 0        ; 15       ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; clk                         ; clk                         ; 84       ; 0        ; 0        ; 0        ;
; Controlador_e:inst|en_count ; clk                         ; 10       ; 10       ; 0        ; 0        ;
; clk                         ; Controlador_e:inst|en_count ; 0        ; 0        ; 15       ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 24    ; 24   ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 30    ; 30   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun May 19 13:31:24 2019
Info: Command: quartus_sta Motor -c Motor
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Motor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name Controlador_e:inst|en_count Controlador_e:inst|en_count
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.269
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.269        -4.269 Controlador_e:inst|en_count 
    Info (332119):    -0.997       -11.191 clk 
Info (332146): Worst-case hold slack is -1.479
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.479       -13.198 clk 
    Info (332119):     3.623         0.000 Controlador_e:inst|en_count 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222       -18.222 clk 
    Info (332119):     0.500         0.000 Controlador_e:inst|en_count 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.012
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.012        -2.012 Controlador_e:inst|en_count 
    Info (332119):     0.100         0.000 clk 
Info (332146): Worst-case hold slack is -1.070
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.070        -9.206 clk 
    Info (332119):     2.337         0.000 Controlador_e:inst|en_count 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222       -18.222 clk 
    Info (332119):     0.500         0.000 Controlador_e:inst|en_count 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 0 megabytes
    Info: Processing ended: Sun May 19 13:31:27 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


