

================================================================
== Vivado HLS Report for 'FC_128_8_s'
================================================================
* Date:           Tue Jun 11 19:36:22 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ULTRA_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.714|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |  433|  149234|  433|  149234|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+--------+----------+-----------+-----------+-------------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |     Trip    |          |
        |  Loop Name  |  min |   max  |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-------------+------+--------+----------+-----------+-----------+-------------+----------+
        |- Loop 1     |  1025|    1025|         3|          1|          1|         1024|    yes   |
        |- Loop 2     |     9|       9|         3|          1|          1|            8|    yes   |
        |- Loop 3     |  1175|  149225|      1175|          -|          -|   1 ~ 127   |    no    |
        | + Loop 3.1  |   129|     129|         3|          1|          1|          128|    yes   |
        | + Loop 3.2  |  1041|    1041|        19|          1|          1|         1024|    yes   |
        |- Loop 4     |   416|   18560|         2|          1|          1| 416 ~ 18560 |    yes   |
        +-------------+------+--------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      -|       0|    690|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      6|     333|     92|
|Memory           |       16|      -|       8|      1|
|Multiplexer      |        -|      -|       -|    426|
|Register         |        0|      -|    1391|    224|
+-----------------+---------+-------+--------+-------+
|Total            |       16|     10|    1732|   1433|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|      4|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +---------------------------+----------------------+---------+-------+-----+----+
    |ultra_mul_24ns_22VhK_U100  |ultra_mul_24ns_22VhK  |        0|      2|  118|   1|
    |ultra_mul_32s_32sbkb_U97   |ultra_mul_32s_32sbkb  |        0|      4|  215|   1|
    |ultra_mux_832_8_1_1_U98    |ultra_mux_832_8_1_1   |        0|      0|    0|  45|
    |ultra_mux_832_8_1_1_U99    |ultra_mux_832_8_1_1   |        0|      0|    0|  45|
    +---------------------------+----------------------+---------+-------+-----+----+
    |Total                      |                      |        0|      6|  333|  92|
    +---------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |ultra_mac_muladd_Shg_U103  |ultra_mac_muladd_Shg  | i0 * i1 + i2 |
    |ultra_mul_mul_16scud_U101  |ultra_mul_mul_16scud  |    i0 * i0   |
    |ultra_mul_mul_16scud_U102  |ultra_mul_mul_16scud  |    i0 * i1   |
    |ultra_mul_mul_8s_WhU_U104  |ultra_mul_mul_8s_WhU  |    i0 * i1   |
    +---------------------------+----------------------+--------------+

    * Memory: 
    +-------------+----------------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+------+-----+------+-------------+
    |B_V_5_0_U    |FC_128_8_s_B_V_5_0    |        1|  0|   0|   128|    8|     1|         1024|
    |B_V_5_1_U    |FC_128_8_s_B_V_5_0    |        1|  0|   0|   128|    8|     1|         1024|
    |B_V_5_2_U    |FC_128_8_s_B_V_5_0    |        1|  0|   0|   128|    8|     1|         1024|
    |B_V_5_3_U    |FC_128_8_s_B_V_5_0    |        1|  0|   0|   128|    8|     1|         1024|
    |B_V_5_4_U    |FC_128_8_s_B_V_5_0    |        1|  0|   0|   128|    8|     1|         1024|
    |B_V_5_5_U    |FC_128_8_s_B_V_5_0    |        1|  0|   0|   128|    8|     1|         1024|
    |B_V_5_6_U    |FC_128_8_s_B_V_5_0    |        1|  0|   0|   128|    8|     1|         1024|
    |B_V_5_7_U    |FC_128_8_s_B_V_5_0    |        1|  0|   0|   128|    8|     1|         1024|
    |bias_V_11_U  |FC_128_8_s_bias_VUhA  |        0|  8|   1|     8|    8|     1|           64|
    |A_V_5_0_U    |FC_144_128_s_A_V_zec  |        1|  0|   0|    16|    8|     1|          128|
    |A_V_5_1_U    |FC_144_128_s_A_V_zec  |        1|  0|   0|    16|    8|     1|          128|
    |A_V_5_2_U    |FC_144_128_s_A_V_zec  |        1|  0|   0|    16|    8|     1|          128|
    |A_V_5_3_U    |FC_144_128_s_A_V_zec  |        1|  0|   0|    16|    8|     1|          128|
    |A_V_5_4_U    |FC_144_128_s_A_V_zec  |        1|  0|   0|    16|    8|     1|          128|
    |A_V_5_5_U    |FC_144_128_s_A_V_zec  |        1|  0|   0|    16|    8|     1|          128|
    |A_V_5_6_U    |FC_144_128_s_A_V_zec  |        1|  0|   0|    16|    8|     1|          128|
    |A_V_5_7_U    |FC_144_128_s_A_V_zec  |        1|  0|   0|    16|    8|     1|          128|
    +-------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total        |                      |       16|  8|   1|  1160|  136|    17|         9280|
    +-------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |KER_bound_fu_799_p2                 |     +    |      0|  0|  39|          32|          32|
    |i_10_fu_1242_p2                     |     +    |      0|  0|  13|           4|           1|
    |i_11_fu_886_p2                      |     +    |      0|  0|  13|           1|           4|
    |i_1_fu_839_p2                       |     +    |      0|  0|  15|           8|           1|
    |i_8_fu_1276_p2                      |     +    |      0|  0|  13|           4|           1|
    |i_9_fu_812_p2                       |     +    |      0|  0|  38|          31|           1|
    |indvar_flatten_next7_fu_880_p2      |     +    |      0|  0|  13|          11|           1|
    |indvar_flatten_next_fu_1194_p2      |     +    |      0|  0|  13|          11|           1|
    |j_4_fu_1200_p2                      |     +    |      0|  0|  15|           1|           8|
    |j_5_fu_928_p2                       |     +    |      0|  0|  15|           1|           8|
    |num_img_3_fu_827_p2                 |     +    |      0|  0|  21|          15|           1|
    |r_V_4_tr_fu_1021_p2                 |     +    |      0|  0|  30|          23|          23|
    |neg_mul_fu_1132_p2                  |     -    |      0|  0|  52|           1|          45|
    |neg_ti_fu_1164_p2                   |     -    |      0|  0|  23|           1|          16|
    |p_neg_fu_1044_p2                    |     -    |      0|  0|  30|           1|          23|
    |tmp_51_fu_1069_p2                   |     -    |      0|  0|  24|           1|          17|
    |ap_block_pp0_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state43_pp2_stage0_iter18  |    and   |      0|  0|   2|           1|           1|
    |exitcond2_fu_1270_p2                |   icmp   |      0|  0|  11|           4|           5|
    |exitcond4_fu_833_p2                 |   icmp   |      0|  0|  13|           8|           9|
    |exitcond5_fu_892_p2                 |   icmp   |      0|  0|  13|           8|           9|
    |exitcond_flatten8_fu_874_p2         |   icmp   |      0|  0|  13|          11|          12|
    |exitcond_flatten_fu_1188_p2         |   icmp   |      0|  0|  13|          11|          12|
    |exitcond_fu_1206_p2                 |   icmp   |      0|  0|  11|           4|           5|
    |ifzero_fu_963_p2                    |   icmp   |      0|  0|  13|           8|           9|
    |tmp_37_fu_771_p2                    |   icmp   |      0|  0|  13|          16|           1|
    |tmp_39_fu_822_p2                    |   icmp   |      0|  0|  13|          16|          16|
    |tmp_40_fu_807_p2                    |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_fu_1113_p2                    |   icmp   |      0|  0|  18|          22|           6|
    |tmp_s_fu_766_p2                     |   icmp   |      0|  0|  13|          16|           3|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state46_pp3_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state50_pp4_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |Outbuf_V_fu_1181_p3                 |  select  |      0|  0|  16|           1|           1|
    |arrayNo3_cast_mid2_v_fu_1220_p3     |  select  |      0|  0|   8|           1|           8|
    |grp_fu_1303_p2                      |  select  |      0|  0|  23|           1|           1|
    |i_mid2_fu_1212_p3                   |  select  |      0|  0|   4|           1|           1|
    |j4_mid2_fu_898_p3                   |  select  |      0|  0|   8|           1|           1|
    |p_v_fu_1153_p3                      |  select  |      0|  0|  23|           1|          23|
    |tmp_47_mid2_v_fu_906_p3             |  select  |      0|  0|   4|           1|           4|
    |tmp_52_fu_1079_p3                   |  select  |      0|  0|  17|           1|          17|
    |tmp_61_fu_1174_p3                   |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 690|         337|         400|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  129|         28|    1|         28|
    |ap_done                       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter18      |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2       |    9|          2|    1|          2|
    |ap_phi_mux_i1_phi_fu_758_p4   |    9|          2|    4|          8|
    |ap_phi_mux_i3_phi_fu_691_p4   |    9|          2|    4|          8|
    |ap_phi_mux_j4_phi_fu_714_p4   |    9|          2|    8|         16|
    |ap_phi_mux_j_phi_fu_736_p4    |    9|          2|    8|         16|
    |ap_phi_mux_p_3_phi_fu_702_p4  |    9|          2|   23|         46|
    |bias_V_11_address0            |   15|          3|    3|          9|
    |i1_reg_754                    |    9|          2|    4|          8|
    |i2_reg_665                    |    9|          2|    8|         16|
    |i3_reg_687                    |    9|          2|    4|          8|
    |i5_reg_643                    |    9|          2|   31|         62|
    |i_reg_743                     |    9|          2|    4|          8|
    |indvar_flatten6_reg_676       |    9|          2|   11|         22|
    |indvar_flatten_reg_721        |    9|          2|   11|         22|
    |j4_reg_710                    |    9|          2|    8|         16|
    |j_reg_732                     |    9|          2|    8|         16|
    |num_img_reg_654               |    9|          2|   15|         30|
    |p_3_reg_698                   |    9|          2|   23|         46|
    |real_start                    |    9|          2|    1|          2|
    |stream_in_V_V_blk_n           |    9|          2|    1|          2|
    |stream_out_V_V_blk_n          |    9|          2|    1|          2|
    |stream_out_V_V_din            |   15|          3|   16|         48|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  426|         93|  207|        460|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |A_V_5_0_load_reg_1559                      |   8|   0|    8|          0|
    |A_V_5_1_load_reg_1564                      |   8|   0|    8|          0|
    |A_V_5_2_load_reg_1569                      |   8|   0|    8|          0|
    |A_V_5_3_load_reg_1574                      |   8|   0|    8|          0|
    |A_V_5_4_load_reg_1579                      |   8|   0|    8|          0|
    |A_V_5_5_load_reg_1584                      |   8|   0|    8|          0|
    |A_V_5_6_load_reg_1589                      |   8|   0|    8|          0|
    |A_V_5_7_load_reg_1594                      |   8|   0|    8|          0|
    |B_V_5_0_load_reg_1599                      |   8|   0|    8|          0|
    |B_V_5_1_load_reg_1604                      |   8|   0|    8|          0|
    |B_V_5_2_load_reg_1609                      |   8|   0|    8|          0|
    |B_V_5_3_load_reg_1614                      |   8|   0|    8|          0|
    |B_V_5_4_load_reg_1619                      |   8|   0|    8|          0|
    |B_V_5_5_load_reg_1624                      |   8|   0|    8|          0|
    |B_V_5_6_load_reg_1629                      |   8|   0|    8|          0|
    |B_V_5_7_load_reg_1634                      |   8|   0|    8|          0|
    |KER_bound_reg_1384                         |  32|   0|   32|          0|
    |Outbuf_V_reg_1737                          |  16|   0|   16|          0|
    |ap_CS_fsm                                  |  27|   0|   27|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter12                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter13                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter14                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter15                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter16                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter17                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter18                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9                    |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                    |   1|   0|    1|          0|
    |arrayNo3_cast_mid2_reg_1761                |   4|   0|    4|          0|
    |arrayNo3_cast_mid2_reg_1761_pp3_iter1_reg  |   4|   0|    4|          0|
    |arrayNo3_cast_mid2_v_reg_1756              |   8|   0|    8|          0|
    |arrayNo4_reg_1458                          |   4|   0|    4|          0|
    |arrayNo_cast_reg_1416                      |   4|   0|    4|          0|
    |arrayNo_cast_reg_1416_pp1_iter1_reg        |   4|   0|    4|          0|
    |bias_V_11_load_reg_1660                    |   8|   0|    8|          0|
    |buf_V_reg_1654                             |  23|   0|   23|          0|
    |exitcond2_reg_1787                         |   1|   0|    1|          0|
    |exitcond2_reg_1787_pp4_iter1_reg           |   1|   0|    1|          0|
    |exitcond5_reg_1446                         |   1|   0|    1|          0|
    |exitcond_flatten8_reg_1437                 |   1|   0|    1|          0|
    |exitcond_flatten_reg_1742                  |   1|   0|    1|          0|
    |i1_reg_754                                 |   4|   0|    4|          0|
    |i1_reg_754_pp4_iter1_reg                   |   4|   0|    4|          0|
    |i2_reg_665                                 |   8|   0|    8|          0|
    |i3_reg_687                                 |   4|   0|    4|          0|
    |i5_reg_643                                 |  31|   0|   31|          0|
    |i_8_reg_1791                               |   4|   0|    4|          0|
    |i_mid2_reg_1751                            |   4|   0|    4|          0|
    |i_mid2_reg_1751_pp3_iter1_reg              |   4|   0|    4|          0|
    |i_reg_743                                  |   4|   0|    4|          0|
    |ifzero_reg_1555                            |   1|   0|    1|          0|
    |indvar_flatten6_reg_676                    |  11|   0|   11|          0|
    |indvar_flatten_reg_721                     |  11|   0|   11|          0|
    |j4_reg_710                                 |   8|   0|    8|          0|
    |j_5_reg_1469                               |   8|   0|    8|          0|
    |j_reg_732                                  |   8|   0|    8|          0|
    |lhs_V_reg_1352                             |  32|   0|   32|          0|
    |multiple_V_11                              |   8|   0|    8|          0|
    |num_img_3_reg_1402                         |  15|   0|   15|          0|
    |num_img_reg_654                            |  15|   0|   15|          0|
    |p_3_reg_698                                |  23|   0|   23|          0|
    |p_8_reg_1379                               |  32|   0|   32|          0|
    |r_V_4_tr_reg_1665                          |  23|   0|   23|          0|
    |r_V_5_reg_1700                             |  22|   0|   22|          0|
    |start_once_reg                             |   1|   0|    1|          0|
    |tmp1_reg_1369                              |  32|   0|   32|          0|
    |tmp2_reg_1374                              |  32|   0|   32|          0|
    |tmp_40_reg_1389                            |   1|   0|    1|          0|
    |tmp_47_mid2_v_reg_1451                     |   4|   0|    4|          0|
    |tmp_52_reg_1685                            |  17|   0|   17|          0|
    |tmp_55_reg_1680                            |  15|   0|   15|          0|
    |tmp_57_reg_1675                            |  15|   0|   15|          0|
    |tmp_57_reg_1675_pp2_iter7_reg              |  15|   0|   15|          0|
    |tmp_63_reg_1765                            |   4|   0|    4|          0|
    |tmp_63_reg_1765_pp3_iter1_reg              |   4|   0|    4|          0|
    |tmp_64_reg_1775                            |   8|   0|    8|          0|
    |tmp_66_reg_1796                            |   8|   0|    8|          0|
    |tmp_67_reg_1425                            |   8|   0|    8|          0|
    |tmp_68_reg_1420                            |   4|   0|    4|          0|
    |tmp_68_reg_1420_pp1_iter1_reg              |   4|   0|    4|          0|
    |tmp_69_reg_1463                            |   4|   0|    4|          0|
    |tmp_70_reg_1670                            |   1|   0|    1|          0|
    |tmp_70_reg_1670_pp2_iter7_reg              |   1|   0|    1|          0|
    |tmp_71_reg_1722                            |  45|   0|   45|          0|
    |tmp_72_reg_1706                            |   1|   0|    1|          0|
    |tmp_73_reg_1732                            |  18|   0|   18|          0|
    |tmp_74_reg_1727                            |  19|   0|   19|          0|
    |tmp_74_reg_1727_pp2_iter16_reg             |  19|   0|   19|          0|
    |tmp_V_44_reg_1324                          |  16|   0|   16|          0|
    |tmp_V_46_reg_1329                          |  16|   0|   16|          0|
    |tmp_V_48_reg_1334                          |  16|   0|   16|          0|
    |tmp_V_52_reg_1339                          |  16|   0|   16|          0|
    |tmp_V_reg_1318                             |  16|   0|   16|          0|
    |tmp_i_reg_1717                             |   1|   0|    1|          0|
    |arrayNo4_reg_1458                          |  64|  32|    4|          0|
    |exitcond5_reg_1446                         |  64|  32|    1|          0|
    |exitcond_flatten8_reg_1437                 |  64|  32|    1|          0|
    |ifzero_reg_1555                            |  64|  32|    1|          0|
    |tmp_47_mid2_v_reg_1451                     |  64|  32|    4|          0|
    |tmp_72_reg_1706                            |  64|  32|    1|          0|
    |tmp_i_reg_1717                             |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1391| 224|  956|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   FC<128, 8>   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   FC<128, 8>   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   FC<128, 8>   | return value |
|start_full_n           |  in |    1| ap_ctrl_hs |   FC<128, 8>   | return value |
|ap_done                | out |    1| ap_ctrl_hs |   FC<128, 8>   | return value |
|ap_continue            |  in |    1| ap_ctrl_hs |   FC<128, 8>   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   FC<128, 8>   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   FC<128, 8>   | return value |
|start_out              | out |    1| ap_ctrl_hs |   FC<128, 8>   | return value |
|start_write            | out |    1| ap_ctrl_hs |   FC<128, 8>   | return value |
|stream_in_V_V_dout     |  in |   16|   ap_fifo  |  stream_in_V_V |    pointer   |
|stream_in_V_V_empty_n  |  in |    1|   ap_fifo  |  stream_in_V_V |    pointer   |
|stream_in_V_V_read     | out |    1|   ap_fifo  |  stream_in_V_V |    pointer   |
|stream_out_V_V_din     | out |   16|   ap_fifo  | stream_out_V_V |    pointer   |
|stream_out_V_V_full_n  |  in |    1|   ap_fifo  | stream_out_V_V |    pointer   |
|stream_out_V_V_write   | out |    1|   ap_fifo  | stream_out_V_V |    pointer   |
+-----------------------+-----+-----+------------+----------------+--------------+

