
---------- Begin Simulation Statistics ----------
simSeconds                                   0.075362                       # Number of seconds simulated (Second)
simTicks                                  75362467000                       # Number of ticks simulated (Tick)
finalTick                                 75362467000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    202.78                       # Real time elapsed on the host (Second)
hostTickRate                                371644279                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9639680                       # Number of bytes of host memory used (Byte)
simInsts                                     46698355                       # Number of instructions simulated (Count)
simOps                                       83201955                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   230289                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     410304                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples         1777084                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.172824                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          1.002029                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |     1724204     97.02%     97.02% |       51623      2.90%     99.93% |         921      0.05%     99.98% |          24      0.00%     99.98% |         275      0.02%    100.00% |          10      0.00%    100.00% |          24      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           1777084                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     27895440                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.644550                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.453816                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.958446                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    15883985     56.94%     56.94% |    10695933     38.34%     95.28% |     1189659      4.26%     99.55% |       79005      0.28%     99.83% |       22511      0.08%     99.91% |       14037      0.05%     99.96% |        6602      0.02%     99.99% |        2721      0.01%    100.00% |         987      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     27895440                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size          128                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket         1279                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     28191751                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        2.946692                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.162926                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      12.996226                       (Unspecified)
system.caches.m_latencyHistSeqr          |    28123250     99.76%     99.76% |       60199      0.21%     99.97% |        7153      0.03%    100.00% |         955      0.00%    100.00% |         192      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       28191751                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     27303193                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.256400                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.032457                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     4.019172                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    27281981     99.92%     99.92% |       15407      0.06%     99.98% |        4346      0.02%     99.99% |         865      0.00%    100.00% |         388      0.00%    100.00% |         120      0.00%    100.00% |          45      0.00%    100.00% |          29      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     27303193                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples       888558                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    54.885199                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    45.034728                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    45.574965                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |      825862     92.94%     92.94% |       54988      6.19%     99.13% |        6645      0.75%     99.88% |         881      0.10%     99.98% |         180      0.02%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total       888558                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       888558                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.007061                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.184844                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      886861     99.81%     99.81% |           0      0.00%     99.81% |         881      0.10%     99.91% |           0      0.00%     99.91% |         360      0.04%     99.95% |           0      0.00%     99.95% |         288      0.03%     99.98% |           0      0.00%     99.98% |         168      0.02%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        888558                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       888526                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.338592                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.385293                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      836462     94.14%     94.14% |       50975      5.74%     99.88% |         753      0.08%     99.96% |          24      0.00%     99.96% |         275      0.03%    100.00% |          10      0.00%    100.00% |          24      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        888526                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         8879784      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       8350398      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store       10961570      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data          888558      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement       888527      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack       888526      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load        376252      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       374683      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       137624      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       8503532      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      7975715      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store     10823946      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement       888527      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack       888526      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data       750934      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       137624      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX        888558      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX        888526      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data       888558      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack       888526      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX       888558      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX       888526      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data       888558      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack       888526      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples       888558                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    54.885199                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    45.034728                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    45.574965                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |      825862     92.94%     92.94% |       54988      6.19%     99.13% |        6645      0.75%     99.88% |         881      0.10%     99.98% |         180      0.02%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total       888558                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       888557                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      8879784                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     4.154740                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.225900                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    17.685349                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     8837616     99.53%     99.53% |       36740      0.41%     99.94% |        4679      0.05%     99.99% |         609      0.01%    100.00% |         138      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      8879784                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      8503532                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.372767                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.035525                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     5.052918                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     8492385     99.87%     99.87% |        8328      0.10%     99.97% |        2167      0.03%     99.99% |         353      0.00%    100.00% |         194      0.00%    100.00% |          66      0.00%    100.00% |          19      0.00%    100.00% |          13      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      8503532                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples       376252                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    67.029087                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    55.584489                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    51.734659                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |      336903     89.54%     89.54% |       34220      9.09%     98.64% |        4419      1.17%     99.81% |         577      0.15%     99.96% |         131      0.03%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total       376252                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     10485015                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.832584                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.085544                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     7.544268                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    10449294     99.66%     99.66% |       28941      0.28%     99.94% |        4839      0.05%     99.98% |        1209      0.01%     99.99% |         450      0.00%    100.00% |         189      0.00%    100.00% |          62      0.00%    100.00% |          23      0.00%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     10485015                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples     10350142                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.256245                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.036076                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     3.915918                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |    10343915     99.94%     99.94% |        4099      0.04%     99.98% |        1519      0.01%     99.99% |         395      0.00%    100.00% |         140      0.00%    100.00% |          39      0.00%    100.00% |          19      0.00%    100.00% |          11      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total     10350142                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples       134873                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    46.060746                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    38.913599                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    35.584690                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |      105379     78.13%     78.13% |       24842     18.42%     96.55% |        3320      2.46%     99.01% |         814      0.60%     99.62% |         310      0.23%     99.85% |         150      0.11%     99.96% |          43      0.03%     99.99% |          12      0.01%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total       134873                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      8350397                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     3.130631                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.194792                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    12.658201                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     8298206     99.37%     99.37% |       32951      0.39%     99.77% |       13858      0.17%     99.94% |        3271      0.04%     99.97% |        1171      0.01%     99.99% |         637      0.01%    100.00% |         163      0.00%    100.00% |          97      0.00%    100.00% |          33      0.00%    100.00% |          10      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      8350397                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      7975715                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.128765                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.015126                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     2.821294                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     7971969     99.95%     99.95% |        2902      0.04%     99.99% |         650      0.01%    100.00% |         113      0.00%    100.00% |          54      0.00%    100.00% |          15      0.00%    100.00% |           7      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      7975715                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples       374682                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    45.743599                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    38.352914                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    38.734801                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |      326237     87.07%     87.07% |       30049      8.02%     95.09% |       13208      3.53%     98.62% |        3158      0.84%     99.46% |        1117      0.30%     99.76% |         622      0.17%     99.92% |         156      0.04%     99.96% |          92      0.02%     99.99% |          33      0.01%    100.00% |          10      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total       374682                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       476555                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.725988                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.233176                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     6.883587                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      475098     99.69%     99.69% |        1144      0.24%     99.93% |         225      0.05%     99.98% |          57      0.01%     99.99% |          17      0.00%    100.00% |          10      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       476555                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       473804                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.319801                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.205928                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     1.774611                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      473551     99.95%     99.95% |         161      0.03%     99.98% |          60      0.01%     99.99% |          18      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       473804                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples         2751                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    71.683388                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    57.851404                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    52.387144                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |        1386     50.38%     50.38% |        1066     38.75%     89.13% |         215      7.82%     96.95% |          53      1.93%     98.87% |          17      0.62%     99.49% |          10      0.36%     99.85% |           1      0.04%     99.89% |           0      0.00%     99.89% |           3      0.11%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total         2751                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples       376252                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    67.029087                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    55.584489                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    51.734659                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |      336903     89.54%     89.54% |       34220      9.09%     98.64% |        4419      1.17%     99.81% |         577      0.15%     99.96% |         131      0.03%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total       376252                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples       134873                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    46.060746                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    38.913599                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    35.584690                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |      105379     78.13%     78.13% |       24842     18.42%     96.55% |        3320      2.46%     99.01% |         814      0.60%     99.62% |         310      0.23%     99.85% |         150      0.11%     99.96% |          43      0.03%     99.99% |          12      0.01%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total       134873                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples       374682                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    45.743599                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    38.352914                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    38.734801                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |      326237     87.07%     87.07% |       30049      8.02%     95.09% |       13208      3.53%     98.62% |        3158      0.84%     99.46% |        1117      0.30%     99.76% |         622      0.17%     99.92% |         156      0.04%     99.96% |          92      0.02%     99.99% |          33      0.01%    100.00% |          10      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total       374682                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples         2751                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    71.683388                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    57.851404                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    52.387144                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |        1386     50.38%     50.38% |        1066     38.75%     89.13% |         215      7.82%     96.95% |          53      1.93%     98.87% |          17      0.62%     99.49% |          10      0.36%     99.85% |           1      0.04%     99.89% |           0      0.00%     99.89% |           3      0.11%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total         2751                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      1777084                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.172824                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     1.002029                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3      1724204     97.02%     97.02% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7        51623      2.90%     99.93% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11          921      0.05%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15           24      0.00%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19          275      0.02%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23           10      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27           24      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::28-31            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      1777084                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     27303193                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses       888559                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     28191752                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.011790                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5120.522872                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.572647                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  2573.897508                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  75362467000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.047161                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999920                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.011790                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5002.194010                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.011790                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.988522                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  75362467000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.023580                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time 10020.901280                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.023581                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.000650                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.011790                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999084                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.025123                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999098                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       1777116                       (Unspecified)
system.caches.network.msg_byte.Control       14216928                       (Unspecified)
system.caches.network.msg_count.Data          1777053                       (Unspecified)
system.caches.network.msg_byte.Data         127947816                       (Unspecified)
system.caches.network.msg_count.Response_Data      1777116                       (Unspecified)
system.caches.network.msg_byte.Response_Data    127952352                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      1777052                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     14216416                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.023580                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  8020.901678                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.011790                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3120.546014                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.011790                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3002.196027                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  75362467000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     5.895123                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2       888558                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2      7108464                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2       888527                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     63973944                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4       888558                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     63976176                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3       888526                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3      7108208                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.011790                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4120.534456                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.011790                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4002.195032                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.078812                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  7020.901837                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  75362467000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     5.895208                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4       888558                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     63976176                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3       888526                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3      7108208                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     5.895039                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2       888558                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2      7108464                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2       888527                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     63973944                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     5.895123                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2       888558                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2      7108464                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2       888526                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     63973872                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4       888558                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     63976176                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3       888526                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3      7108208                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.023580                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  9020.901492                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.013786                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2120.557545                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.011832                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2002.196995                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  75362467000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     5.895038                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2       888558                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2      7108464                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2       888526                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     63973872                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     5.895208                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4       888558                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     63976176                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3       888526                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3      7108208                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  75362467000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  75362467000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  75362467000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         75362468                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        96157185                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   923974                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       92875052                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1386                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             13879184                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          16337396                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                6334                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            70497734                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.317419                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.837758                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  37287978     52.89%     52.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  10737218     15.23%     68.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   6538355      9.27%     77.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   5315481      7.54%     84.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3827077      5.43%     90.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   3943193      5.59%     95.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2032140      2.88%     98.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    632768      0.90%     99.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    183524      0.26%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              70497734                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   40147     18.45%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     37      0.02%     18.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     18.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    128      0.06%     18.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     4      0.00%     18.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     18.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     18.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   26      0.01%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     18.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 172645     79.36%     97.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  4228      1.94%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               224      0.10%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              111      0.05%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1614925      1.74%      1.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      54093896     58.24%     59.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1912      0.00%     59.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         37659      0.04%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      1843747      1.99%     62.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     62.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       262384      0.28%     62.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       262144      0.28%     62.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     62.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         6727      0.01%     62.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       274274      0.30%     62.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            8      0.00%     62.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        13965      0.02%     62.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       405719      0.44%     63.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1022      0.00%     63.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       524308      0.56%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       393291      0.42%     64.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv       131079      0.14%     64.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       393223      0.42%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     19224535     20.70%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      9687431     10.43%     96.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2380366      2.56%     98.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1322437      1.42%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       92875052                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.232378                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              217550                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.002342                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                237929268                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               101632987                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        82960093                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  18537501                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  9330498                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          9264714                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    82208693                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      9268984                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                        161138                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                        2199043                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                       586669                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   97081159                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                     1225                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                     22435287                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                    11437612                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                    923970                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                         19843                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                       551077                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents               3596                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              72613                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           75408                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                   148021                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          92457101                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      21502584                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    417946                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           32374697                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        6944095                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     10872113                       # Number of stores executed (Count)
system.cpu.numRate                           1.226832                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     92310998                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    92224807                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      65728397                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                     105888563                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.223750                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.620732                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                          183279                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         4864734                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    46698355                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      83201955                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.613814                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.613814                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.619650                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.619650                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  145799172                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  64848744                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                     9167123                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    7411062                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    19396604                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   19742874                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  47445396                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                  1835143                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       22435287                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      11437612                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      8764536                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2130486                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 7612439                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2825044                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            146339                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              4330794                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 4328729                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999523                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1602745                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            5502                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               3866                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1636                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          530                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        13852034                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          917640                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            146262                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     68689637                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.211274                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.165328                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        40916830     59.57%     59.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        11888716     17.31%     76.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4340124      6.32%     83.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         4114067      5.99%     89.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          888072      1.29%     90.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1076997      1.57%     92.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          579847      0.84%     92.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1205437      1.75%     94.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3679547      5.36%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     68689637                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             46698355                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               83201955                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    28946256                       # Number of memory references committed (Count)
system.cpu.commit.loads                      18461107                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    6243781                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                    9250214                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    76581597                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               1585495                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1587115      1.91%      1.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     48127630     57.84%     59.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         1898      0.00%     59.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        34952      0.04%     59.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      1839841      2.21%     62.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       262384      0.32%     62.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       262144      0.32%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6468      0.01%     62.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       273245      0.33%     62.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     62.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13122      0.02%     62.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       404683      0.49%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          419      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       524288      0.63%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       393216      0.47%     64.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv       131072      0.16%     64.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       393216      0.47%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     16087725     19.34%     84.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      9163534     11.01%     95.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2373382      2.85%     98.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1321615      1.59%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     83201955                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3679547                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                 17916842                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              37873914                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  13444151                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1101689                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 161138                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              4242401                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   639                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               98993627                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2876                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles           20876033                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       59299333                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     7612439                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            5935340                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      49444862                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  323534                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  657                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4170                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           34                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        10211                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   8354936                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 43742                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           70497734                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.445064                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.825564                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 53792732     76.30%     76.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   798358      1.13%     77.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   952360      1.35%     78.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1445773      2.05%     80.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1357239      1.93%     82.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1183294      1.68%     84.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1512339      2.15%     86.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1231216      1.75%     88.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8224423     11.67%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             70497734                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.101011                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.786855                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                    10735415                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 3974175                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                10737                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                3596                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 952462                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    850                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           18461107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.276709                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            13.315758                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               17869293     96.79%     96.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                61427      0.33%     97.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                56927      0.31%     97.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               153627      0.83%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                49424      0.27%     98.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               122304      0.66%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                17098      0.09%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                23114      0.13%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                22432      0.12%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 8532      0.05%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               5649      0.03%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              10058      0.05%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               9955      0.05%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               7135      0.04%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               8142      0.04%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               5291      0.03%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               4516      0.02%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               3992      0.02%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               3077      0.02%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               3161      0.02%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               2500      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               2633      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               1906      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               1438      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1318      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                919      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                735      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                586      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                510      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                421      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             2987      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              697                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             18461107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                21500222                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                10872116                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      7173                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       733                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  75362467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 8355537                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       820                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  75362467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  75362467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 161138                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 18628942                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2912607                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       30995585                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  13759523                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               4039939                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               98261885                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  4923                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 331892                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                2266067                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  15741                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              52                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           103247043                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   240510818                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                158129525                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   9200846                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              84401427                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 18845598                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  924118                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              924152                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8515242                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        161909119                       # The number of ROB reads (Count)
system.cpu.rob.writes                       195916300                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 46698355                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   83201955                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    66                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples    693760.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000269287750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         22987                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         22987                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              1475152                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              352864                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       888558                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      888526                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     888558                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    888526                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  570213                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                 513111                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.09                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.67                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 888558                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                888526                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   243835                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    63439                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    10153                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      903                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       15                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    2837                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    3201                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   14123                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   21259                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   24140                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   23813                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   23927                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   24411                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   24106                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   23556                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   23675                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   26709                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   24086                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   23166                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   23042                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   23063                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   23000                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   23016                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     189                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      47                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                      16                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        22987                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       13.848610                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      13.575752                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       2.620648                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2-3                2      0.01%      0.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4-5               53      0.23%      0.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6-7              329      1.43%      1.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8-9             1098      4.78%      6.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10-11           2335     10.16%     16.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12-13           4980     21.66%     38.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14-15           8144     35.43%     73.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16-17           5319     23.14%     96.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18-19            430      1.87%     98.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20-21            117      0.51%     99.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::22-23             79      0.34%     99.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24-25             69      0.30%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::26-27             21      0.09%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::28-29              9      0.04%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::30-31              1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::62-63              1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          22987                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        22987                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.330404                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.312114                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.801427                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             19290     83.92%     83.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               559      2.43%     86.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              2524     10.98%     97.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               496      2.16%     99.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                96      0.42%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                17      0.07%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 4      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          22987                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 36493632                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 56867712                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              56865664                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               754589310.35259235                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               754562135.02140260                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    75362406000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       42407.90                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     20374080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     24024768                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 270347837.737318217754                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 318789564.041208982468                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1       888558                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1       888526                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  11997548750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1888597215250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     13502.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   2125539.62                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     56867712                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        56867712                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     56865664                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     56865664                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1       888558                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           888558                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1       888526                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          888526                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    754589310                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          754589310                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    754562135                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         754562135                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1509151445                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1509151445                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                318345                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               375387                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          4652                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          3609                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         21047                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         24222                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          8850                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         12063                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          2923                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          5098                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          3055                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          2973                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         3033                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       157064                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        43234                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        21487                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         2900                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         2135                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          5112                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          3944                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         26620                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         40315                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         11405                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         12455                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          3170                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          5422                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          3309                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          3213                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         3308                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       164563                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        56596                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        30361                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         3230                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         2364                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               6028580000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             1591725000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         11997548750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 18937.25                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            37687.25                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               220021                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              327500                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             69.11                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            87.24                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       146208                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   303.666448                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   182.402003                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   316.374182                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        53957     36.90%     36.90% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        32854     22.47%     59.38% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        17528     11.99%     71.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        10061      6.88%     78.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         6213      4.25%     82.49% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         4342      2.97%     85.46% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         3694      2.53%     87.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         2886      1.97%     89.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        14673     10.04%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       146208                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               20374080                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            24024768                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               270.347838                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               318.789564                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     4.60                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.11                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                2.49                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                78.92                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  75362467000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        405145020                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        215335890                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       588792960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      566072460                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5948485920.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  19648243140                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  12393298560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    39765373950                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    527.654886                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  31979353500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2516280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  40866833500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        638801520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        339523470                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      1684190340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     1393447680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5948485920.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  32435138640                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1625386560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    44064974130                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    584.707161                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   3873184750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2516280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  68973002250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  75362467000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001850                       # Number of seconds simulated (Second)
simTicks                                   1850490000                       # Number of ticks simulated (Tick)
finalTick                                 77212957000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      4.08                       # Real time elapsed on the host (Second)
hostTickRate                                453934203                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9639680                       # Number of bytes of host memory used (Byte)
simInsts                                     47746939                       # Number of instructions simulated (Count)
simOps                                       85102518                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 11712221                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   20875433                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples         3588284                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.171180                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.997395                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |     3482524     97.05%     97.05% |      103246      2.88%     99.93% |        1842      0.05%     99.98% |          48      0.00%     99.98% |         550      0.02%    100.00% |          20      0.00%    100.00% |          48      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           3588284                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     28336785                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.648032                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.456812                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.958787                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    16071493     56.72%     56.72% |    10924197     38.55%     95.27% |     1214575      4.29%     99.55% |       79662      0.28%     99.83% |       22511      0.08%     99.91% |       14037      0.05%     99.96% |        6602      0.02%     99.99% |        2721      0.01%    100.00% |         987      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     28336785                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size          128                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket         1279                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     28633760                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        3.057008                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.166835                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      13.657823                       (Unspecified)
system.caches.m_latencyHistSeqr          |    28554163     99.72%     99.72% |       69788      0.24%     99.97% |        8470      0.03%    100.00% |        1092      0.00%    100.00% |         245      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       28633760                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     27728144                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.311893                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.034936                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     4.770804                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    27689322     99.86%     99.86% |       30898      0.11%     99.97% |        4676      0.02%     99.99% |        2371      0.01%    100.00% |         591      0.00%    100.00% |         175      0.00%    100.00% |          45      0.00%    100.00% |          34      0.00%    100.00% |          32      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     27728144                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples       905616                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    56.488928                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    45.928172                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    47.463694                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |      833943     92.09%     92.09% |       62741      6.93%     99.01% |        7704      0.85%     99.86% |        1013      0.11%     99.98% |         213      0.02%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total       905616                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples      1794174                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.006994                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.183965                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |     1790780     99.81%     99.81% |           0      0.00%     99.81% |        1762      0.10%     99.91% |           0      0.00%     99.91% |         720      0.04%     99.95% |           0      0.00%     99.95% |         576      0.03%     99.98% |           0      0.00%     99.98% |         336      0.02%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       1794174                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples      1794110                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.335373                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.379082                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |     1689982     94.20%     94.20% |      101950      5.68%     99.88% |        1506      0.08%     99.96% |          48      0.00%     99.97% |         550      0.03%    100.00% |          20      0.00%    100.00% |          48      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       1794110                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         9050921      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       8489523      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store       11093317      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data          905616      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement       905585      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack       905584      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load        393305      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       374687      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       137625      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       8657616      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      8114836      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store     10955692      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement       905585      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack       905584      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data       767991      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       137625      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX        905616      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX        905584      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data       905616      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack       905584      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX       905616      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX       905584      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data       905616      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack       905584      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples       905616                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    56.488928                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    45.928172                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    47.463694                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |      833943     92.09%     92.09% |       62741      6.93%     99.01% |        7704      0.85%     99.86% |        1013      0.11%     99.98% |         213      0.02%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total       905616                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      1794172                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      9050921                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     4.370102                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.233193                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    18.740931                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     8999641     99.43%     99.43% |       44616      0.49%     99.93% |        5749      0.06%     99.99% |         742      0.01%    100.00% |         171      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      9050921                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      8657616                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.379765                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.035579                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     5.155437                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     8645193     99.86%     99.86% |        9468      0.11%     99.97% |        2198      0.03%     99.99% |         446      0.01%    100.00% |         201      0.00%    100.00% |          70      0.00%    100.00% |          19      0.00%    100.00% |          14      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      8657616                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples       393305                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    70.194808                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    57.627762                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    54.476743                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |      344980     87.71%     87.71% |       41972     10.67%     98.38% |        5478      1.39%     99.78% |         709      0.18%     99.96% |         164      0.04%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total       393305                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     10616089                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.892807                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.088108                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     8.026933                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    10572487     99.59%     99.59% |       35840      0.34%     99.93% |        4983      0.05%     99.97% |        1913      0.02%     99.99% |         546      0.01%    100.00% |         215      0.00%    100.00% |          62      0.00%    100.00% |          25      0.00%    100.00% |          17      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     10616089                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples     10481215                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.324440                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.039160                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     4.851718                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |    10467108     99.87%     99.87% |       10997      0.10%     99.97% |        1663      0.02%     99.99% |        1099      0.01%    100.00% |         236      0.00%    100.00% |          65      0.00%    100.00% |          19      0.00%    100.00% |          13      0.00%    100.00% |          15      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total     10481215                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples       134874                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    46.061220                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    38.913898                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    35.584984                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |      105379     78.13%     78.13% |       24843     18.42%     96.55% |        3320      2.46%     99.01% |         814      0.60%     99.62% |         310      0.23%     99.85% |         150      0.11%     99.96% |          43      0.03%     99.99% |          12      0.01%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total       134874                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      8489522                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     3.187785                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.196720                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    12.954775                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     8428875     99.29%     99.29% |       40405      0.48%     99.76% |       14014      0.17%     99.93% |        3980      0.05%     99.97% |        1271      0.01%     99.99% |         662      0.01%    100.00% |         163      0.00%    100.00% |          99      0.00%    100.00% |          43      0.00%    100.00% |          10      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      8489522                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      8114836                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.222838                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.019682                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     4.337679                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     8102636     99.85%     99.85% |       10355      0.13%     99.98% |         805      0.01%     99.99% |         822      0.01%    100.00% |         154      0.00%    100.00% |          40      0.00%    100.00% |           7      0.00%    100.00% |           7      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      8114836                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples       374686                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    45.744026                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    38.353203                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    38.735059                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |      326239     87.07%     87.07% |       30050      8.02%     95.09% |       13209      3.53%     98.62% |        3158      0.84%     99.46% |        1117      0.30%     99.76% |         622      0.17%     99.92% |         156      0.04%     99.96% |          92      0.02%     99.99% |          33      0.01%    100.00% |          10      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total       374686                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       477228                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.724972                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.232819                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     6.878786                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      475771     99.69%     99.69% |        1144      0.24%     99.93% |         225      0.05%     99.98% |          57      0.01%     99.99% |          17      0.00%    100.00% |          10      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       477228                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       474477                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.319356                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.205615                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     1.773394                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      474224     99.95%     99.95% |         161      0.03%     99.98% |          60      0.01%     99.99% |          18      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       474477                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples         2751                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    71.683388                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    57.851404                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    52.387144                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |        1386     50.38%     50.38% |        1066     38.75%     89.13% |         215      7.82%     96.95% |          53      1.93%     98.87% |          17      0.62%     99.49% |          10      0.36%     99.85% |           1      0.04%     99.89% |           0      0.00%     99.89% |           3      0.11%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total         2751                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples       393305                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    70.194808                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    57.627762                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    54.476743                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |      344980     87.71%     87.71% |       41972     10.67%     98.38% |        5478      1.39%     99.78% |         709      0.18%     99.96% |         164      0.04%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total       393305                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples       134874                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    46.061220                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    38.913898                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    35.584984                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |      105379     78.13%     78.13% |       24843     18.42%     96.55% |        3320      2.46%     99.01% |         814      0.60%     99.62% |         310      0.23%     99.85% |         150      0.11%     99.96% |          43      0.03%     99.99% |          12      0.01%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total       134874                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples       374686                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    45.744026                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    38.353203                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    38.735059                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |      326239     87.07%     87.07% |       30050      8.02%     95.09% |       13209      3.53%     98.62% |        3158      0.84%     99.46% |        1117      0.30%     99.76% |         622      0.17%     99.92% |         156      0.04%     99.96% |          92      0.02%     99.99% |          33      0.01%    100.00% |          10      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total       374686                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples         2751                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    71.683388                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    57.851404                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    52.387144                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |        1386     50.38%     50.38% |        1066     38.75%     89.13% |         215      7.82%     96.95% |          53      1.93%     98.87% |          17      0.62%     99.49% |          10      0.36%     99.85% |           1      0.04%     99.89% |           0      0.00%     99.89% |           3      0.11%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total         2751                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      1811200                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.169568                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.992825                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3      1758320     97.08%     97.08% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7        51623      2.85%     99.93% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11          921      0.05%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15           24      0.00%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19          275      0.02%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23           10      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27           24      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::28-31            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      1811200                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     27728144                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses       905617                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     28633761                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.011728                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5117.634415                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.595445                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  2556.191521                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  77212957000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.046914                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999922                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.011729                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5002.141428                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.011728                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.988797                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  77212957000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.023457                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time 10016.815818                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.023457                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.000635                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.011729                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999106                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.025116                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999119                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       1811232                       (Unspecified)
system.caches.network.msg_byte.Control       14489856                       (Unspecified)
system.caches.network.msg_count.Data          1811169                       (Unspecified)
system.caches.network.msg_byte.Data         130404168                       (Unspecified)
system.caches.network.msg_count.Response_Data      1811232                       (Unspecified)
system.caches.network.msg_byte.Response_Data    130408704                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      1811168                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     14489344                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.018437                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7850.432586                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.009218                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.009218                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1850490000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     4.609077                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2       905616                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2      7244928                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2       905585                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     65202120                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4       905616                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     65204352                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3       905584                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3      7244672                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.011728                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4117.645721                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.011729                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4002.142425                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.078249                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  7016.816310                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  77212957000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     4.609049                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4       905616                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     65204352                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3       905584                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3      7244672                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     4.609104                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2       905616                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2      7244928                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2       905585                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     65202120                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     4.609049                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2       905616                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2      7244928                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2       905584                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     65202048                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4       905616                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     65204352                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3       905584                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3      7244672                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.023457                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  9016.816025                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.013677                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2117.668256                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.011769                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2002.144342                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  77212957000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     4.609049                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2       905616                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2      7244928                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2       905584                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     65202048                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     4.609049                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4       905616                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     65204352                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3       905584                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3      7244672                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  77212957000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  77212957000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  77212957000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1850490                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         1980190                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        1966765                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                79636                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             51584                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             1810137                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.086528                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.114791                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1316794     72.75%     72.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     92049      5.09%     77.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     66712      3.69%     81.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     47724      2.64%     84.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     90544      5.00%     89.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     47703      2.64%     91.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     81790      4.52%     96.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     27879      1.54%     97.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     38942      2.15%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1810137                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   15722     31.14%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 1      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     31.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  34103     67.54%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               664      1.32%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       1021151     51.92%     51.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     51.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     51.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       136428      6.94%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        65542      3.33%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult        65540      3.33%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       341057     17.34%     82.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        68207      3.47%     86.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       203296     10.34%     96.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        65542      3.33%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        1966765                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.062835                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               50490                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.025672                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  4451963                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 1346916                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         1295976                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1342199                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   712923                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           666790                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     1345824                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       671431                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           679                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           9369                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                        19921                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    1980191                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       546378                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      136427                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                        20586                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 13                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               1                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        1                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           1966741                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        544342                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                        29                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             678092                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         136420                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       133750                       # Number of stores executed (Count)
system.cpu.numRate                           1.062822                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      1965441                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     1962766                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       1555473                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       1812136                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.060674                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.858364                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             651                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           40353                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     1048584                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1900563                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.764751                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.764751                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.566652                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.566652                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    2174685                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   1091355                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      727622                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     601251                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                      341040                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     272828                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                    950935                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         546378                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        136427                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       212903                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        70176                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  139113                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             69557                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 3                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                69556                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                   69552                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999942                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       1                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           79626                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      1800089                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.055816                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.467281                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         1436323     79.79%     79.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           42306      2.35%     82.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           46527      2.58%     84.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           75051      4.17%     88.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            8851      0.49%     89.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5            7866      0.44%     89.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               1      0.00%     89.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               2      0.00%     89.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          183162     10.18%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      1800089                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              1048584                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1900563                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      655364                       # Number of memory references committed (Count)
system.cpu.commit.loads                        524290                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     131075                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     655360                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1507346                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       983055     51.72%     51.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     51.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     51.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       131072      6.90%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        65536      3.45%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult        65536      3.45%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       327682     17.24%     82.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        65538      3.45%     86.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       196608     10.34%     96.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        65536      3.45%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1900563                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        183162                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   805928                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                736853                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    218738                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 47939                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    679                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                68220                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     2                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                1988354                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                     6                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             880199                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        1111555                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      139113                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches              69553                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        929257                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1362                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    139127                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     9                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1810137                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.113241                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.615306                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  1523036     84.14%     84.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        1      0.00%     84.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      673      0.04%     84.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    15747      0.87%     85.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      668      0.04%     85.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     1331      0.07%     85.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    62013      3.43%     88.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    68218      3.77%     92.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   138450      7.65%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1810137                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.075176                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.600681                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      339026                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   22091                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  13                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   5352                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             524290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             12.016142                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            35.814651                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 477743     91.12%     91.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   25      0.00%     91.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   26      0.00%     91.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    2      0.00%     91.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  309      0.06%     91.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  307      0.06%     91.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  372      0.07%     91.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                18018      3.44%     94.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                14397      2.75%     97.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 84      0.02%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 18      0.00%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                162      0.03%     97.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 36      0.01%     97.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                111      0.02%     97.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                176      0.03%     97.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               6705      1.28%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                158      0.03%     98.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                206      0.04%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                752      0.14%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1972      0.38%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                747      0.14%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 23      0.00%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                127      0.02%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 93      0.02%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 27      0.01%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                215      0.04%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                157      0.03%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                106      0.02%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                706      0.13%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              510      0.10%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              606                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               524290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  544342                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  133750                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       256                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1850490000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  139127                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1850490000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1850490000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    679                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   829864                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   29290                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    241406                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                708898                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                1981610                       # Number of instructions processed by rename (Count)
system.cpu.rename.LQFullEvents                 692494                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.renamedOperands             1981605                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     4238082                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  2185605                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    755029                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               1900559                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    81045                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    264349                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          3588458                       # The number of ROB reads (Count)
system.cpu.rob.writes                         3970438                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1048584                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1900563                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples     32924.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000040833750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          1032                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          1032                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                49040                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               15527                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        17058                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       17058                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      17058                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     17058                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     656                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                    536                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.02                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.95                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  17058                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 17058                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    16201                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      200                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    1006                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    1042                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    1030                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    1033                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    1031                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    1031                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    1032                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    1032                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    1032                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    1053                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    1031                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    1032                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    1032                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    1032                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    1032                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    1032                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         1032                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.898256                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.892864                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.413540                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 2      0.19%      0.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15               133     12.89%     13.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16               869     84.21%     97.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                26      2.52%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                 1      0.10%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20                 1      0.10%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           1032                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         1032                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.019380                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.018594                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.163653                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              1016     98.45%     98.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                12      1.16%     99.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 4      0.39%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           1032                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    41984                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  1091712                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               1091712                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               589958335.35982358                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               589958335.35982358                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1850441000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       54239.68                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1      1049728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1      1058048                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 567270290.571686387062                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 571766397.008359909058                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1        17058                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1        17058                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1    937310250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  46059640750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     54948.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   2700178.26                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1      1091712                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         1091712                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1      1091712                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      1091712                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1        17058                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            17058                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1        17058                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           17058                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    589958335                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          589958335                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    589958335                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         589958335                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1179916671                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1179916671                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 16402                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                16532                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1030                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1026                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         1026                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          907                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         1025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         1079                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1088                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1026                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          1032                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          1032                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          1030                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          1059                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1035                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1028                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          1032                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          1041                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          1032                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1029                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         1035                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          916                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         1037                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1064                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1094                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         1036                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                629772750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               82010000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           937310250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 38396.09                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            57146.09                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  955                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               15471                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate              5.82                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            93.58                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        16507                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   127.631671                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    82.751265                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   188.602077                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        14493     87.80%     87.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          209      1.27%     89.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           47      0.28%     89.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           88      0.53%     89.88% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          902      5.46%     95.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          444      2.69%     98.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           38      0.23%     98.27% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           37      0.22%     98.49% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          249      1.51%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        16507                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                1049728                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten             1058048                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               567.270291                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               571.766397                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     8.90                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 4.43                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                4.47                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                49.88                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1850490000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         59690400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         31726200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        58562280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       43268580                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 146284320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    422684640                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    354643200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     1116859620                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    603.548044                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    838174000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     61880000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    950436000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         58176720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         30917865                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        58548000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       43028460                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 146284320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    414672150                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    361390560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     1113018075                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    601.472083                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    858701000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     61880000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    929909000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1850490000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000801                       # Number of seconds simulated (Second)
simTicks                                    801158000                       # Number of ticks simulated (Tick)
finalTick                                 78014115000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      2.36                       # Real time elapsed on the host (Second)
hostTickRate                                339720014                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9648896                       # Number of bytes of host memory used (Byte)
simInsts                                     48412043                       # Number of instructions simulated (Count)
simOps                                       86497559                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 20527745                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   36676730                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples         5419040                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.170109                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.994400                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |     5260329     97.07%     97.07% |      154933      2.86%     99.93% |        2768      0.05%     99.98% |          72      0.00%     99.98% |         826      0.02%    100.00% |          31      0.00%    100.00% |          72      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           5419040                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     28622274                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.665190                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.465460                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.993984                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    16155266     56.44%     56.44% |    11017806     38.49%     94.94% |     1264693      4.42%     99.36% |      120969      0.42%     99.78% |       39045      0.14%     99.91% |       14132      0.05%     99.96% |        6631      0.02%     99.99% |        2734      0.01%    100.00% |         998      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     28622274                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size          128                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket         1279                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     28919278                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        3.062333                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.166777                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      13.687716                       (Unspecified)
system.caches.m_latencyHistSeqr          |    28838638     99.72%     99.72% |       70674      0.24%     99.97% |        8610      0.03%    100.00% |        1101      0.00%    100.00% |         253      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       28919278                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     28003884                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.309815                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.034646                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     4.760321                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    27964907     99.86%     99.86% |       31000      0.11%     99.97% |        4715      0.02%     99.99% |        2376      0.01%    100.00% |         597      0.00%    100.00% |         175      0.00%    100.00% |          46      0.00%    100.00% |          36      0.00%    100.00% |          32      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     28003884                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples       915394                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    56.675661                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    46.108677                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    47.511273                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |      842731     92.06%     92.06% |       63583      6.95%     99.01% |        7838      0.86%     99.86% |        1019      0.11%     99.98% |         221      0.02%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total       915394                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples      2709568                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.006953                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.183395                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |     2704470     99.81%     99.81% |           0      0.00%     99.81% |        2648      0.10%     99.91% |           0      0.00%     99.91% |        1082      0.04%     99.95% |           0      0.00%     99.95% |         864      0.03%     99.98% |           0      0.00%     99.98% |         504      0.02%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       2709568                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples      2709472                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.333270                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.375071                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |     2553211     94.23%     94.23% |      152987      5.65%     99.88% |        2264      0.08%     99.96% |          72      0.00%     99.97% |         826      0.03%    100.00% |          31      0.00%    100.00% |          72      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       2709472                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         9070134      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       8623117      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store       11226028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data          915394      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement       915363      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack       915362      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load        402132      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       375480      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       137783      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       8668002      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      8247637      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store     11088245      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement       915363      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack       915362      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data       777611      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       137783      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX        915394      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX        915363      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data       915394      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack       915362      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX       915394      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX       915363      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data       915394      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack       915362      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples       915394                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    56.675661                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    46.108677                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    47.511273                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |      842731     92.06%     92.06% |       63583      6.95%     99.01% |        7838      0.86%     99.86% |        1019      0.11%     99.98% |         221      0.02%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total       915394                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      2709565                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      9070134                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     4.434004                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.237772                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    18.905163                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     9018010     99.43%     99.43% |       45327      0.50%     99.93% |        5869      0.06%     99.99% |         748      0.01%    100.00% |         178      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      9070134                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      8668002                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.380673                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.035624                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     5.166507                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     8655509     99.86%     99.86% |        9521      0.11%     99.97% |        2211      0.03%     99.99% |         449      0.01%    100.00% |         201      0.00%    100.00% |          70      0.00%    100.00% |          19      0.00%    100.00% |          15      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      8668002                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples       402132                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    70.248901                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    57.788317                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    54.345196                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |      352980     87.78%     87.78% |       42667     10.61%     98.39% |        5598      1.39%     99.78% |         714      0.18%     99.96% |         171      0.04%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total       402132                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     10748677                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.883534                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.087071                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     7.991923                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    10704961     99.59%     99.59% |       35912      0.33%     99.93% |        5011      0.05%     99.97% |        1921      0.02%     99.99% |         551      0.01%    100.00% |         215      0.00%    100.00% |          62      0.00%    100.00% |          26      0.00%    100.00% |          17      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     10748677                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples     10613674                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.320991                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.038698                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     4.829061                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |    10599535     99.87%     99.87% |       11013      0.10%     99.97% |        1674      0.02%     99.99% |        1101      0.01%    100.00% |         239      0.00%    100.00% |          65      0.00%    100.00% |          19      0.00%    100.00% |          13      0.00%    100.00% |          15      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total     10613674                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples       135003                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    46.109583                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    38.942352                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    35.652467                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |      105426     78.09%     78.09% |       24899     18.44%     96.53% |        3337      2.47%     99.01% |         820      0.61%     99.61% |         312      0.23%     99.85% |         150      0.11%     99.96% |          43      0.03%     99.99% |          13      0.01%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total       135003                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      8623116                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     3.162229                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.193923                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    12.891893                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     8562077     99.29%     99.29% |       40661      0.47%     99.76% |       14114      0.16%     99.93% |        4003      0.05%     99.97% |        1282      0.01%     99.99% |         662      0.01%    100.00% |         164      0.00%    100.00% |         100      0.00%    100.00% |          43      0.00%    100.00% |          10      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      8623116                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      8247637                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.220168                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.019413                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     4.318531                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     8235396     99.85%     99.85% |       10381      0.13%     99.98% |         817      0.01%     99.99% |         822      0.01%    100.00% |         155      0.00%    100.00% |          40      0.00%    100.00% |           8      0.00%    100.00% |           8      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      8247637                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples       375479                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    45.820850                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    38.404924                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    38.789914                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |      326681     87.00%     87.00% |       30280      8.06%     95.07% |       13297      3.54%     98.61% |        3181      0.85%     99.46% |        1127      0.30%     99.76% |         622      0.17%     99.92% |         156      0.04%     99.96% |          92      0.02%     99.99% |          33      0.01%    100.00% |          10      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total       375479                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       477351                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.738134                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.233369                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     7.060505                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      475858     99.69%     99.69% |        1159      0.24%     99.93% |         239      0.05%     99.98% |          59      0.01%     99.99% |          20      0.00%    100.00% |          11      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       477351                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       474571                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.323659                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.205822                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     1.935000                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      474298     99.94%     99.94% |         169      0.04%     99.98% |          62      0.01%     99.99% |          23      0.00%    100.00% |          11      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       474571                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples         2780                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    72.492806                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    58.303129                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    53.722605                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |        1391     50.04%     50.04% |        1074     38.63%     88.67% |         226      8.13%     96.80% |          55      1.98%     98.78% |          18      0.65%     99.42% |          11      0.40%     99.82% |           1      0.04%     99.86% |           0      0.00%     99.86% |           4      0.14%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total         2780                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples       402132                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    70.248901                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    57.788317                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    54.345196                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |      352980     87.78%     87.78% |       42667     10.61%     98.39% |        5598      1.39%     99.78% |         714      0.18%     99.96% |         171      0.04%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total       402132                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples       135003                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    46.109583                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    38.942352                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    35.652467                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |      105426     78.09%     78.09% |       24899     18.44%     96.53% |        3337      2.47%     99.01% |         820      0.61%     99.61% |         312      0.23%     99.85% |         150      0.11%     99.96% |          43      0.03%     99.99% |          13      0.01%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total       135003                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples       375479                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    45.820850                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    38.404924                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    38.789914                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |      326681     87.00%     87.00% |       30280      8.06%     95.07% |       13297      3.54%     98.61% |        3181      0.85%     99.46% |        1127      0.30%     99.76% |         622      0.17%     99.92% |         156      0.04%     99.96% |          92      0.02%     99.99% |          33      0.01%    100.00% |          10      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total       375479                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples         2780                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    72.492806                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    58.303129                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    53.722605                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |        1391     50.04%     50.04% |        1074     38.63%     88.67% |         226      8.13%     96.80% |          55      1.98%     98.78% |          18      0.65%     99.42% |          11      0.40%     99.82% |           1      0.04%     99.86% |           0      0.00%     99.86% |           4      0.14%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total         2780                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      1830756                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.168008                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.988499                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3      1777805     97.11%     97.11% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7        51687      2.82%     99.93% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11          926      0.05%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15           24      0.00%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19          276      0.02%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23           11      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27           24      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::28-31            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      1830756                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     28003884                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses       915395                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     28919279                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.011733                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5116.548460                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.593914                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  2553.353890                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  78014115000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.046934                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999923                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.011734                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5002.121744                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.011733                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.988912                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  78014115000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.023467                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time 10015.917337                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.023467                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.000679                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.011734                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999116                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.025145                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999128                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       1830790                       (Unspecified)
system.caches.network.msg_byte.Control       14646320                       (Unspecified)
system.caches.network.msg_count.Data          1830726                       (Unspecified)
system.caches.network.msg_byte.Data         131812272                       (Unspecified)
system.caches.network.msg_count.Response_Data      1830788                       (Unspecified)
system.caches.network.msg_byte.Response_Data    131816736                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      1830724                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     14645792                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.024411                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7929.319810                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.012205                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3011.887792                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.012205                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.224675                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED    801158000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     6.102604                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2       915395                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2      7323160                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2       915363                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     65906136                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4       915394                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     65908368                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3       915362                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3      7322896                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.011733                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4116.559651                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.011734                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4002.122731                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.078243                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  7015.917825                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  78014115000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     6.102417                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4       915394                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     65908368                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3       915362                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3      7322896                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     6.102791                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2       915395                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2      7323160                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2       915363                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     65906136                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     6.102729                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2       915395                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2      7323160                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2       915363                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     65906136                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4       915394                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     65908368                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3       915362                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3      7322896                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.023467                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  9015.917491                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.013664                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2116.581954                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.011774                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2002.124628                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  78014115000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     6.103041                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2       915395                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2      7323160                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2       915363                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     65906136                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     6.102417                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4       915394                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     65908368                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3       915362                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3      7322896                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  78014115000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  78014115000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  78014115000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           801158                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         1407550                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       31                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        1404598                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     69                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                12546                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             14744                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   4                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              770708                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.822478                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.375055                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    409403     53.12%     53.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     68107      8.84%     61.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     42714      5.54%     67.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     33935      4.40%     71.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     66752      8.66%     80.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     50158      6.51%     87.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     74422      9.66%     96.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     16808      2.18%     98.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      8409      1.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                770708                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     202     61.40%     61.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     61.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     61.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     61.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     61.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     61.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     61.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     61.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     61.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     61.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     61.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     61.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     61.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.61%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     62.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     67     20.36%     82.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     9      2.74%     85.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                37     11.25%     96.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               12      3.65%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         1020      0.07%      0.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        741192     52.77%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           17      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           157      0.01%     52.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       131146      9.34%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           48      0.00%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           16      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           69      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           48      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          113      0.01%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           18      0.00%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        65536      4.67%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            2      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       200707     14.29%     81.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        67379      4.80%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       131386      9.35%     95.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        65744      4.68%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        1404598                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.753210                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 329                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000234                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  2791952                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 1025796                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         1009025                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    788350                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   394361                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           393985                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     1009707                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       394200                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           788                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           3155                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          776                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    1407581                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                       80                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       332264                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      133392                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                        29                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            32                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                          731                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 33                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                 90                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             715                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      805                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           1404122                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        331978                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       476                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             465049                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         133895                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       133071                       # Number of stores executed (Count)
system.cpu.numRate                           1.752616                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      1403552                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     1403010                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                        993119                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       1134861                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.751228                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.875102                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             712                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           30450                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                      665104                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1395041                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.204560                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.204560                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.830178                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.830178                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    1611209                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                    807608                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      262978                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     328175                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                      340572                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     270122                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                    733742                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       27                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         332264                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        133392                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       204909                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        73757                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  135251                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             68563                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               551                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                67262                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                   66768                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.992656                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     222                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  3                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             371                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 17                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              354                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           71                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           12392                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               713                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       768461                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.815370                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.021917                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          492556     64.10%     64.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           75361      9.81%     73.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             975      0.13%     74.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            9244      1.20%     75.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           57819      7.52%     82.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             290      0.04%     82.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             141      0.02%     82.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             174      0.02%     82.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          131901     17.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       768461                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted               665104                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1395041                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      462975                       # Number of memory references committed (Count)
system.cpu.commit.loads                        330386                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     133169                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     393860                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1197959                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   154                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          228      0.02%      0.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       734773     52.67%     52.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           17      0.00%     52.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          139      0.01%     52.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       131124      9.40%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           48      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           14      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           45      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           38      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           97      0.01%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            5      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        65536      4.70%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            2      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       199157     14.28%     81.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        66890      4.79%     85.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       131229      9.41%     95.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        65699      4.71%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1395041                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        131901                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   102838                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                473122                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    177292                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 16668                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    788                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                66856                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   158                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                1409659                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   743                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             161019                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                         673998                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      135251                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches              67007                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        606023                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1892                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  346                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2352                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    133709                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   387                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             770708                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.831626                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.139809                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   560365     72.71%     72.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      274      0.04%     72.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     8461      1.10%     73.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     8547      1.11%     74.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      390      0.05%     75.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    57778      7.50%     82.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      199      0.03%     82.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      384      0.05%     82.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   134310     17.43%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               770708                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.168819                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.841280                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      262374                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1880                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  33                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    805                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     21                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             330386                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             12.172574                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            28.801147                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 272176     82.38%     82.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   13      0.00%     82.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   33      0.01%     82.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                14361      4.35%     86.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                14791      4.48%     91.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                22454      6.80%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1367      0.41%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  517      0.16%     98.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   81      0.02%     98.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   41      0.01%     98.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 39      0.01%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 67      0.02%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 40      0.01%     98.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                247      0.07%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                432      0.13%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                407      0.12%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                232      0.07%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                175      0.05%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                416      0.13%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                637      0.19%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                848      0.26%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                271      0.08%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 18      0.01%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  6      0.00%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  8      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 40      0.01%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 77      0.02%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 93      0.03%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 95      0.03%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 78      0.02%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              326      0.10%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              582                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               330386                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  331819                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  133071                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       202                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         4                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    801158000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  134066                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       395                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    801158000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    801158000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    788                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   111343                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    4675                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            685                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    185404                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                467813                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                1408884                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    32                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    241                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 458633                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    620                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             1412581                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     2964584                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  1620030                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    263171                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               1397598                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    14988                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      28                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  28                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    132354                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          2043356                       # The number of ROB reads (Count)
system.cpu.rob.writes                         2817103                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   665104                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1395041                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     4                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples     19236.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000017821750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           604                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           604                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                28193                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                9083                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         9778                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        9779                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       9778                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      9779                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     228                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     93                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.17                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   9778                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  9779                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     9021                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      414                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       99                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       16                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     546                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     592                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     613                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     610                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     606                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     608                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     612                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     608                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     610                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     631                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     615                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     611                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     605                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     605                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     604                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     604                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          604                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.794702                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.760987                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.936228                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9                  2      0.33%      0.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10                 3      0.50%      0.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 3      0.50%      1.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 3      0.50%      1.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                14      2.32%      4.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                11      1.82%      5.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                22      3.64%      9.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16               530     87.75%     97.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                12      1.99%     99.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                 3      0.50%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::19                 1      0.17%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            604                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          604                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.014901                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.014184                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.157013                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               598     99.01%     99.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 3      0.50%     99.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 3      0.50%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            604                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    14592                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   625792                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                625856                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               781109344.22423542                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               781189228.59161365                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      801258000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       40970.39                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1       611200                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1       619072                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 762895708.462001323700                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 772721485.649522423744                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1         9778                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1         9779                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1    303972500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  19744780500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     31087.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   2019100.16                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1       625792                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          625792                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1       625856                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       625856                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1         9778                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             9778                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1         9779                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            9779                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    781109344                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          781109344                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    781189229                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         781189229                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1562298573                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1562298573                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  9550                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 9673                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           520                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           562                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           662                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           641                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           601                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           568                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           555                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           638                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           521                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           588                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          592                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          532                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          630                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          717                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          673                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          550                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           520                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           561                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           666                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           658                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           607                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           570                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           555                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           651                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           521                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           591                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          589                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          566                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          646                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          738                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          681                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          553                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                124910000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               47750000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           303972500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 13079.58                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            31829.58                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 8539                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                8911                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             89.41                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.12                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         1767                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   695.669496                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   490.183607                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   403.606841                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          211     11.94%     11.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          233     13.19%     25.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          106      6.00%     31.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           75      4.24%     35.37% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           61      3.45%     38.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           35      1.98%     40.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           26      1.47%     42.28% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           27      1.53%     43.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          993     56.20%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         1767                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 611200                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten              619072                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               762.895708                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               772.721486                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    12.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 5.96                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                6.04                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                90.78                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    801158000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          6426000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          3400320                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        33893580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       24993360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 63307920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    216068760                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    125691840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      473781780                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    591.371215                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    322868250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     26780000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    451509750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          6233220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          3305445                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        34293420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       25499700                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 63307920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    212298780                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    128866560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      473805045                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    591.400254                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    331089250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     26780000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    443288750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    801158000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
