// Seed: 1513558348
module module_0;
  tri0 id_1, id_2, id_3, id_4 = "" ? 1 : id_1;
  supply0 id_5;
  always
    if (id_2 && 1 && id_1) begin : LABEL_0
      id_5 = 1 && 1 && &id_2 && id_2;
    end
endmodule
module module_1 (
    input logic id_0,
    output wand id_1,
    input supply1 id_2,
    output logic id_3
);
  always id_3 = #id_5 id_0;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
  wire id_6;
  wand id_7 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.type_7 = 0;
  assign id_1 = 1'b0;
  assign id_4 = "";
endmodule
