#[doc = "Register `DMAC_CH0_DMALENGTH` reader"]
pub type R = crate::R<DmacCh0DmalengthSpec>;
#[doc = "Register `DMAC_CH0_DMALENGTH` writer"]
pub type W = crate::W<DmacCh0DmalengthSpec>;
#[doc = "Field `DMALEN` reader - Channel DMA length in bytes During configuration, this register contains the DMA transfer length in bytes. During operation, it contains the last updated value of the DMA transfer length after being sent to the master interface. Note: Setting this register to a nonzero value starts the transfer if the channel is enabled. Therefore, this register must be written last when setting up a DMA channel."]
pub type DmalenR = crate::FieldReader<u16>;
#[doc = "Field `DMALEN` writer - Channel DMA length in bytes During configuration, this register contains the DMA transfer length in bytes. During operation, it contains the last updated value of the DMA transfer length after being sent to the master interface. Note: Setting this register to a nonzero value starts the transfer if the channel is enabled. Therefore, this register must be written last when setting up a DMA channel."]
pub type DmalenW<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
impl R {
    #[doc = "Bits 0:15 - Channel DMA length in bytes During configuration, this register contains the DMA transfer length in bytes. During operation, it contains the last updated value of the DMA transfer length after being sent to the master interface. Note: Setting this register to a nonzero value starts the transfer if the channel is enabled. Therefore, this register must be written last when setting up a DMA channel."]
    #[inline(always)]
    pub fn dmalen(&self) -> DmalenR {
        DmalenR::new((self.bits & 0xffff) as u16)
    }
}
impl W {
    #[doc = "Bits 0:15 - Channel DMA length in bytes During configuration, this register contains the DMA transfer length in bytes. During operation, it contains the last updated value of the DMA transfer length after being sent to the master interface. Note: Setting this register to a nonzero value starts the transfer if the channel is enabled. Therefore, this register must be written last when setting up a DMA channel."]
    #[inline(always)]
    pub fn dmalen(&mut self) -> DmalenW<DmacCh0DmalengthSpec> {
        DmalenW::new(self, 0)
    }
}
#[doc = "Channel DMA length\n\nYou can [`read`](crate::Reg::read) this register and get [`dmac_ch0_dmalength::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dmac_ch0_dmalength::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct DmacCh0DmalengthSpec;
impl crate::RegisterSpec for DmacCh0DmalengthSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`dmac_ch0_dmalength::R`](R) reader structure"]
impl crate::Readable for DmacCh0DmalengthSpec {}
#[doc = "`write(|w| ..)` method takes [`dmac_ch0_dmalength::W`](W) writer structure"]
impl crate::Writable for DmacCh0DmalengthSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets DMAC_CH0_DMALENGTH to value 0"]
impl crate::Resettable for DmacCh0DmalengthSpec {
    const RESET_VALUE: u32 = 0;
}
