
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                Version O-2018.06-SP4 for linux64 - Nov 27, 2018

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#Taigon's DC default script file
# Setup.
set topModule aes_cipher_top
aes_cipher_top
set printModule aes
aes
set verilogDir /home/KNUEEhdd1/idec/benchmarks/aes/
/home/KNUEEhdd1/idec/benchmarks/aes/
# Read library.
set tmpStr /home/KNUEEhdd1/idec/techfiles/saed28edk/saed32hvt_ff0p95v125c.db
/home/KNUEEhdd1/idec/techfiles/saed28edk/saed32hvt_ff0p95v125c.db
set target_library $tmpStr
/home/KNUEEhdd1/idec/techfiles/saed28edk/saed32hvt_ff0p95v125c.db
set link_library "* $target_library"
* /home/KNUEEhdd1/idec/techfiles/saed28edk/saed32hvt_ff0p95v125c.db
# Read design.
read_verilog $verilogDir/timescale.v
Loading db file '/home/KNUEEhdd1/idec/techfiles/saed28edk/saed32hvt_ff0p95v125c.db'
Loading db file '/usr/synopsys/syn/O-2018.06-SP4/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/syn/O-2018.06-SP4/libraries/syn/standard.sldb'
  Loading link library 'saed32hvt_ff0p95v125c'
  Loading link library 'gtech'
Loading verilog file '/home/KNUEEhdd1/idec/benchmarks/aes/timescale.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/KNUEEhdd1/idec/benchmarks/aes/timescale.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
No designs were read
read_verilog $verilogDir/aes_cipher_top.v
Loading verilog file '/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file /home/KNUEEhdd1/idec/benchmarks/aes/timescale.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v
Opening include file /home/KNUEEhdd1/idec/benchmarks/aes/timescale.v
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:104: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:106: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:108: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:110: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:111: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:112: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:119: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:120: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:121: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:122: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:123: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:124: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:125: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:126: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:127: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:128: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:129: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:130: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:131: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:132: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:133: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:134: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:183: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:184: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:185: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:186: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:187: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:188: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:189: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:190: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:191: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:192: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:193: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:194: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:195: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:196: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:197: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v:198: Intraassignment delays for nonblocking assignments are ignored. (VER-130)

Inferred memory devices in process
	in routine aes_cipher_top line 103 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      dcnt_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 110 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 111 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_in_r_reg    | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 112 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      ld_r_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 119 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa33_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 120 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa23_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 121 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa13_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 122 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa03_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 123 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa32_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 124 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa22_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 125 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa12_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 126 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa02_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 127 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa31_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 128 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa21_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 129 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa11_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 130 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa01_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 131 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa30_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 132 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa20_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 133 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa10_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 134 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa00_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 183 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 184 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 185 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 186 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 187 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 188 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 189 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 190 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 191 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 192 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 193 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 194 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 195 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 196 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 197 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 198 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.db:aes_cipher_top'
Loaded 1 design.
Current design is 'aes_cipher_top'.
aes_cipher_top
read_verilog $verilogDir/aes_key_expand_128.v
Loading verilog file '/home/KNUEEhdd1/idec/benchmarks/aes/aes_key_expand_128.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file /home/KNUEEhdd1/idec/benchmarks/aes/timescale.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/KNUEEhdd1/idec/benchmarks/aes/aes_key_expand_128.v
Opening include file /home/KNUEEhdd1/idec/benchmarks/aes/timescale.v
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_key_expand_128.v:73: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_key_expand_128.v:74: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_key_expand_128.v:75: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_key_expand_128.v:76: Intraassignment delays for nonblocking assignments are ignored. (VER-130)

Inferred memory devices in process
	in routine aes_key_expand_128 line 73 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_key_expand_128.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        w_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_key_expand_128 line 74 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_key_expand_128.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        w_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_key_expand_128 line 75 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_key_expand_128.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        w_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_key_expand_128 line 76 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_key_expand_128.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        w_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/KNUEEhdd1/idec/benchmarks/aes/aes_key_expand_128.db:aes_key_expand_128'
Loaded 1 design.
Current design is 'aes_key_expand_128'.
aes_key_expand_128
read_verilog $verilogDir/aes_rcon.v
Loading verilog file '/home/KNUEEhdd1/idec/benchmarks/aes/aes_rcon.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file /home/KNUEEhdd1/idec/benchmarks/aes/timescale.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/KNUEEhdd1/idec/benchmarks/aes/aes_rcon.v
Opening include file /home/KNUEEhdd1/idec/benchmarks/aes/timescale.v
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_rcon.v:68: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_rcon.v:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_rcon.v:73: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/KNUEEhdd1/idec/benchmarks/aes/aes_rcon.v:74: Intraassignment delays for nonblocking assignments are ignored. (VER-130)

Statistics for case statements in always block at line 67 in file
	'/home/KNUEEhdd1/idec/benchmarks/aes/aes_rcon.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            78            |    auto/user     |
===============================================

Inferred memory devices in process
	in routine aes_rcon line 67 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_rcon.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_rcon line 72 in file
		'/home/KNUEEhdd1/idec/benchmarks/aes/aes_rcon.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rcnt_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/KNUEEhdd1/idec/benchmarks/aes/aes_rcon.db:aes_rcon'
Loaded 1 design.
Current design is 'aes_rcon'.
aes_rcon
read_verilog $verilogDir/aes_sbox.v
Loading verilog file '/home/KNUEEhdd1/idec/benchmarks/aes/aes_sbox.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file /home/KNUEEhdd1/idec/benchmarks/aes/timescale.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/KNUEEhdd1/idec/benchmarks/aes/aes_sbox.v
Opening include file /home/KNUEEhdd1/idec/benchmarks/aes/timescale.v

Statistics for case statements in always block at line 64 in file
	'/home/KNUEEhdd1/idec/benchmarks/aes/aes_sbox.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            65            |    user/user     |
===============================================
Presto compilation completed successfully.
Current design is now '/home/KNUEEhdd1/idec/benchmarks/aes/aes_sbox.db:aes_sbox'
Loaded 1 design.
Current design is 'aes_sbox'.
aes_sbox
# Link the design.
current_design $topModule
Current design is 'aes_cipher_top'.
{aes_cipher_top}
link

  Linking design 'aes_cipher_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4 designs)               /home/KNUEEhdd1/idec/benchmarks/aes/aes_cipher_top.db, etc
  saed32hvt_ff0p95v125c (library) /home/KNUEEhdd1/idec/techfiles/saed28edk/saed32hvt_ff0p95v125c.db

1
# Setup design-specific constraints.
set clockPorts {clk}
clk
create_clock -name myCLK $clockPorts -period 5.0 -waveform {0 2.5}
1
set idealPorts {rst}
rst
set_ideal_network $idealPorts
1
# Setup common design constraints.
set_max_area 0
1
# Compile design.
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.4 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'aes_sbox_0'
  Processing 'aes_rcon'
Information: The register 'out_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'aes_key_expand_128'
  Processing 'aes_cipher_top'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13   65134.6     41.71    6880.7       0.0                          
    0:00:13   65134.6     41.71    6880.7       0.0                          
    0:00:13   65134.6     41.71    6880.7       0.0                          
    0:00:13   65133.8     41.71    6880.7       0.0                          
    0:00:14   65133.8     41.71    6880.7       0.0                          
    0:00:17   30374.8     38.59    6416.1       0.0                          
    0:00:19   30342.0      0.23       5.0       0.0                          
    0:00:19   30343.3      0.18       3.6       0.0                          
    0:00:19   30342.0      0.26       4.3       0.0                          
    0:00:19   30365.6      0.24       4.0       0.0                          
    0:00:20   30365.6      0.21       3.4       0.0                          
    0:00:20   30370.7      0.15       2.2       0.0                          
    0:00:20   30367.4      0.13       2.0       0.0                          
    0:00:20   30365.9      0.16       2.3       0.0                          
    0:00:21   30365.6      0.18       2.6       0.0                          
    0:00:21   30365.6      0.18       2.6       0.0                          
    0:00:21   30365.6      0.18       2.6       0.0                          
    0:00:21   30365.6      0.18       2.6       0.0                          
    0:00:21   30365.6      0.18       2.6       0.0                          
    0:00:21   30365.6      0.18       2.6       0.0                          
    0:00:21   30365.6      0.18       2.6       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:21   30365.6      0.18       2.6       0.0                          
    0:00:21   30378.8      0.08       1.4       0.0 sa32_reg[7]/D            
    0:00:21   30397.7      0.05       0.8       0.0 sa23_reg[3]/D            
    0:00:21   30399.7      0.04       0.4       0.0 sa20_reg[4]/D            
    0:00:21   30402.0      0.02       0.1       0.0 sa23_reg[3]/D            
    0:00:21   30417.0      0.01       0.1       0.0 sa32_reg[7]/D            
    0:00:21   30417.5      0.00       0.0       0.0                          
    0:00:22   30416.2      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:22   30416.2      0.00       0.0       0.0                          
    0:00:22   30416.2      0.00       0.0       0.0                          
    0:00:22   29541.4      0.33      16.3       0.0                          
    0:00:23   28925.1      0.57      42.3       0.0                          
    0:00:24   28465.7      0.58      38.2       0.0                          
    0:00:24   28257.3      0.58      49.4       0.0                          
    0:00:24   28099.4      0.58      53.3       0.0                          
    0:00:25   28086.7      0.58      53.1       0.0                          
    0:00:25   28084.2      0.58      53.1       0.0                          
    0:00:25   28084.2      0.58      53.1       0.0                          
    0:00:25   28093.6      0.54      52.5       0.0 sa12_reg[7]/D            
    0:00:25   28167.5      0.47      48.8       0.0 sa31_reg[3]/D            
    0:00:25   28183.6      0.45      47.0       0.0 sa03_reg[1]/D            
    0:00:25   28197.5      0.41      42.9       0.0 sa02_reg[3]/D            
    0:00:26   28216.3      0.39      40.0       0.0 sa01_reg[1]/D            
    0:00:26   28226.2      0.38      38.8       0.0 sa01_reg[1]/D            
    0:00:26   28262.6      0.36      37.1       0.0 sa31_reg[2]/D            
    0:00:26   28279.6      0.36      36.2       0.0 sa03_reg[3]/D            
    0:00:26   28298.2      0.34      35.6       0.0 sa01_reg[1]/D            
    0:00:26   28328.2      0.33      34.0       0.0 sa12_reg[4]/D            
    0:00:26   28339.3      0.33      32.1       0.0 sa01_reg[1]/D            
    0:00:27   28354.3      0.33      31.6       0.0 sa01_reg[1]/D            
    0:00:27   28355.9      0.32      31.1       0.0 sa31_reg[2]/D            
    0:00:27   28366.3      0.32      30.2       0.0 sa01_reg[1]/D            
    0:00:27   28388.6      0.31      29.9       0.0 u0/w_reg[3][10]/D        
    0:00:27   28416.6      0.31      26.4       0.0 u0/w_reg[3][18]/D        
    0:00:27   28472.3      0.30      26.0       0.0 u0/w_reg[3][20]/D        
    0:00:27   28510.1      0.30      25.4       0.0 sa21_reg[4]/D            
    0:00:28   28608.7      0.29      21.4       0.0 u0/w_reg[3][26]/D        
    0:00:28   28623.7      0.28      19.7       0.0 sa03_reg[1]/D            
    0:00:28   28676.1      0.27      19.3       0.0 sa12_reg[3]/D            
    0:00:28   28678.6      0.27      19.3       0.0 sa30_reg[7]/D            
    0:00:28   28683.2      0.26      18.6       0.0 sa10_reg[7]/D            
    0:00:28   28699.0      0.26      17.3       0.0 u0/w_reg[3][26]/D        
    0:00:28   28708.1      0.26      16.9       0.0 sa30_reg[7]/D            
    0:00:28   28716.0      0.25      16.8       0.0 sa23_reg[3]/D            
    0:00:29   28720.8      0.24      16.6       0.0 sa10_reg[7]/D            
    0:00:29   28727.7      0.24      16.3       0.0 u0/w_reg[3][26]/D        
    0:00:29   28739.4      0.23      15.4       0.0 sa30_reg[7]/D            
    0:00:29   28744.7      0.23      15.2       0.0 sa30_reg[7]/D            
    0:00:29   28748.3      0.23      15.2       0.0 sa23_reg[3]/D            
    0:00:29   28754.1      0.22      15.1       0.0 sa10_reg[7]/D            
    0:00:29   28804.2      0.22      14.9       0.0 sa23_reg[3]/D            
    0:00:29   28807.0      0.21      14.0       0.0 sa20_reg[3]/D            
    0:00:29   28827.6      0.21      13.5       0.0 sa10_reg[7]/D            
    0:00:30   28839.0      0.20      13.3       0.0 u0/w_reg[3][18]/D        
    0:00:30   28853.0      0.20      12.9       0.0 sa20_reg[3]/D            
    0:00:30   28875.3      0.19      11.4       0.0 sa10_reg[7]/D            
    0:00:30   28937.9      0.19      12.5       0.0 u0/w_reg[3][26]/D        
    0:00:30   28941.7      0.18      12.5       0.0 sa10_reg[7]/D            
    0:00:33   39538.2      0.17       9.1       0.0                          
    0:00:33   39540.2      0.15       8.1       0.0                          
    0:00:33   31383.2      0.15       7.3       0.0                          
    0:00:34   30149.1      0.15       7.1       0.0                          
    0:00:34   30014.7      0.15       7.1       0.0                          
    0:00:34   30004.0      0.15       7.1       0.0                          
    0:00:34   30004.0      0.15       7.1       0.0                          
    0:00:34   30004.0      0.15       7.1       0.0                          
    0:00:34   30004.0      0.15       7.1       0.0                          
    0:00:34   30004.0      0.15       7.1       0.0                          
    0:00:34   29995.3      0.14       6.3       0.0 sa10_reg[0]/D            
    0:00:34   29983.9      0.13       5.0       0.0 sa01_reg[1]/D            
    0:00:34   29991.0      0.13       4.8       0.0 sa01_reg[1]/D            
    0:00:34   30018.0      0.12       4.5       0.0 sa23_reg[3]/D            
    0:00:35   30035.2      0.11       4.3       0.0 sa01_reg[1]/D            
    0:00:35   30058.1      0.10       3.7       0.0 sa23_reg[3]/D            
    0:00:35   30054.3      0.10       3.7       0.0                          
    0:00:35   30010.3      0.10       3.6       0.0                          
    0:00:35   29919.6      0.10       3.6       0.0                          
    0:00:35   29826.3      0.10       3.6       0.0                          
    0:00:36   29740.9      0.10       3.6       0.0                          
    0:00:36   29665.7      0.10       3.5       0.0                          
    0:00:36   29593.0      0.10       3.5       0.0                          
    0:00:36   29531.8      0.10       3.5       0.0                          
    0:00:37   29451.0      0.10       3.5       0.0                          
    0:00:37   29410.1      0.10       3.5       0.0                          
    0:00:37   29331.3      0.10       3.5       0.0                          
    0:00:37   29238.3      0.10       3.5       0.0                          
    0:00:38   29145.2      0.10       3.5       0.0                          
    0:00:38   29064.4      0.10       3.5       0.0                          
    0:00:38   28993.0      0.10       3.5       0.0                          
    0:00:38   28960.7      0.10       3.5       0.0                          
    0:00:39   28938.1      0.10       3.5       0.0                          
    0:00:39   28886.8      0.10       3.5       0.0                          
    0:00:39   28840.5      0.10       3.5       0.0                          
    0:00:39   28791.0      0.10       3.5       0.0                          
    0:00:40   28754.6      0.10       3.5       0.0                          
    0:00:40   28714.5      0.10       3.5       0.0                          
    0:00:40   28697.4      0.10       3.5       0.0                          
    0:00:41   28697.4      0.10       3.5       0.0                          
    0:00:41   28675.8      0.10       3.5       0.0                          
    0:00:41   28675.6      0.10       3.5       0.0                          
    0:00:41   28675.6      0.10       3.5       0.0                          
    0:00:41   28675.6      0.10       3.5       0.0                          
    0:00:41   28675.6      0.10       3.5       0.0                          
    0:00:41   28675.6      0.10       3.5       0.0                          
    0:00:41   28675.6      0.10       3.5       0.0                          
    0:00:41   28681.7      0.10       2.9       0.0 sa01_reg[1]/D            
    0:00:41   28730.2      0.09       2.8       0.0 sa23_reg[3]/D            
    0:00:41   28732.3      0.09       2.7       0.0 sa23_reg[4]/D            
    0:00:41   28755.9      0.08       2.7       0.0 u0/w_reg[3][19]/D        
    0:00:42   28757.9      0.08       2.5       0.0 sa20_reg[3]/D            
    0:00:42   28761.2      0.07       2.2       0.0 sa11_reg[7]/D            
    0:00:42   28763.8      0.07       2.1       0.0 sa01_reg[1]/D            
    0:00:42   28789.9      0.06       1.9       0.0 sa12_reg[0]/D            
    0:00:42   28799.6      0.06       1.8       0.0 sa01_reg[1]/D            
    0:00:42   28801.6      0.06       1.8       0.0 sa01_reg[1]/D            
    0:00:42   28812.6      0.05       1.7       0.0 sa20_reg[3]/D            
    0:00:43   28810.3      0.05       1.6       0.0                          
    0:00:43   28810.3      0.05       1.6       0.0                          
    0:00:43   28810.5      0.05       1.5       0.0                          
    0:00:43   28834.4      0.05       1.5       0.0                          
    0:00:43   28838.2      0.05       1.5       0.0                          
    0:00:43   28853.2      0.05       1.4       0.0                          
    0:00:43   28879.1      0.05       1.3       0.0 sa13_reg[7]/D            
    0:00:44   28880.2      0.04       1.3       0.0                          
Loading db file '/home/KNUEEhdd1/idec/techfiles/saed28edk/saed32hvt_ff0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
# Write outputs.
write -f verilog -hier -o ${printModule}_syn.v
Writing verilog file '/home/KNUEEhdd1/idec/IDEC25/02-dc/01-aes/aes_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdc ${printModule}.sdc
1
report_qor
Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : aes_cipher_top
Version: O-2018.06-SP4
Date   : Tue Aug  9 11:32:40 2022
****************************************


  Timing Path Group 'myCLK'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          5.01
  Critical Path Slack:          -0.04
  Critical Path Clk Period:      5.00
  Total Negative Slack:         -1.31
  No. of Violating Paths:       55.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         22
  Hierarchical Port Count:        612
  Leaf Cell Count:              12287
  Buf/Inv Cell Count:            2503
  Buf Cell Count:                 302
  Inv Cell Count:                2201
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     11757
  Sequential Cell Count:          530
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    25372.212195
  Noncombinational Area:  3507.949745
  Buf/Inv Area:           3649.253741
  Total Buffer Area:           679.58
  Total Inverter Area:        2969.67
  Macro/Black Box Area:      0.000000
  Net Area:               6659.594038
  -----------------------------------
  Cell Area:             28880.161940
  Design Area:           35539.755978


  Design Rules
  -----------------------------------
  Total Number of Nets:         12592
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: knuee-srv1

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.55
  Logic Optimization:                  9.98
  Mapping Optimization:               31.12
  -----------------------------------------
  Overall Compile Time:               44.27
  Overall Compile Wall Clock Time:    44.71

  --------------------------------------------------------------------

  Design  WNS: 0.04  TNS: 1.31  Number of Violating Paths: 55


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
quit

Thank you...
