<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 255 (means success: 0)
should_fail_because: this test was imported from ivtest and is designed to fail
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1925363a.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1925363a.v</a>
defines: 
time_elapsed: 8.132s
ram usage: 27368 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp7pze7x4z/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1925363a.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1925363a.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1925363a.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1925363a.v:1</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1925363a.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1925363a.v:1</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1925363a.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1925363a.v:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
Object: work_top of type 32 (module) @ 1
Object:  of type 8 (cont_assign) @ 7
Object:  of type 39 (operation) @ 7
Object:  of type 39 (operation) @ 7
Object: wid of type 608 (ref_obj) @ 7
Object:  of type 7 (constant) @ 7
Object:  of type 39 (operation) @ 0
Object:  of type 7 (constant) @ 7
Object: apass of type 608 (ref_obj) @ 7
Object:  of type 8 (cont_assign) @ 8
Object:  of type 39 (operation) @ 8
Object:  of type 39 (operation) @ 8
Object: wid of type 608 (ref_obj) @ 8
Object:  of type 7 (constant) @ 8
Object:  of type 39 (operation) @ 0
Object:  of type 7 (constant) @ 8
Object: afail of type 608 (ref_obj) @ 8
Object:  of type 40 (param_assign) @ 2
Object: wid of type 41 (parameter) @ 2
Object:  of type 7 (constant) @ 2
Object: builtin of type 600 (package) @ 0
Object: work_top of type 32 (module) @ 1
Object: apass of type 36 (logic_net) @ 4
Object:  of type 115 (range) @ 4
Object:  of type 7 (constant) @ 4
Object:  of type 7 (constant) @ 4
Object: afail of type 36 (logic_net) @ 5
Object:  of type 115 (range) @ 5
Object:  of type 7 (constant) @ 5
Object:  of type 7 (constant) @ 5
%Warning-WIDTH: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 8 bits.
                      : ... In instance work_top
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates -56 bits.
                      : ... In instance work_top
%Warning-WIDTHCONCAT: More than a 8k bit replication is probably wrong: 4294967289
                            : ... In instance work_top
%Error: Verilator internal fault, sorry.  Consider trying --debug --gdbbt
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 255

</pre>
</body>