<details>
    <summary><h3>Task:1 Setup/Install & Sanity-Check of RISCV toolchain</h3></summary>

### Extraction of the toolchain

```plaintext
$ tar -xzf riscv-toolchain-rv32imac-aarch64-2025-02-27.tar.gz
```
  
![image](https://github.com/user-attachments/assets/ce30157a-4a39-4574-80df-b674314f8d67)

![image](https://github.com/user-attachments/assets/5a7f5595-db06-48ae-bce2-1955123ab8f4)

### Adding the path to avoid calling it by full directory path every time

```plaintext
$ echo 'export PATH=/opt/riscv/bin:$PATH' >> ~/.zshrc
$ source ~/.zshrc
```

![image](https://github.com/user-attachments/assets/ffad5d86-e5ed-4280-9c62-d651ac65d3e5)

### Verification Commands to check the installed tools

```plaintext
$ riscv32-unknown-elf-gcc --version
$ riscv32-unknown-elf-objdump --version
$ riscv32-unknown-elf-gdb --version
```

![image](https://github.com/user-attachments/assets/99c60cae-404c-4224-aabc-330e38aa9f75)
</details>
<details>
<summary><h3>Task:2 Compile ‚ÄúHello, RISC-V‚Äù</h3></summary>

### Create a new C file and write a basic code for compilation

```plaintext
$ nano hello.c
```
üëâ [`hello.c`](https://github.com/galvin-benson/vsdRiscvSoc/blob/main/PHASE-1/Assets/hello.c)

![image](https://github.com/user-attachments/assets/abdaa2bc-7f55-4369-b0a0-7d87ec3537bb)

### Compilation of the C code using RISC-V compiler

```plaintext
$ riscv32-unknown-elf-gcc -o hello_riscv.elf hello.c
$ spike --isa=rv32imac /opt/riscv/riscv32-unknown-elf/bin/pk  hello_riscv.elf
```

![image](https://github.com/user-attachments/assets/e0aa8571-48cb-4332-a289-80f686763a61)

‚Ä¢ Run riscv32-unknown-elf-gcc -march=rv32imc -mabi=ilp32 -o hello.elf hello.c.<br>
‚Ä¢ Use file hello.elf to confirm it‚Äôs 32-bit RISC-V.
![image](https://github.com/user-attachments/assets/2424cdb5-5610-4e3f-aa1d-3f788570173c)
</details>
<details>
<summary><h3>Task:3 From C to Assembly</h3></summary>

### Generate a .s file (assembly code) from the C code and Open it

```plaintext
$ riscv32-unknown-elf-gcc -S -O0 hello.c
$ nano hello.s
```

![image](https://github.com/user-attachments/assets/f43e2219-66bd-4f47-9d90-09891f2b88f5)

‚Ä¢ Basic Tabulation of the keywords

<img width="793" alt="Screenshot 2025-06-06 at 11 22 58‚ÄØPM" src="https://github.com/user-attachments/assets/394648fa-3132-460f-8d12-1ce09f21c07c" />

</details>
<details>
<summary><h3>Task:4 Hex Dump & Disassembly</h3></summary>

### Disassembly of the RISC-V ELF file and generate a hex dump.

```plaintext
$ riscv32-unknown-elf-objdump -d hello_riscv.elf > hello.dump
$ nano hello.dump
```
![image](https://github.com/user-attachments/assets/4be5696e-d828-4aea-860a-6a00280753c1)

### Use objcopy to convert the ELF file into Intel HEX format

```plaintext
$ riscv32-unknown-elf-objcopy -O ihex hello_riscv.elf hello.hex
$ nano hello.hex
```
‚Ä¢ This generates a hex file useful for flashing into memory
![image](https://github.com/user-attachments/assets/2966a49b-2a1e-4338-a02d-8171266eb946)

</details>

<details>
<summary><h3>Task:5 ABI & Register Cheat-Sheet </h3></summary>

‚Ä¢ Understanding and Listing of all 32 general-purpose registers in RV32, their ABI names, and their roles in the calling convention.

| Register | ABI Name | Typical Role                      |
|----------|----------|---------------------------------|
| x0       | zero     | Hard-wired zero (always 0)      |
| x1       | ra       | Return address                  |
| x2       | sp       | Stack pointer                  |
| x3       | gp       | Global pointer                 |
| x4       | tp       | Thread pointer                 |
| x5‚Äìx7       | t0‚Äìt2       | Temporary / caller-saved       |
| x8       | s0/fp    | Saved register / frame pointer |
| x9       | s1       | Saved register                 |
| x10-x11      | a0‚Äìa1       | Function argument / return     |
| x12‚Äìx17      | a2‚Äìa7       | Function argument              |
| x18‚Äìx27      | s2‚Äìs11       | Saved register                 |
| x28‚Äìx31      | t3‚Äìt6       | Temporary / caller-saved       |

### RISC-V Calling Convention Summary

| **Category**        | **Registers**                   | **Saved By**        | **Purpose**                                |
|---------------------|----------------------------------|----------------------|---------------------------------------------|
| Return address    | `ra (x1)`                        | Caller               | Where to return after function call         |
| Arguments         | `a0‚Äìa7 (x10‚Äìx17)`                | Caller               | Function parameters / return values         |
| Temporaries      | `t0‚Äìt6 (x5‚Äìx7, x28‚Äìx31)`         | Caller               | Scratch registers for temporary use         |
| Saved registers   | `s0‚Äìs11 (x8‚Äìx9, x18‚Äìx27)`        | Callee               | Preserved across function calls             |
| Stack pointer     | `sp (x2)`                        | Callee (indirect)    | Points to the top of the stack              |

</details>
<details>
<summary><h3>Task:6 Stepping with GDB </h3></summary>

### QEMU Set-up

‚Ä¢ This will install qemu-system-riscv32 along with other miscellaneous QEMU system emulators.

```plaintext
$ sudo apt update
$ sudo apt install qemu-system-misc
```
‚Ä¢ After Installation run, 
```plaintext
$ qemu-system-riscv32 -nographic -machine sifive_e -kernel hello_riscv.elf -S -gdb tcp::1234
```
‚Ä¢ This will start QEMU in paused mode, waiting for GDB.<br>
‚Ä¢ Then in another terminal, run:
```plaintext
$ riscv32-unknown-elf-gdb hello_riscv.elf
```

![image](https://github.com/user-attachments/assets/de08fa57-6983-4cfb-a6a0-1b86fa08e936)

‚Ä¢ Then Inside **GDB**:
```plaintext
target remote :1234
break main
continue
info registers
disassemble
stepi
quit
```

![image](https://github.com/user-attachments/assets/98d11dd5-8e5b-46c4-9984-864c9c81e263)
![image](https://github.com/user-attachments/assets/d14da19f-e838-4099-9cf8-b4413e8c101c)

</details>
<details>
<summary><h3>Task:7 Running Under an Emulator </h3></summary>

### Create and Run a bare-metal RISC-V ELF program using an emulator (Spike or QEMU)

![image](https://github.com/user-attachments/assets/c6edb6a9-5350-4a77-b21a-c7244993d5fe)

### Compile the C program (baremetal.c) with the linker script (linker.ld) and include debug info:
üëâ [`baremetal.c`](https://github.com/galvin-benson/vsdRiscvSoc/blob/main/PHASE-1/Assets/baremetal.c)  üëâ [`linker.ld`](https://github.com/galvin-benson/vsdRiscvSoc/blob/main/PHASE-1/Assets/linker.ld)
```plaintext
$ riscv32-unknown-elf-gcc -g -nostdlib -nostartfiles -T linker.ld -o baremetal.elf baremetal.c
```
### Use QEMU's RISC-V system emulator to run the ELF program
```plaintext
$ qemu-system-riscv32 -nographic -machine sifive_e -kernel baremetal.elf
```
### Debugging using GDB with QEMU
```plaintext
$ qemu-system-riscv32 -nographic -machine sifive_e -kernel baremetal.elf -S -gdb tcp::1234
```
‚Ä¢ This will start QEMU in paused mode, waiting for GDB. <br>
‚Ä¢ Then in another terminal, run:
```plaintext
$ riscv32-unknown-elf-gdb baremetal.elf
```
‚Ä¢ Then Inside **GDB**:
```plaintext
target remote :1234
info registers
disassemble _start
quit
```
![image](https://github.com/user-attachments/assets/71763faa-18e2-476f-9ccb-643509dae046)
![image](https://github.com/user-attachments/assets/91c09f34-d1a7-44b8-adef-8c84a473e539)

</details>
<details>
<summary><h3>Task:8 Exploring GCC Optimisation </h3></summary>

Comparing two compiler optimization levels to observe how GCC optimizations affect assembly output:  
- `-O0` (no optimization)  
- `-O2` (aggressive optimizations)

üëâ [`sum1ton.c`](https://github.com/galvin-benson/vsdRiscvSoc/blob/main/PHASE-1/Assets/sum1ton.c) 

![image](https://github.com/user-attachments/assets/05ec5ad9-502b-4964-bd7c-2d2f25b90608)

Compile to assembly with no optimization(-O0):
```plaintext
$ riscv32-unknown-elf-gcc -march=rv32imac -mabi=ilp32 -O0 -S -o sum1ton_O0.s sum1ton.c
```
Compile to assembly with high optimization(-O2):
```plaintext
$ riscv32-unknown-elf-gcc -march=rv32imac -mabi=ilp32 -O2 -S -o sum1ton_O2.s sum1ton.c
```
Compare the Output codes:
```plaintext
$ diff sum1ton_O0.s sum1ton_O2.s
```
![image](https://github.com/user-attachments/assets/3ed27748-36f7-4eb9-9a2f-7fe312b81eda)

### Explanation of Key Differences
| Feature               | `-O0` (Debug Build)                 | `-O2` (Optimized Build)                  | Why it Matters                                                               |
| --------------------- | ----------------------------------- | ---------------------------------------- | ---------------------------------------------------------------------------- |
| **.rodata**           | `.rodata`                           | `.rodata.str1.4`                         | Optimized version uses string section with alignment for better performance. |
| **.text**             | `.text`                             | `.text.startup`                          | Tells linker this is startup code (may be placed early in binary).           |
| **Loop logic**        | Explicit `i=0; i<n; i++` in full    | May use tight loop, registers only       | Saves cycles by avoiding stack.                                              |
| **Variables**         | `sum`, `i`, `n` all stored in stack | Some in registers, some constants folded | Compiler avoids unnecessary memory use.                                      |
| **Printf args**       | Built during runtime                | May precompute and pass directly         | Less runtime work.                                                           |
| **Instruction Count** | Higher                              | Lower                                    | Optimized for speed and size.                                                |

### `-O2` Optimized:
| Optimization              | What it Does                                           | Effect                |
| ------------------------- | ------------------------------------------------------ | --------------------- |
| **Dead Code Elimination** | Removes unused variables or logic                      | Smaller binary        |
| **Register Allocation**   | Keeps variables in CPU registers instead of RAM        | Faster access         |
| **Instruction Combining** | Combines multiple C statements into fewer instructions | Performance boost     |
| **Loop Optimization**     | Simplifies or unrolls loops                            | Speeds up iteration   |
| **Inlining Functions**    | Calls to small functions are replaced with their body  | Removes call overhead |

</details>
