Generating HDL for page 14.42.05.1 BCD TO TWO OUT OF FIVE TSLTR-ACC at 8/30/2020 10:15:46 AM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_14_42_05_1_BCD_TO_TWO_OUT_OF_FIVE_TSLTR_ACC_tb.vhdl, generating default test bench code.
Removed 1 outputs from Dot Function at 1A to ignored block(s) or identical signal names
Removed 1 outputs from Dot Function at 1D to ignored block(s) or identical signal names
Removed 1 outputs from Dot Function at 1F to ignored block(s) or identical signal names
Generating Statement for block at 3A with output pin(s) of OUT_3A_E
	and inputs of PS_1ST_ADDRESS,OUT_5B_B
	and logic function of NAND
Generating Statement for block at 5B with output pin(s) of OUT_5B_B
	and inputs of MS_PERCENT_TYPE_OP_CODES,MS_1401_MODE_1
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_D
	and inputs of PS_ASSEMBLY_CH_4_BIT,MS_ASSEMBLY_CH_2_BIT,PS_ASSEMBLY_CH_NU_C_BIT
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_C
	and inputs of PS_ASSEMBLY_CH_8_BIT,MS_ASSEMBLY_CH_1_BIT,PS_SET_NU_TO_ADDR_CH
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_G
	and inputs of MS_ASSEMBLY_CH_2_BIT,PS_ASSEMBLY_CH_1_BIT,PS_SET_NU_TO_ADDR_CH
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_G
	and inputs of PS_ASSEMBLY_CH_8_BIT,PS_ASSEMBLY_CH_NU_C_BIT,MS_ASSEMBLY_CH_4_BIT
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_G
	and inputs of PS_SET_NU_TO_ADDR_CH,MS_ASSEMBLY_CH_1_BIT,PS_ASSEMBLY_CH_2_BIT
	and logic function of NAND
Generating Statement for block at 3G with output pin(s) of OUT_3G_G
	and inputs of PS_ASSEMBLY_CH_8_BIT,MS_ASSEMBLY_CH_4_BIT,PS_ASSEMBLY_CH_NU_C_BIT
	and logic function of NAND
Generating Statement for block at 1A with output pin(s) of OUT_DOT_1A
	and inputs of OUT_3A_E,OUT_3B_D,OUT_3C_C
	and logic function of OR
Generating Statement for block at 1D with output pin(s) of OUT_DOT_1D
	and inputs of OUT_3D_G,OUT_3E_G
	and logic function of OR
Generating Statement for block at 1F with output pin(s) of OUT_DOT_1F
	and inputs of OUT_3F_G,OUT_3G_G
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MS_PERCENT_CONVERSION
	from gate output OUT_DOT_1A
Generating output sheet edge signal assignment to 
	signal MS_ADDR_CH_NU_TSLTR_9_LINE
	from gate output OUT_DOT_1D
Generating output sheet edge signal assignment to 
	signal MS_ADDR_CH_NU_TSLTR_0_LINE
	from gate output OUT_DOT_1F
