module states (
    input clk,  // clock
    input rst,  // reset
    input grid_in[9],
    input start[3],
    input rb_data[16],
    output we,
    output ra[6],
    output rb[6],
    output rc[6],
    output bsel,
    output asel,
    output wdsel,
    output alufn[6]
  ) {

  always {
    we = 0;
    ra = 0;
    rb = 0;
    rc = 0;
    bsel = 0;
    asel = 0;
    wdsel = 0;
    alufn = 0;
  }
}
