#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Dec 20 15:32:18 2023
# Process ID: 14672
# Current directory: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24556 C:\Users\coren\Documents\Unif\Digital architecture and design\elech409_project\elech409_project.xpr
# Log file: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/vivado.log
# Journal file: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project\vivado.jou
# Running On: PC-Corentin, OS: Windows, CPU Frequency: 2808 MHz, CPU Physical cores: 4, Host memory: 8441 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.xpr}
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Vivado/2023.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Vivado/2023.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/brenn/Vivado/elech409_project' since last save.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/coren/Documents/Unif/AppData/Roaming/Xilinx/Vivado/2023.2/xhub/board_store/xilinx_board_store', nor could it be found using path 'C:/Users/brenn/AppData/Roaming/Xilinx/Vivado/2023.2/xhub/board_store/xilinx_board_store'.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 1510.074 ; gain = 471.926
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 20 19:37:46 2023...
nch_simulation  -simset aes_encryption_sim
INFO: [Vivado 12-12493] Simulation top is 'AES_encryption_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.sim/aes_encryption_sim/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'aes_encryption_sim'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AES_encryption_tb' in fileset 'aes_encryption_sim'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'aes_encryption_sim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.sim/aes_encryption_sim/behav/xsim'
"xvhdl --incr --relax -prj AES_encryption_tb_vhdl.prj"
Commande ECHO d‚sactiv‚e.
Commande ECHO d‚sactiv‚e.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/Matrix.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/AES_encryption.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AES_encryption'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/AES_encryption_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AES_encryption_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/MixColumn.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MixColumn'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/ShiftRows.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ShiftRows'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/AddRoundKey.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AddRoundKey'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SubBytes'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/S_box.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'S_box'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/LUT_mul2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LUT_mul2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/LUT_mul3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LUT_mul3'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.sim/aes_encryption_sim/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AES_encryption_tb_behav xil_defaultlib.AES_encryption_tb -log elaborate.log"
Commande ECHO d‚sactiv‚e.
Commande ECHO d‚sactiv‚e.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AES_encryption_tb_behav xil_defaultlib.AES_encryption_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.matrix_pkg
Compiling architecture behavioral of entity xil_defaultlib.AddRoundKey [addroundkey_default]
Compiling architecture behavioral of entity xil_defaultlib.S_box [s_box_default]
Compiling architecture arch_subbytes of entity xil_defaultlib.SubBytes [subbytes_default]
Compiling architecture behavioral of entity xil_defaultlib.ShiftRows [shiftrows_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_mul2 [lut_mul2_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_mul3 [lut_mul3_default]
Compiling architecture arch_mixcolumn of entity xil_defaultlib.MixColumn [mixcolumn_default]
Compiling architecture arch_aes_encryption of entity xil_defaultlib.AES_encryption [aes_encryption_default]
Compiling architecture tb_arch of entity xil_defaultlib.aes_encryption_tb
Built simulation snapshot AES_encryption_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1535.344 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.sim/aes_encryption_sim/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AES_encryption_tb_behav -key {Behavioral:aes_encryption_sim:Functional:AES_encryption_tb} -tclbatch {AES_encryption_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AES_encryption_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: 1: INCORRECT OUTPUT\n
Time: 400 ns  Iteration: 0  Process: /AES_encryption_tb/stimulus  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/AES_encryption_tb.vhd
Note: 1: INCORRECT OUTPUT\n
Time: 805 ns  Iteration: 0  Process: /AES_encryption_tb/stimulus  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/AES_encryption_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AES_encryption_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1561.141 ; gain = 39.582
launch_simulation -simset [get_filesets addRoundKey_sim ]
Command: launch_simulation  -simset addRoundKey_sim
INFO: [Vivado 12-12493] Simulation top is 'AddRoundKey_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.sim/addRoundKey_sim/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'addRoundKey_sim'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AddRoundKey_tb' in fileset 'addRoundKey_sim'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'addRoundKey_sim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.sim/addRoundKey_sim/behav/xsim'
"xvhdl --incr --relax -prj AddRoundKey_tb_vhdl.prj"
Commande ECHO d‚sactiv‚e.
Commande ECHO d‚sactiv‚e.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/Matrix.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/AddRoundKey_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AddRoundKey_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/AddRoundKey.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AddRoundKey'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.sim/addRoundKey_sim/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AddRoundKey_tb_behav xil_defaultlib.AddRoundKey_tb -log elaborate.log"
Commande ECHO d‚sactiv‚e.
Commande ECHO d‚sactiv‚e.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AddRoundKey_tb_behav xil_defaultlib.AddRoundKey_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package xil_defaultlib.matrix_pkg
Compiling architecture behavioral of entity xil_defaultlib.AddRoundKey [addroundkey_default]
Compiling architecture ben2 of entity xil_defaultlib.addroundkey_tb
Built simulation snapshot AddRoundKey_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.sim/addRoundKey_sim/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AddRoundKey_tb_behav -key {Behavioral:addRoundKey_sim:Functional:AddRoundKey_tb} -tclbatch {AddRoundKey_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AddRoundKey_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AddRoundKey_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1591.156 ; gain = 25.172
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coren\Documents\Unif\Digital architecture and design\elech409_project\AddRoundKey.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coren\Documents\Unif\Digital architecture and design\elech409_project\AddRoundKey_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets addRoundKey_sim ]
Command: launch_simulation  -simset addRoundKey_sim
INFO: [Vivado 12-12493] Simulation top is 'AddRoundKey_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.sim/addRoundKey_sim/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'addRoundKey_sim'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AddRoundKey_tb' in fileset 'addRoundKey_sim'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'addRoundKey_sim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.sim/addRoundKey_sim/behav/xsim'
"xvhdl --incr --relax -prj AddRoundKey_tb_vhdl.prj"
Commande ECHO d‚sactiv‚e.
Commande ECHO d‚sactiv‚e.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.sim/addRoundKey_sim/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AddRoundKey_tb_behav xil_defaultlib.AddRoundKey_tb -log elaborate.log"
Commande ECHO d‚sactiv‚e.
Commande ECHO d‚sactiv‚e.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AddRoundKey_tb_behav xil_defaultlib.AddRoundKey_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.sim/addRoundKey_sim/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AddRoundKey_tb_behav -key {Behavioral:addRoundKey_sim:Functional:AddRoundKey_tb} -tclbatch {AddRoundKey_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
source AddRoundKey_tb.tcl
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2551.207 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -simset [get_filesets subBytesMatrix_sim ]
Command: launch_simulation  -simset subBytesMatrix_sim
INFO: [Vivado 12-12493] Simulation top is 'SubBytes_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.sim/subBytesMatrix_sim/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'subBytesMatrix_sim'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'SubBytes_tb' in fileset 'subBytesMatrix_sim'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'subBytesMatrix_sim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.sim/subBytesMatrix_sim/behav/xsim'
"xvhdl --incr --relax -prj SubBytes_tb_vhdl.prj"
Commande ECHO d‚sactiv‚e.
Commande ECHO d‚sactiv‚e.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/Matrix.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SubBytes'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SubBytes_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.sim/subBytesMatrix_sim/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SubBytes_tb_behav xil_defaultlib.SubBytes_tb -log elaborate.log"
Commande ECHO d‚sactiv‚e.
Commande ECHO d‚sactiv‚e.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SubBytes_tb_behav xil_defaultlib.SubBytes_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 's_box' remains a black box since it has no binding entity [C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes.vhd:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.matrix_pkg
Compiling architecture arch_subbytes of entity xil_defaultlib.SubBytes [subbytes_default]
Compiling architecture arch_subbytes_tb of entity xil_defaultlib.subbytes_tb
Built simulation snapshot SubBytes_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.sim/subBytesMatrix_sim/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SubBytes_tb_behav -key {Behavioral:subBytesMatrix_sim:Functional:SubBytes_tb} -tclbatch {SubBytes_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source SubBytes_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: 1: INCORRECT OUTPUT
Time: 2 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 5004 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 10006 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 15008 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 20010 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 25012 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 30014 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 35016 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 40018 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 45020 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 50022 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 55024 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 60026 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 65028 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 70030 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 75032 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 80034 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 85036 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 90038 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 95040 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 100042 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 105044 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 110046 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 115048 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 120050 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 125052 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 130054 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 135056 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 140058 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 145060 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 150062 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 155064 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 160066 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 165068 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 170070 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 175072 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 180074 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 185076 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 190078 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 195080 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 200082 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 205084 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 210086 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 215088 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 220090 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 225092 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 230094 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 235096 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 240098 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 245100 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 250102 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 255104 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 260106 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 265108 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 270110 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 275112 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 280114 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 285116 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 290118 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 295120 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 300122 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 305124 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 310126 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 315128 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 320130 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 325132 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 330134 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 335136 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 340138 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 345140 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 350142 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 355144 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 360146 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 365148 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 370150 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 375152 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 380154 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 385156 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 390158 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 395160 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 400162 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 405164 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 410166 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 415168 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 420170 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 425172 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 430174 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 435176 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 440178 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 445180 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 450182 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 455184 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 460186 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 465188 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 470190 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 475192 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 480194 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 485196 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 490198 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 495200 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 500202 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 505204 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 510206 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 515208 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 520210 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 525212 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 530214 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 535216 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 540218 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 545220 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 550222 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 555224 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 560226 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 565228 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 570230 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 575232 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 580234 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 585236 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 590238 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 595240 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 600242 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 605244 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 610246 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 615248 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 620250 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 625252 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 630254 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 635256 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 640258 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 645260 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 650262 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 655264 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 660266 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 665268 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 670270 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 675272 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 680274 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 685276 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 690278 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 695280 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 700282 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 705284 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 710286 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 715288 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 720290 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 725292 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 730294 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 735296 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 740298 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 745300 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 750302 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 755304 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 760306 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 765308 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 770310 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 775312 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 780314 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 785316 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 790318 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 795320 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 800322 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 805324 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 810326 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 815328 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 820330 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 825332 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 830334 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 835336 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 840338 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 845340 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 850342 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 855344 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 860346 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 865348 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 870350 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 875352 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 880354 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 885356 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 890358 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 895360 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 900362 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 905364 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 910366 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 915368 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 920370 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 925372 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 930374 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 935376 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 940378 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 945380 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 950382 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 955384 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 960386 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 965388 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 970390 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 975392 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 980394 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 985396 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 990398 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 995400 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SubBytes_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2551.207 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets subBytesMatrix_sim ]
Command: launch_simulation  -simset subBytesMatrix_sim
INFO: [Vivado 12-12493] Simulation top is 'SubBytes_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.sim/subBytesMatrix_sim/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'subBytesMatrix_sim'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'SubBytes_tb' in fileset 'subBytesMatrix_sim'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'subBytesMatrix_sim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.sim/subBytesMatrix_sim/behav/xsim'
"xvhdl --incr --relax -prj SubBytes_tb_vhdl.prj"
Commande ECHO d‚sactiv‚e.
Commande ECHO d‚sactiv‚e.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.sim/subBytesMatrix_sim/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SubBytes_tb_behav xil_defaultlib.SubBytes_tb -log elaborate.log"
Commande ECHO d‚sactiv‚e.
Commande ECHO d‚sactiv‚e.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SubBytes_tb_behav xil_defaultlib.SubBytes_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 's_box' remains a black box since it has no binding entity [C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes.vhd:30]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.sim/subBytesMatrix_sim/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SubBytes_tb_behav -key {Behavioral:subBytesMatrix_sim:Functional:SubBytes_tb} -tclbatch {SubBytes_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source SubBytes_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: 1: INCORRECT OUTPUT
Time: 2 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 5004 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 10006 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 15008 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 20010 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 25012 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 30014 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 35016 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 40018 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 45020 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 50022 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 55024 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 60026 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 65028 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 70030 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 75032 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 80034 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 85036 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 90038 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 95040 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 100042 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 105044 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 110046 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 115048 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 120050 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 125052 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 130054 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 135056 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 140058 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 145060 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 150062 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 155064 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 160066 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 165068 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 170070 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 175072 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 180074 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 185076 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 190078 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 195080 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 200082 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 205084 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 210086 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 215088 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 220090 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 225092 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 230094 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 235096 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 240098 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 245100 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 250102 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 255104 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 260106 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 265108 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 270110 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 275112 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 280114 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 285116 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 290118 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 295120 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 300122 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 305124 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 310126 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 315128 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 320130 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 325132 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 330134 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 335136 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 340138 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 345140 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 350142 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 355144 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 360146 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 365148 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 370150 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 375152 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 380154 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 385156 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 390158 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 395160 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 400162 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 405164 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 410166 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 415168 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 420170 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 425172 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 430174 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 435176 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 440178 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 445180 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 450182 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 455184 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 460186 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 465188 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 470190 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 475192 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 480194 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 485196 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 490198 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 495200 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 500202 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 505204 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 510206 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 515208 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 520210 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 525212 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 530214 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 535216 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 540218 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 545220 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 550222 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 555224 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 560226 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 565228 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 570230 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 575232 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 580234 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 585236 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 590238 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 595240 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 600242 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 605244 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 610246 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 615248 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 620250 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 625252 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 630254 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 635256 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 640258 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 645260 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 650262 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 655264 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 660266 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 665268 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 670270 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 675272 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 680274 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 685276 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 690278 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 695280 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 700282 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 705284 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 710286 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 715288 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 720290 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 725292 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 730294 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 735296 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 740298 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 745300 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 750302 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 755304 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 760306 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 765308 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 770310 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 775312 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 780314 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 785316 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 790318 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 795320 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 800322 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 805324 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 810326 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 815328 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 820330 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 825332 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 830334 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 835336 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 840338 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 845340 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 850342 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 855344 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 860346 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 865348 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 870350 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 875352 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 880354 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 885356 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 890358 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 895360 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 900362 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 905364 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 910366 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 915368 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 920370 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 925372 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 930374 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 935376 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 940378 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 945380 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 950382 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 955384 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 960386 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 965388 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 970390 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 975392 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 980394 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 985396 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 990398 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 995400 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SubBytes_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2551.207 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets subBytesMatrix_sim ]
Command: launch_simulation  -simset subBytesMatrix_sim
INFO: [Vivado 12-12493] Simulation top is 'SubBytes_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.sim/subBytesMatrix_sim/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'subBytesMatrix_sim'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'SubBytes_tb' in fileset 'subBytesMatrix_sim'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'subBytesMatrix_sim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.sim/subBytesMatrix_sim/behav/xsim'
"xvhdl --incr --relax -prj SubBytes_tb_vhdl.prj"
Commande ECHO d‚sactiv‚e.
Commande ECHO d‚sactiv‚e.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.sim/subBytesMatrix_sim/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SubBytes_tb_behav xil_defaultlib.SubBytes_tb -log elaborate.log"
Commande ECHO d‚sactiv‚e.
Commande ECHO d‚sactiv‚e.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SubBytes_tb_behav xil_defaultlib.SubBytes_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 's_box' remains a black box since it has no binding entity [C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes.vhd:30]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.sim/subBytesMatrix_sim/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SubBytes_tb_behav -key {Behavioral:subBytesMatrix_sim:Functional:SubBytes_tb} -tclbatch {SubBytes_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source SubBytes_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: 1: INCORRECT OUTPUT
Time: 2 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 5004 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 10006 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 15008 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 20010 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 25012 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 30014 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 35016 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 40018 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 45020 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 50022 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 55024 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 60026 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 65028 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 70030 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 75032 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 80034 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 85036 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 90038 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 95040 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 100042 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 105044 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 110046 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 115048 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 120050 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 125052 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 130054 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 135056 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 140058 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 145060 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 150062 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 155064 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 160066 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 165068 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 170070 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 175072 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 180074 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 185076 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 190078 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 195080 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 200082 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 205084 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 210086 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 215088 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 220090 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 225092 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 230094 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 235096 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 240098 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 245100 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 250102 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 255104 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 260106 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 265108 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 270110 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 275112 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 280114 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 285116 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 290118 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 295120 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 300122 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 305124 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 310126 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 315128 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 320130 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 325132 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 330134 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 335136 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 340138 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 345140 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 350142 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 355144 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 360146 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 365148 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 370150 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 375152 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 380154 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 385156 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 390158 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 395160 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 400162 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 405164 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 410166 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 415168 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 420170 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 425172 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 430174 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 435176 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 440178 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 445180 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 450182 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 455184 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 460186 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 465188 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 470190 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 475192 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 480194 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 485196 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 490198 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 495200 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 500202 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 505204 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 510206 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 515208 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 520210 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 525212 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 530214 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 535216 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 540218 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 545220 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 550222 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 555224 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 560226 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 565228 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 570230 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 575232 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 580234 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 585236 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 590238 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 595240 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 600242 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 605244 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 610246 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 615248 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 620250 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 625252 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 630254 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 635256 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 640258 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 645260 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 650262 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 655264 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 660266 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 665268 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 670270 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 675272 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 680274 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 685276 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 690278 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 695280 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 700282 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 705284 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 710286 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 715288 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 720290 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 725292 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 730294 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 735296 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 740298 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 745300 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 750302 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 755304 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 760306 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 765308 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 770310 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 775312 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 780314 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 785316 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 790318 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 795320 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 800322 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 805324 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 810326 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 815328 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 820330 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 825332 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 830334 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 835336 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 840338 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 845340 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 850342 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 855344 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 860346 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 865348 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 870350 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 875352 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 880354 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 885356 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 890358 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 895360 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 900362 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 905364 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 910366 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 915368 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 920370 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 925372 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 930374 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 935376 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 940378 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 945380 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 950382 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 955384 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 960386 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 965388 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 970390 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 1: INCORRECT OUTPUT
Time: 975392 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 2: INCORRECT OUTPUT
Time: 980394 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 3: INCORRECT OUTPUT
Time: 985396 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 4: INCORRECT OUTPUT
Time: 990398 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
Warning: 5: INCORRECT OUTPUT
Time: 995400 ps  Iteration: 0  Process: /SubBytes_tb/simulation_rounds  File: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/SubBytes_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SubBytes_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2551.207 ; gain = 0.000
add_files -norecurse {{C:/Users/coren/OneDrive/Documents/Unif/Ma2/Digital architecture and design/Project/LUT_mul2.vhd} {C:/Users/coren/OneDrive/Documents/Unif/Ma2/Digital architecture and design/Project/S_box.vhd} {C:/Users/coren/OneDrive/Documents/Unif/Ma2/Digital architecture and design/Project/LUT_mul3.vhd}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coren\Documents\Unif\Digital architecture and design\elech409_project\SubBytes_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coren\Documents\Unif\Digital architecture and design\elech409_project\SubBytes.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets subBytesMatrix_sim ]
Command: launch_simulation  -simset subBytesMatrix_sim
INFO: [Vivado 12-12493] Simulation top is 'SubBytes_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.sim/subBytesMatrix_sim/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'subBytesMatrix_sim'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'SubBytes_tb' in fileset 'subBytesMatrix_sim'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'subBytesMatrix_sim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.sim/subBytesMatrix_sim/behav/xsim'
"xvhdl --incr --relax -prj SubBytes_tb_vhdl.prj"
Commande ECHO d‚sactiv‚e.
Commande ECHO d‚sactiv‚e.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/coren/OneDrive/Documents/Unif/Ma2/Digital architecture and design/Project/LUT_mul2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LUT_mul2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/coren/OneDrive/Documents/Unif/Ma2/Digital architecture and design/Project/S_box.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'S_box'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/coren/OneDrive/Documents/Unif/Ma2/Digital architecture and design/Project/LUT_mul3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LUT_mul3'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.sim/subBytesMatrix_sim/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SubBytes_tb_behav xil_defaultlib.SubBytes_tb -log elaborate.log"
Commande ECHO d‚sactiv‚e.
Commande ECHO d‚sactiv‚e.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SubBytes_tb_behav xil_defaultlib.SubBytes_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.matrix_pkg
Compiling architecture behavioral of entity xil_defaultlib.S_box [s_box_default]
Compiling architecture arch_subbytes of entity xil_defaultlib.SubBytes [subbytes_default]
Compiling architecture arch_subbytes_tb of entity xil_defaultlib.subbytes_tb
Built simulation snapshot SubBytes_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.sim/subBytesMatrix_sim/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SubBytes_tb_behav -key {Behavioral:subBytesMatrix_sim:Functional:SubBytes_tb} -tclbatch {SubBytes_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source SubBytes_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SubBytes_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2551.207 ; gain = 0.000
add_files -fileset constrs_1 -norecurse {{C:/Users/coren/OneDrive/Documents/Unif/Ma2/Digital architecture and design/Lab/Lab4/Basys-3-Master.xdc}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coren\Documents\Unif\Digital architecture and design\elech409_project\SubBytes_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coren\Documents\Unif\Digital architecture and design\elech409_project\SubBytes.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
create_fileset -simset Display
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Vivado/2023.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Vivado/2023.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Vivado/2023.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Vivado/2023.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project display {C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display} -part xc7a35tcpg236-1
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2023.2/data/ip'.
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
file mkdir C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new
file mkdir C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
file mkdir C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new
file mkdir C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new
file mkdir C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new
file mkdir {C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new}
close [ open {C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new/display_tb.vhd} w ]
add_files {{C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new/display_tb.vhd}}
close [ open {C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new/display.vhd} w ]
add_files {{C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new/display.vhd}}
add_files -fileset constrs_1 -norecurse {{C:/Users/coren/OneDrive/Documents/Unif/Ma2/Digital architecture and design/Lab/Lab4/Basys-3-Master.xdc}}
update_compile_order -fileset sources_1
open_project {C:/Users/coren/OneDrive/Documents/Unif/Ma2/Digital architecture and design/Lab/Lab4/Ex1_1/Ex1_1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/coren/OneDrive/Documents/Unif/Ma2/Digital architecture and design/Lab/Lab4/Ex1_1'
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/coren/OneDrive/Documents/Unif/Ma2/Digital architecture and design/Lab/Lab4/Ex1_1/Ex1_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coren\Documents\Unif\Digital architecture and design\elech409_project\display\display.srcs\sources_1\new\display.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coren\Documents\Unif\Digital architecture and design\elech409_project\display\display.srcs\sources_1\new\display_tb.vhd:]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2023.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Vivado/2023.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Vivado/2023.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
current_project display
current_project Ex1_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coren\Documents\Unif\Digital architecture and design\elech409_project\display\display.srcs\sources_1\new\display.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coren\Documents\Unif\Digital architecture and design\elech409_project\display\display.srcs\sources_1\new\display_tb.vhd:]
current_project display
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coren\Documents\Unif\Digital architecture and design\elech409_project\display\display.srcs\sources_1\new\display.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coren\Documents\Unif\Digital architecture and design\elech409_project\display\display.srcs\sources_1\new\display_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
Commande ECHO d‚sactiv‚e.
Commande ECHO d‚sactiv‚e.

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
Commande ECHO d‚sactiv‚e.
Commande ECHO d‚sactiv‚e.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-06:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2551.207 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B043CDA
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coren\Documents\Unif\Digital architecture and design\elech409_project\display\display.srcs\sources_1\new\display.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coren\Documents\Unif\Digital architecture and design\elech409_project\display\display.srcs\sources_1\new\display_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs synth_1 -jobs 8
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'process' [C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new/display.vhd:101]
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Dec 20 17:23:43 2023] Launched synth_1...
Run output will be captured here: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Dec 20 17:25:58 2023] Launched impl_1...
Run output will be captured here: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.runs/impl_1/runme.log
add_files -fileset constrs_1 -norecurse {{C:/Users/coren/Documents/Unif/Digital architecture and design/Basys-3-Master/Basys-3-Master.xdc}}
export_ip_user_files -of_objects  [get_files {{C:/Users/coren/OneDrive/Documents/Unif/Ma2/Digital architecture and design/Lab/Lab4/Basys-3-Master.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/coren/OneDrive/Documents/Unif/Ma2/Digital architecture and design/Lab/Lab4/Basys-3-Master.xdc}}
export_ip_user_files -of_objects  [get_files {{C:/Users/coren/Documents/Unif/Digital architecture and design/Basys-3-Master/Basys-3-Master.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/coren/Documents/Unif/Digital architecture and design/Basys-3-Master/Basys-3-Master.xdc}}
add_files -fileset constrs_1 -norecurse {{C:/Users/coren/OneDrive/Documents/Unif/Ma2/Digital architecture and design/Lab/Lab4/Basys-3-Master.xdc}}
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.runs/synth_1/display_tb.dcp to C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 8
[Wed Dec 20 17:35:28 2023] Launched synth_1...
Run output will be captured here: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Dec 20 17:37:03 2023] Launched impl_1...
Run output will be captured here: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/utils_1/imports/synth_1/display_tb.dcp with file C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.runs/synth_1/display_tb.dcp
launch_runs synth_1 -jobs 8
[Wed Dec 20 17:40:06 2023] Launched synth_1...
Run output will be captured here: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Dec 20 17:41:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files {{C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new/display.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new/display.vhd}}
current_project Ex1_1
close_project
close [ open {C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new/7_segment_display.vhd} w ]
add_files {{C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new/7_segment_display.vhd}}
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'display_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'display_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj display_tb_vhdl.prj"
Commande ECHO d‚sactiv‚e.
Commande ECHO d‚sactiv‚e.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new/display_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'display_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot display_tb_behav xil_defaultlib.display_tb -log elaborate.log"
Commande ECHO d‚sactiv‚e.
Commande ECHO d‚sactiv‚e.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot display_tb_behav xil_defaultlib.display_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.display_tb
Built simulation snapshot display_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "display_tb_behav -key {Behavioral:sim_1:Functional:display_tb} -tclbatch {display_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source display_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'display_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2551.207 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/utils_1/imports/synth_1/display_tb.dcp with file C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.runs/synth_1/display_tb.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Dec 20 17:55:31 2023] Launched synth_1...
Run output will be captured here: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Dec 20 17:57:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination

launch_runs impl_1 -jobs 8
[Wed Dec 20 17:57:08 2023] Launched impl_1...
Run output will be captured here: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 20 17:58:10 2023...
