--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top_fsm.twx top_fsm.ncd -o top_fsm.twr top_fsm.pcf -ucf
nexys3.ucf

Design file:              top_fsm.ncd
Physical constraint file: top_fsm.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3782 paths analyzed, 414 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.614ns.
--------------------------------------------------------------------------------

Paths for end point divs/oneHzCount_21 (SLICE_X27Y28.C3), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divs/blinkHzCount_1 (FF)
  Destination:          divs/oneHzCount_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.576ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.263 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divs/blinkHzCount_1 to divs/oneHzCount_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y21.BQ      Tcko                  0.391   divs/blinkHzCount<3>
                                                       divs/blinkHzCount_1
    SLICE_X26Y23.B2      net (fanout=8)        0.875   divs/blinkHzCount<1>
    SLICE_X26Y23.COUT    Topcyb                0.380   divs/Mcount_oneHzCount_cy<3>
                                                       divs/blinkHzCount<1>_rt.3
                                                       divs/Mcount_oneHzCount_cy<3>
    SLICE_X26Y24.CIN     net (fanout=1)        0.082   divs/Mcount_oneHzCount_cy<3>
    SLICE_X26Y24.COUT    Tbyp                  0.076   divs/Mcount_oneHzCount_cy<7>
                                                       divs/Mcount_oneHzCount_cy<7>
    SLICE_X26Y25.CIN     net (fanout=1)        0.003   divs/Mcount_oneHzCount_cy<7>
    SLICE_X26Y25.COUT    Tbyp                  0.076   divs/Mcount_oneHzCount_cy<11>
                                                       divs/Mcount_oneHzCount_cy<11>
    SLICE_X26Y26.CIN     net (fanout=1)        0.003   divs/Mcount_oneHzCount_cy<11>
    SLICE_X26Y26.COUT    Tbyp                  0.076   divs/Mcount_oneHzCount_cy<15>
                                                       divs/Mcount_oneHzCount_cy<15>
    SLICE_X26Y27.CIN     net (fanout=1)        0.003   divs/Mcount_oneHzCount_cy<15>
    SLICE_X26Y27.COUT    Tbyp                  0.076   divs/Mcount_oneHzCount_cy<19>
                                                       divs/Mcount_oneHzCount_cy<19>
    SLICE_X26Y28.CIN     net (fanout=1)        0.003   divs/Mcount_oneHzCount_cy<19>
    SLICE_X26Y28.BMUX    Tcinb                 0.292   divs/Mcount_oneHzCount_cy<23>
                                                       divs/Mcount_oneHzCount_cy<23>
    SLICE_X27Y28.C3      net (fanout=1)        0.918   divs/Result<21>
    SLICE_X27Y28.CLK     Tas                   0.322   divs/oneHzCount<22>
                                                       divs/Mcount_oneHzCount_eqn_211
                                                       divs/oneHzCount_21
    -------------------------------------------------  ---------------------------
    Total                                      3.576ns (1.689ns logic, 1.887ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divs/blinkHzCount_5 (FF)
  Destination:          divs/oneHzCount_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.446ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divs/blinkHzCount_5 to divs/oneHzCount_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y22.BQ      Tcko                  0.391   divs/blinkHzCount<7>
                                                       divs/blinkHzCount_5
    SLICE_X26Y24.B2      net (fanout=8)        0.903   divs/blinkHzCount<5>
    SLICE_X26Y24.COUT    Topcyb                0.380   divs/Mcount_oneHzCount_cy<7>
                                                       divs/blinkHzCount<5>_rt.3
                                                       divs/Mcount_oneHzCount_cy<7>
    SLICE_X26Y25.CIN     net (fanout=1)        0.003   divs/Mcount_oneHzCount_cy<7>
    SLICE_X26Y25.COUT    Tbyp                  0.076   divs/Mcount_oneHzCount_cy<11>
                                                       divs/Mcount_oneHzCount_cy<11>
    SLICE_X26Y26.CIN     net (fanout=1)        0.003   divs/Mcount_oneHzCount_cy<11>
    SLICE_X26Y26.COUT    Tbyp                  0.076   divs/Mcount_oneHzCount_cy<15>
                                                       divs/Mcount_oneHzCount_cy<15>
    SLICE_X26Y27.CIN     net (fanout=1)        0.003   divs/Mcount_oneHzCount_cy<15>
    SLICE_X26Y27.COUT    Tbyp                  0.076   divs/Mcount_oneHzCount_cy<19>
                                                       divs/Mcount_oneHzCount_cy<19>
    SLICE_X26Y28.CIN     net (fanout=1)        0.003   divs/Mcount_oneHzCount_cy<19>
    SLICE_X26Y28.BMUX    Tcinb                 0.292   divs/Mcount_oneHzCount_cy<23>
                                                       divs/Mcount_oneHzCount_cy<23>
    SLICE_X27Y28.C3      net (fanout=1)        0.918   divs/Result<21>
    SLICE_X27Y28.CLK     Tas                   0.322   divs/oneHzCount<22>
                                                       divs/Mcount_oneHzCount_eqn_211
                                                       divs/oneHzCount_21
    -------------------------------------------------  ---------------------------
    Total                                      3.446ns (1.613ns logic, 1.833ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divs/blinkHzCount_0 (FF)
  Destination:          divs/oneHzCount_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.402ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.263 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divs/blinkHzCount_0 to divs/oneHzCount_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y21.AQ      Tcko                  0.391   divs/blinkHzCount<3>
                                                       divs/blinkHzCount_0
    SLICE_X26Y23.A4      net (fanout=8)        0.702   divs/blinkHzCount<0>
    SLICE_X26Y23.COUT    Topcya                0.379   divs/Mcount_oneHzCount_cy<3>
                                                       divs/Mcount_oneHzCount_lut<0>_INV_0
                                                       divs/Mcount_oneHzCount_cy<3>
    SLICE_X26Y24.CIN     net (fanout=1)        0.082   divs/Mcount_oneHzCount_cy<3>
    SLICE_X26Y24.COUT    Tbyp                  0.076   divs/Mcount_oneHzCount_cy<7>
                                                       divs/Mcount_oneHzCount_cy<7>
    SLICE_X26Y25.CIN     net (fanout=1)        0.003   divs/Mcount_oneHzCount_cy<7>
    SLICE_X26Y25.COUT    Tbyp                  0.076   divs/Mcount_oneHzCount_cy<11>
                                                       divs/Mcount_oneHzCount_cy<11>
    SLICE_X26Y26.CIN     net (fanout=1)        0.003   divs/Mcount_oneHzCount_cy<11>
    SLICE_X26Y26.COUT    Tbyp                  0.076   divs/Mcount_oneHzCount_cy<15>
                                                       divs/Mcount_oneHzCount_cy<15>
    SLICE_X26Y27.CIN     net (fanout=1)        0.003   divs/Mcount_oneHzCount_cy<15>
    SLICE_X26Y27.COUT    Tbyp                  0.076   divs/Mcount_oneHzCount_cy<19>
                                                       divs/Mcount_oneHzCount_cy<19>
    SLICE_X26Y28.CIN     net (fanout=1)        0.003   divs/Mcount_oneHzCount_cy<19>
    SLICE_X26Y28.BMUX    Tcinb                 0.292   divs/Mcount_oneHzCount_cy<23>
                                                       divs/Mcount_oneHzCount_cy<23>
    SLICE_X27Y28.C3      net (fanout=1)        0.918   divs/Result<21>
    SLICE_X27Y28.CLK     Tas                   0.322   divs/oneHzCount<22>
                                                       divs/Mcount_oneHzCount_eqn_211
                                                       divs/oneHzCount_21
    -------------------------------------------------  ---------------------------
    Total                                      3.402ns (1.688ns logic, 1.714ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point divs/twoHzCount_16 (SLICE_X20Y26.C4), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divs/blinkHzCount_3 (FF)
  Destination:          divs/twoHzCount_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.508ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.242 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divs/blinkHzCount_3 to divs/twoHzCount_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y21.DQ      Tcko                  0.391   divs/blinkHzCount<3>
                                                       divs/blinkHzCount_3
    SLICE_X21Y25.A3      net (fanout=8)        0.765   divs/blinkHzCount<3>
    SLICE_X21Y25.A       Tilo                  0.259   divs/twoHzCount[31]_GND_3_o_equal_7_o<31>2
                                                       divs/twoHzCount[31]_GND_3_o_equal_7_o<31>3
    SLICE_X24Y27.C3      net (fanout=2)        0.736   divs/twoHzCount[31]_GND_3_o_equal_7_o<31>2
    SLICE_X24Y27.C       Tilo                  0.205   divs/twoHzCount<24>
                                                       divs/twoHzCount[31]_GND_3_o_equal_7_o<31>5
    SLICE_X20Y26.C4      net (fanout=19)       0.811   divs/twoHzCount[31]_GND_3_o_equal_7_o
    SLICE_X20Y26.CLK     Tas                   0.341   divs/twoHzCount<17>
                                                       divs/Mcount_twoHzCount_eqn_161
                                                       divs/twoHzCount_16
    -------------------------------------------------  ---------------------------
    Total                                      3.508ns (1.196ns logic, 2.312ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divs/blinkHzCount_2 (FF)
  Destination:          divs/twoHzCount_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.493ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.242 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divs/blinkHzCount_2 to divs/twoHzCount_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y21.CQ      Tcko                  0.391   divs/blinkHzCount<3>
                                                       divs/blinkHzCount_2
    SLICE_X21Y25.A4      net (fanout=8)        0.750   divs/blinkHzCount<2>
    SLICE_X21Y25.A       Tilo                  0.259   divs/twoHzCount[31]_GND_3_o_equal_7_o<31>2
                                                       divs/twoHzCount[31]_GND_3_o_equal_7_o<31>3
    SLICE_X24Y27.C3      net (fanout=2)        0.736   divs/twoHzCount[31]_GND_3_o_equal_7_o<31>2
    SLICE_X24Y27.C       Tilo                  0.205   divs/twoHzCount<24>
                                                       divs/twoHzCount[31]_GND_3_o_equal_7_o<31>5
    SLICE_X20Y26.C4      net (fanout=19)       0.811   divs/twoHzCount[31]_GND_3_o_equal_7_o
    SLICE_X20Y26.CLK     Tas                   0.341   divs/twoHzCount<17>
                                                       divs/Mcount_twoHzCount_eqn_161
                                                       divs/twoHzCount_16
    -------------------------------------------------  ---------------------------
    Total                                      3.493ns (1.196ns logic, 2.297ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divs/blinkHzCount_1 (FF)
  Destination:          divs/twoHzCount_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.403ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.242 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divs/blinkHzCount_1 to divs/twoHzCount_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y21.BQ      Tcko                  0.391   divs/blinkHzCount<3>
                                                       divs/blinkHzCount_1
    SLICE_X21Y25.A5      net (fanout=8)        0.660   divs/blinkHzCount<1>
    SLICE_X21Y25.A       Tilo                  0.259   divs/twoHzCount[31]_GND_3_o_equal_7_o<31>2
                                                       divs/twoHzCount[31]_GND_3_o_equal_7_o<31>3
    SLICE_X24Y27.C3      net (fanout=2)        0.736   divs/twoHzCount[31]_GND_3_o_equal_7_o<31>2
    SLICE_X24Y27.C       Tilo                  0.205   divs/twoHzCount<24>
                                                       divs/twoHzCount[31]_GND_3_o_equal_7_o<31>5
    SLICE_X20Y26.C4      net (fanout=19)       0.811   divs/twoHzCount[31]_GND_3_o_equal_7_o
    SLICE_X20Y26.CLK     Tas                   0.341   divs/twoHzCount<17>
                                                       divs/Mcount_twoHzCount_eqn_161
                                                       divs/twoHzCount_16
    -------------------------------------------------  ---------------------------
    Total                                      3.403ns (1.196ns logic, 2.207ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point divs/oneHzCount_8 (SLICE_X27Y25.B4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divs/blinkHzCount_4 (FF)
  Destination:          divs/oneHzCount_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.525ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.256 - 0.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divs/blinkHzCount_4 to divs/oneHzCount_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y22.AQ      Tcko                  0.391   divs/blinkHzCount<7>
                                                       divs/blinkHzCount_4
    SLICE_X25Y28.C1      net (fanout=8)        1.046   divs/blinkHzCount<4>
    SLICE_X25Y28.C       Tilo                  0.259   divs/oneHzDiv
                                                       divs/oneHzCount[31]_GND_3_o_equal_2_o<31>3
    SLICE_X24Y28.C3      net (fanout=2)        0.481   divs/oneHzCount[31]_GND_3_o_equal_2_o<31>2
    SLICE_X24Y28.C       Tilo                  0.205   divs/oneHzCount<25>
                                                       divs/oneHzCount[31]_GND_3_o_equal_2_o<31>5
    SLICE_X27Y25.B4      net (fanout=19)       0.821   divs/oneHzCount[31]_GND_3_o_equal_2_o
    SLICE_X27Y25.CLK     Tas                   0.322   divs/oneHzCount<10>
                                                       divs/Mcount_oneHzCount_eqn_81
                                                       divs/oneHzCount_8
    -------------------------------------------------  ---------------------------
    Total                                      3.525ns (1.177ns logic, 2.348ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divs/oneHzCount_16 (FF)
  Destination:          divs/oneHzCount_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.456ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.145 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divs/oneHzCount_16 to divs/oneHzCount_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.BQ      Tcko                  0.391   divs/oneHzCount<18>
                                                       divs/oneHzCount_16
    SLICE_X29Y25.A1      net (fanout=2)        0.856   divs/oneHzCount<16>
    SLICE_X29Y25.A       Tilo                  0.259   divs/oneHzCount[31]_GND_3_o_equal_2_o<31>3
                                                       divs/oneHzCount[31]_GND_3_o_equal_2_o<31>4
    SLICE_X24Y28.C5      net (fanout=2)        0.602   divs/oneHzCount[31]_GND_3_o_equal_2_o<31>3
    SLICE_X24Y28.C       Tilo                  0.205   divs/oneHzCount<25>
                                                       divs/oneHzCount[31]_GND_3_o_equal_2_o<31>5
    SLICE_X27Y25.B4      net (fanout=19)       0.821   divs/oneHzCount[31]_GND_3_o_equal_2_o
    SLICE_X27Y25.CLK     Tas                   0.322   divs/oneHzCount<10>
                                                       divs/Mcount_oneHzCount_eqn_81
                                                       divs/oneHzCount_8
    -------------------------------------------------  ---------------------------
    Total                                      3.456ns (1.177ns logic, 2.279ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divs/blinkHzCount_1 (FF)
  Destination:          divs/oneHzCount_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.402ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.256 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divs/blinkHzCount_1 to divs/oneHzCount_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y21.BQ      Tcko                  0.391   divs/blinkHzCount<3>
                                                       divs/blinkHzCount_1
    SLICE_X25Y28.C4      net (fanout=8)        0.923   divs/blinkHzCount<1>
    SLICE_X25Y28.C       Tilo                  0.259   divs/oneHzDiv
                                                       divs/oneHzCount[31]_GND_3_o_equal_2_o<31>3
    SLICE_X24Y28.C3      net (fanout=2)        0.481   divs/oneHzCount[31]_GND_3_o_equal_2_o<31>2
    SLICE_X24Y28.C       Tilo                  0.205   divs/oneHzCount<25>
                                                       divs/oneHzCount[31]_GND_3_o_equal_2_o<31>5
    SLICE_X27Y25.B4      net (fanout=19)       0.821   divs/oneHzCount[31]_GND_3_o_equal_2_o
    SLICE_X27Y25.CLK     Tas                   0.322   divs/oneHzCount<10>
                                                       divs/Mcount_oneHzCount_eqn_81
                                                       divs/oneHzCount_8
    -------------------------------------------------  ---------------------------
    Total                                      3.402ns (1.177ns logic, 2.225ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point divs/oneHzDiv (SLICE_X25Y28.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divs/oneHzDiv (FF)
  Destination:          divs/oneHzDiv (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divs/oneHzDiv to divs/oneHzDiv
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y28.AQ      Tcko                  0.198   divs/oneHzDiv
                                                       divs/oneHzDiv
    SLICE_X25Y28.A6      net (fanout=2)        0.021   divs/oneHzDiv
    SLICE_X25Y28.CLK     Tah         (-Th)    -0.215   divs/oneHzDiv
                                                       divs/oneHzDiv_dpot
                                                       divs/oneHzDiv
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.413ns logic, 0.021ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point pause_btn/is_btn_poseedge_temp (SLICE_X21Y30.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pause_btn/is_btn_poseedge_temp (FF)
  Destination:          pause_btn/is_btn_poseedge_temp (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pause_btn/is_btn_poseedge_temp to pause_btn/is_btn_poseedge_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y30.AQ      Tcko                  0.198   pause_btn/is_btn_poseedge_temp
                                                       pause_btn/is_btn_poseedge_temp
    SLICE_X21Y30.A6      net (fanout=2)        0.022   pause_btn/is_btn_poseedge_temp
    SLICE_X21Y30.CLK     Tah         (-Th)    -0.215   pause_btn/is_btn_poseedge_temp
                                                       pause_btn/is_btn_poseedge_temp_glue_set
                                                       pause_btn/is_btn_poseedge_temp
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point divs/twoHzDiv (SLICE_X25Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divs/twoHzDiv (FF)
  Destination:          divs/twoHzDiv (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divs/twoHzDiv to divs/twoHzDiv
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y27.AQ      Tcko                  0.198   divs/twoHzDiv
                                                       divs/twoHzDiv
    SLICE_X25Y27.A6      net (fanout=2)        0.023   divs/twoHzDiv
    SLICE_X25Y27.CLK     Tah         (-Th)    -0.215   divs/twoHzDiv
                                                       divs/twoHzDiv_dpot
                                                       divs/twoHzDiv
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: divs/twoHzCount<17>/CLK
  Logical resource: divs/twoHzCount_14/CK
  Location pin: SLICE_X20Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: divs/twoHzCount<17>/SR
  Logical resource: divs/twoHzCount_14/SR
  Location pin: SLICE_X20Y26.SR
  Clock network: rst_btn/is_btn_poseedge_temp
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.614|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3782 paths, 0 nets, and 677 connections

Design statistics:
   Minimum period:   3.614ns{1}   (Maximum frequency: 276.702MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 04 10:05:05 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



