Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Apr 10 17:37:38 2024
| Host         : User-2021FZLJGL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file encode_exdes_timing_summary_routed.rpt -rpx encode_exdes_timing_summary_routed.rpx -warn_on_violation
| Design       : encode_exdes
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.113        0.000                      0                17900        0.058        0.000                      0                17880        4.232        0.000                       0                 10488  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
Q2_CLK0_GTREFCLK_PAD_P_IN                                                                   {0.000 6.250}      12.500          80.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
drpclk_in_i                                                                                 {0.000 5.000}      10.000          100.000         
encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXOUTCLKFABRIC            {0.000 6.250}      12.500          80.000          
encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK                  {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0                                                                        {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0                                                                        {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0                                                                        {0.000 10.000}     20.000          50.000          
encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLKFABRIC            {0.000 6.250}      12.500          80.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Q2_CLK0_GTREFCLK_PAD_P_IN                                                                        11.529        0.000                      0                    7        0.172        0.000                      0                    7        5.608        0.000                       0                    12  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.111        0.000                      0                  953        0.060        0.000                      0                  953       15.732        0.000                       0                   504  
drpclk_in_i                                                                                       7.328        0.000                      0                  449        0.102        0.000                      0                  449        4.286        0.000                       0                   229  
encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK                       17.698        0.000                      0                  204        0.108        0.000                      0                  204        7.000        0.000                       0                   110  
  clk_out1_clk_wiz_0                                                                             16.838        0.000                      0                  526        0.081        0.000                      0                  526        9.358        0.000                       0                   377  
  clk_out2_clk_wiz_0                                                                              2.113        0.000                      0                15150        0.058        0.000                      0                15150        4.232        0.000                       0                  9253  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                         18.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                  To Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                  --------                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  clk_out1_clk_wiz_0                                                               14.713        0.000                      0                   20        1.382        0.000                      0                   20  
clk_out2_clk_wiz_0                                                          clk_out1_clk_wiz_0                                                                9.340        0.000                      0                   10                                                                        
clk_out1_clk_wiz_0                                                          clk_out2_clk_wiz_0                                                                7.092        0.000                      0                   26        0.170        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK                  clk_out1_clk_wiz_0                                                                               17.144        0.000                      0                   20        0.462        0.000                      0                   20  
**async_default**                                                                           clk_out2_clk_wiz_0                                                                          clk_out2_clk_wiz_0                                                                                8.061        0.000                      0                  124        0.295        0.000                      0                  124  
**async_default**                                                                           encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK                  clk_out2_clk_wiz_0                                                                                3.566        0.000                      0                  319        0.759        0.000                      0                  319  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.587        0.000                      0                  100        0.236        0.000                      0                  100  
**async_default**                                                                           encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK                  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK                       16.009        0.000                      0                    3        1.942        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Q2_CLK0_GTREFCLK_PAD_P_IN
  To Clock:  Q2_CLK0_GTREFCLK_PAD_P_IN

Setup :            0  Failing Endpoints,  Worst Slack       11.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.529ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    encode_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.634 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.634    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X78Y255        FDRE                                         r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    encode_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        FDRE                                         r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y255        FDRE (Setup_fdre_C_D)        0.064    16.162    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         16.162    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                 11.529    

Slack (MET) :             11.529ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    encode_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y254        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.634 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.634    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X78Y254        FDRE                                         r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    encode_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        FDRE                                         r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y254        FDRE (Setup_fdre_C_D)        0.064    16.162    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         16.162    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                 11.529    

Slack (MET) :             11.692ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    encode_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y254        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     4.371 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.371    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X78Y254        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    encode_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y254        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    16.062    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         16.062    
                         arrival time                          -4.371    
  -------------------------------------------------------------------
                         slack                                 11.692    

Slack (MET) :             11.700ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    encode_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.743     4.377 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.377    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X78Y255        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    encode_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y255        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    16.076    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         16.076    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                 11.700    

Slack (MET) :             11.700ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    encode_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y254        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.743     4.377 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     4.377    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X78Y254        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    encode_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y254        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    16.076    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         16.076    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                 11.700    

Slack (MET) :             11.704ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.735ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    encode_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.735     4.369 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.369    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X78Y255        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    encode_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y255        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    16.072    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         16.072    
                         arrival time                          -4.369    
  -------------------------------------------------------------------
                         slack                                 11.704    

Slack (MET) :             11.704ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.735ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    encode_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y254        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.735     4.369 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.369    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X78Y254        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    encode_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y254        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    16.072    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         16.072    
                         arrival time                          -4.369    
  -------------------------------------------------------------------
                         slack                                 11.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    encode_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.166 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.166    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X78Y255        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    encode_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y255        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.994    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    encode_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y254        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.166 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.166    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X78Y254        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    encode_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y254        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.994    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    encode_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.171 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.171    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X78Y255        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    encode_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y255        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     0.997    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    encode_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y254        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.171 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.171    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X78Y254        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    encode_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y254        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     0.997    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    encode_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y254        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.171 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.171    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X78Y254        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    encode_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y254        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     0.989    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    encode_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.293 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.293    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X78Y255        FDRE                                         r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    encode_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        FDRE                                         r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y255        FDRE (Hold_fdre_C_D)         0.087     0.982    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    encode_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y254        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.293 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.293    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X78Y254        FDRE                                         r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    encode_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        FDRE                                         r  encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y254        FDRE (Hold_fdre_C_D)         0.087     0.982    encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q2_CLK0_GTREFCLK_PAD_P_IN
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { Q2_CLK0_GTREFCLK_PAD_P_IN }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         12.500      10.962     GTXE2_CHANNEL_X0Y8  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/GTREFCLK0
Min Period        n/a     BUFH/I                   n/a            1.409         12.500      11.091     BUFHCE_X0Y60        encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/refclk_buf/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         12.500      11.092     IBUFDS_GTE2_X0Y4    encode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/I
Min Period        n/a     FDRE/C                   n/a            0.700         12.500      11.800     SLICE_X78Y255       encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         12.500      11.800     SLICE_X78Y254       encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y254       encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y254       encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y254       encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y254       encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y254       encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y254       encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y254       encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y254       encode_support_i/encode_init_i/inst/encode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.111ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.395ns (11.654%)  route 2.994ns (88.346%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 36.766 - 33.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.058     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.271     4.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y179        FDRE (Prop_fdre_C_Q)         0.223     4.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.630     5.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y179        LUT6 (Prop_lut6_I0_O)        0.043     5.318 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.335     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y180        LUT5 (Prop_lut5_I0_O)        0.043     5.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.329     7.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X95Y181        LUT4 (Prop_lut4_I1_O)        0.043     7.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.277     7.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X94Y181        LUT6 (Prop_lut6_I5_O)        0.043     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.423     7.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X97Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585    35.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.098    36.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X97Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.496    37.262    
                         clock uncertainty           -0.035    37.226    
    SLICE_X97Y183        FDRE (Setup_fdre_C_R)       -0.304    36.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.922    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                 29.111    

Slack (MET) :             29.111ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.395ns (11.654%)  route 2.994ns (88.346%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 36.766 - 33.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.058     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.271     4.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y179        FDRE (Prop_fdre_C_Q)         0.223     4.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.630     5.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y179        LUT6 (Prop_lut6_I0_O)        0.043     5.318 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.335     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y180        LUT5 (Prop_lut5_I0_O)        0.043     5.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.329     7.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X95Y181        LUT4 (Prop_lut4_I1_O)        0.043     7.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.277     7.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X94Y181        LUT6 (Prop_lut6_I5_O)        0.043     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.423     7.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X97Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585    35.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.098    36.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X97Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.496    37.262    
                         clock uncertainty           -0.035    37.226    
    SLICE_X97Y183        FDRE (Setup_fdre_C_R)       -0.304    36.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.922    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                 29.111    

Slack (MET) :             29.111ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.395ns (11.654%)  route 2.994ns (88.346%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 36.766 - 33.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.058     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.271     4.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y179        FDRE (Prop_fdre_C_Q)         0.223     4.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.630     5.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y179        LUT6 (Prop_lut6_I0_O)        0.043     5.318 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.335     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y180        LUT5 (Prop_lut5_I0_O)        0.043     5.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.329     7.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X95Y181        LUT4 (Prop_lut4_I1_O)        0.043     7.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.277     7.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X94Y181        LUT6 (Prop_lut6_I5_O)        0.043     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.423     7.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X97Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585    35.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.098    36.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X97Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.496    37.262    
                         clock uncertainty           -0.035    37.226    
    SLICE_X97Y183        FDRE (Setup_fdre_C_R)       -0.304    36.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.922    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                 29.111    

Slack (MET) :             29.111ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.395ns (11.654%)  route 2.994ns (88.346%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 36.766 - 33.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.058     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.271     4.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y179        FDRE (Prop_fdre_C_Q)         0.223     4.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.630     5.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y179        LUT6 (Prop_lut6_I0_O)        0.043     5.318 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.335     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y180        LUT5 (Prop_lut5_I0_O)        0.043     5.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.329     7.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X95Y181        LUT4 (Prop_lut4_I1_O)        0.043     7.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.277     7.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X94Y181        LUT6 (Prop_lut6_I5_O)        0.043     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.423     7.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X97Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585    35.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.098    36.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X97Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.496    37.262    
                         clock uncertainty           -0.035    37.226    
    SLICE_X97Y183        FDRE (Setup_fdre_C_R)       -0.304    36.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.922    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                 29.111    

Slack (MET) :             29.111ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.395ns (11.654%)  route 2.994ns (88.346%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 36.766 - 33.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.058     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.271     4.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y179        FDRE (Prop_fdre_C_Q)         0.223     4.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.630     5.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y179        LUT6 (Prop_lut6_I0_O)        0.043     5.318 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.335     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y180        LUT5 (Prop_lut5_I0_O)        0.043     5.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.329     7.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X95Y181        LUT4 (Prop_lut4_I1_O)        0.043     7.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.277     7.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X94Y181        LUT6 (Prop_lut6_I5_O)        0.043     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.423     7.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X97Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585    35.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.098    36.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X97Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.496    37.262    
                         clock uncertainty           -0.035    37.226    
    SLICE_X97Y183        FDRE (Setup_fdre_C_R)       -0.304    36.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.922    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                 29.111    

Slack (MET) :             29.111ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.395ns (11.654%)  route 2.994ns (88.346%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 36.766 - 33.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.058     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.271     4.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y179        FDRE (Prop_fdre_C_Q)         0.223     4.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.630     5.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y179        LUT6 (Prop_lut6_I0_O)        0.043     5.318 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.335     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y180        LUT5 (Prop_lut5_I0_O)        0.043     5.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.329     7.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X95Y181        LUT4 (Prop_lut4_I1_O)        0.043     7.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.277     7.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X94Y181        LUT6 (Prop_lut6_I5_O)        0.043     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.423     7.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X97Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585    35.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.098    36.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X97Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.496    37.262    
                         clock uncertainty           -0.035    37.226    
    SLICE_X97Y183        FDRE (Setup_fdre_C_R)       -0.304    36.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.922    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                 29.111    

Slack (MET) :             29.448ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.360ns (12.175%)  route 2.597ns (87.825%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 36.763 - 33.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.058     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.271     4.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y179        FDRE (Prop_fdre_C_Q)         0.223     4.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.630     5.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y179        LUT6 (Prop_lut6_I0_O)        0.043     5.318 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.335     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y180        LUT5 (Prop_lut5_I0_O)        0.043     5.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.329     7.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X95Y181        LUT5 (Prop_lut5_I2_O)        0.051     7.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.303     7.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X95Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585    35.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.095    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X95Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.496    37.259    
                         clock uncertainty           -0.035    37.223    
    SLICE_X95Y180        FDRE (Setup_fdre_C_R)       -0.397    36.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         36.826    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                 29.448    

Slack (MET) :             29.448ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.360ns (12.175%)  route 2.597ns (87.825%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 36.763 - 33.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.058     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.271     4.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y179        FDRE (Prop_fdre_C_Q)         0.223     4.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.630     5.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y179        LUT6 (Prop_lut6_I0_O)        0.043     5.318 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.335     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y180        LUT5 (Prop_lut5_I0_O)        0.043     5.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.329     7.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X95Y181        LUT5 (Prop_lut5_I2_O)        0.051     7.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.303     7.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X95Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585    35.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.095    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X95Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.496    37.259    
                         clock uncertainty           -0.035    37.223    
    SLICE_X95Y180        FDRE (Setup_fdre_C_R)       -0.397    36.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         36.826    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                 29.448    

Slack (MET) :             29.448ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.360ns (12.175%)  route 2.597ns (87.825%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 36.763 - 33.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.058     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.271     4.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y179        FDRE (Prop_fdre_C_Q)         0.223     4.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.630     5.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y179        LUT6 (Prop_lut6_I0_O)        0.043     5.318 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.335     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y180        LUT5 (Prop_lut5_I0_O)        0.043     5.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.329     7.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X95Y181        LUT5 (Prop_lut5_I2_O)        0.051     7.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.303     7.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X95Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585    35.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.095    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X95Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                         clock pessimism              0.496    37.259    
                         clock uncertainty           -0.035    37.223    
    SLICE_X95Y180        FDRE (Setup_fdre_C_R)       -0.397    36.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]
  -------------------------------------------------------------------
                         required time                         36.826    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                 29.448    

Slack (MET) :             29.448ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.360ns (12.175%)  route 2.597ns (87.825%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 36.763 - 33.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.058     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.271     4.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y179        FDRE (Prop_fdre_C_Q)         0.223     4.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.630     5.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y179        LUT6 (Prop_lut6_I0_O)        0.043     5.318 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.335     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y180        LUT5 (Prop_lut5_I0_O)        0.043     5.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.329     7.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X95Y181        LUT5 (Prop_lut5_I2_O)        0.051     7.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.303     7.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X95Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585    35.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.095    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X95Y180        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
                         clock pessimism              0.496    37.259    
                         clock uncertainty           -0.035    37.223    
    SLICE_X95Y180        FDRE (Setup_fdre_C_R)       -0.397    36.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]
  -------------------------------------------------------------------
                         required time                         36.826    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                 29.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.464%)  route 0.102ns (50.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.620     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.550     2.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X111Y181       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y181       FDCE (Prop_fdce_C_Q)         0.100     2.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.102     2.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X110Y180       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.905     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.747     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X110Y180       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.475     2.207    
    SLICE_X110Y180       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.895%)  route 0.095ns (51.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.620     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.550     2.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X111Y181       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y181       FDCE (Prop_fdce_C_Q)         0.091     2.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.095     2.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X110Y181       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.905     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.748     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X110Y181       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.476     2.207    
    SLICE_X110Y181       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.166%)  route 0.102ns (52.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.620     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.551     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X111Y182       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y182       FDCE (Prop_fdce_C_Q)         0.091     2.288 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.102     2.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X110Y182       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.905     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.749     2.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X110Y182       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.476     2.208    
    SLICE_X110Y182       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.779%)  route 0.145ns (59.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.620     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.550     2.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X111Y181       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y181       FDCE (Prop_fdce_C_Q)         0.100     2.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.145     2.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X110Y180       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.905     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.747     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X110Y180       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.475     2.207    
    SLICE_X110Y180       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.620     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.541     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y177       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y177       FDRE (Prop_fdre_C_Q)         0.100     2.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.055     2.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X101Y177       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.905     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.739     2.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y177       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                         clock pessimism             -0.487     2.187    
    SLICE_X101Y177       FDRE (Hold_fdre_C_D)         0.047     2.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.620     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.534     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X89Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y174        FDCE (Prop_fdce_C_Q)         0.100     2.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X89Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.905     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.730     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X89Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.485     2.180    
    SLICE_X89Y174        FDCE (Hold_fdce_C_D)         0.047     2.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.620     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.548     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X111Y179       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y179       FDCE (Prop_fdce_C_Q)         0.100     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X111Y179       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.905     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.746     2.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X111Y179       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.487     2.194    
    SLICE_X111Y179       FDCE (Hold_fdce_C_D)         0.047     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.620     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.552     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X113Y182       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y182       FDPE (Prop_fdpe_C_Q)         0.100     2.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X113Y182       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.905     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.750     2.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X113Y182       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.487     2.198    
    SLICE_X113Y182       FDPE (Hold_fdpe_C_D)         0.047     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.620     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.548     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X107Y180       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y180       FDRE (Prop_fdre_C_Q)         0.100     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     2.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X107Y180       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.905     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.746     2.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X107Y180       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.487     2.194    
    SLICE_X107Y180       FDRE (Hold_fdre_C_D)         0.047     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.620     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.549     2.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X112Y179       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y179       FDCE (Prop_fdce_C_Q)         0.100     2.295 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.057     2.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X112Y179       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.905     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.747     2.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X112Y179       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.487     2.195    
    SLICE_X112Y179       FDCE (Hold_fdce_C_D)         0.047     2.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y2   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X87Y179   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X87Y179   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X87Y179   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X87Y179   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[6]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X105Y179  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X103Y180  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X104Y179  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X103Y178  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X105Y177  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y180  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y180  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y180  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y180  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  drpclk_in_i
  To Clock:  drpclk_in_i

Setup :            0  Failing Endpoints,  Worst Slack        7.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.576ns (24.094%)  route 1.815ns (75.906%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 14.338 - 10.000 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.447     4.745    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X138Y261       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y261       FDRE (Prop_fdre_C_Q)         0.259     5.004 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg/Q
                         net (fo=4, routed)           0.556     5.560    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg_n_0
    SLICE_X141Y258       LUT3 (Prop_lut3_I2_O)        0.043     5.603 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_10/O
                         net (fo=1, routed)           0.533     6.136    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_10_n_0
    SLICE_X144Y258       LUT6 (Prop_lut6_I0_O)        0.043     6.179 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_6/O
                         net (fo=1, routed)           0.000     6.179    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_6_n_0
    SLICE_X144Y258       MUXF7 (Prop_muxf7_I0_O)      0.107     6.286 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.436     6.723    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X144Y259       LUT5 (Prop_lut5_I1_O)        0.124     6.847 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.289     7.135    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_cplllock_n_1
    SLICE_X140Y258       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.279    14.338    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X140Y258       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.361    14.700    
                         clock uncertainty           -0.035    14.664    
    SLICE_X140Y258       FDRE (Setup_fdre_C_CE)      -0.201    14.463    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.576ns (24.094%)  route 1.815ns (75.906%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 14.338 - 10.000 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.447     4.745    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X138Y261       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y261       FDRE (Prop_fdre_C_Q)         0.259     5.004 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg/Q
                         net (fo=4, routed)           0.556     5.560    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg_n_0
    SLICE_X141Y258       LUT3 (Prop_lut3_I2_O)        0.043     5.603 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_10/O
                         net (fo=1, routed)           0.533     6.136    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_10_n_0
    SLICE_X144Y258       LUT6 (Prop_lut6_I0_O)        0.043     6.179 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_6/O
                         net (fo=1, routed)           0.000     6.179    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_6_n_0
    SLICE_X144Y258       MUXF7 (Prop_muxf7_I0_O)      0.107     6.286 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.436     6.723    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X144Y259       LUT5 (Prop_lut5_I1_O)        0.124     6.847 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.289     7.135    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_cplllock_n_1
    SLICE_X140Y258       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.279    14.338    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X140Y258       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism              0.361    14.700    
                         clock uncertainty           -0.035    14.664    
    SLICE_X140Y258       FDRE (Setup_fdre_C_CE)      -0.201    14.463    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.576ns (24.094%)  route 1.815ns (75.906%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 14.338 - 10.000 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.447     4.745    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X138Y261       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y261       FDRE (Prop_fdre_C_Q)         0.259     5.004 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg/Q
                         net (fo=4, routed)           0.556     5.560    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg_n_0
    SLICE_X141Y258       LUT3 (Prop_lut3_I2_O)        0.043     5.603 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_10/O
                         net (fo=1, routed)           0.533     6.136    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_10_n_0
    SLICE_X144Y258       LUT6 (Prop_lut6_I0_O)        0.043     6.179 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_6/O
                         net (fo=1, routed)           0.000     6.179    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_6_n_0
    SLICE_X144Y258       MUXF7 (Prop_muxf7_I0_O)      0.107     6.286 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.436     6.723    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X144Y259       LUT5 (Prop_lut5_I1_O)        0.124     6.847 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.289     7.135    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_cplllock_n_1
    SLICE_X140Y258       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.279    14.338    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X140Y258       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                         clock pessimism              0.361    14.700    
                         clock uncertainty           -0.035    14.664    
    SLICE_X140Y258       FDRE (Setup_fdre_C_CE)      -0.201    14.463    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.333ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.576ns (24.143%)  route 1.810ns (75.857%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 14.338 - 10.000 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.447     4.745    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X138Y261       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y261       FDRE (Prop_fdre_C_Q)         0.259     5.004 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg/Q
                         net (fo=4, routed)           0.556     5.560    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg_n_0
    SLICE_X141Y258       LUT3 (Prop_lut3_I2_O)        0.043     5.603 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_10/O
                         net (fo=1, routed)           0.533     6.136    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_10_n_0
    SLICE_X144Y258       LUT6 (Prop_lut6_I0_O)        0.043     6.179 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_6/O
                         net (fo=1, routed)           0.000     6.179    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_6_n_0
    SLICE_X144Y258       MUXF7 (Prop_muxf7_I0_O)      0.107     6.286 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.436     6.723    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X144Y259       LUT5 (Prop_lut5_I1_O)        0.124     6.847 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.284     7.130    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_cplllock_n_1
    SLICE_X140Y259       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.279    14.338    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X140Y259       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.361    14.700    
                         clock uncertainty           -0.035    14.664    
    SLICE_X140Y259       FDRE (Setup_fdre_C_CE)      -0.201    14.463    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -7.130    
  -------------------------------------------------------------------
                         slack                                  7.333    

Slack (MET) :             7.428ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDSE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.541ns (23.635%)  route 1.748ns (76.365%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 14.340 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.451     4.749    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X139Y253       FDSE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y253       FDSE (Prop_fdse_C_Q)         0.223     4.972 f  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg/Q
                         net (fo=34, routed)          0.672     5.643    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0
    SLICE_X140Y252       LUT3 (Prop_lut3_I1_O)        0.043     5.686 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_12/O
                         net (fo=1, routed)           0.533     6.219    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_12_n_0
    SLICE_X139Y252       LUT6 (Prop_lut6_I0_O)        0.043     6.262 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     6.262    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9_n_0
    SLICE_X139Y252       MUXF7 (Prop_muxf7_I1_O)      0.108     6.370 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.237     6.607    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]
    SLICE_X139Y252       LUT5 (Prop_lut5_I2_O)        0.124     6.731 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.307     7.038    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X141Y252       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.281    14.340    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X141Y252       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              0.361    14.702    
                         clock uncertainty           -0.035    14.666    
    SLICE_X141Y252       FDRE (Setup_fdre_C_CE)      -0.201    14.465    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                  7.428    

Slack (MET) :             7.428ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDSE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.541ns (23.635%)  route 1.748ns (76.365%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 14.340 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.451     4.749    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X139Y253       FDSE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y253       FDSE (Prop_fdse_C_Q)         0.223     4.972 f  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg/Q
                         net (fo=34, routed)          0.672     5.643    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0
    SLICE_X140Y252       LUT3 (Prop_lut3_I1_O)        0.043     5.686 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_12/O
                         net (fo=1, routed)           0.533     6.219    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_12_n_0
    SLICE_X139Y252       LUT6 (Prop_lut6_I0_O)        0.043     6.262 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     6.262    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9_n_0
    SLICE_X139Y252       MUXF7 (Prop_muxf7_I1_O)      0.108     6.370 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.237     6.607    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]
    SLICE_X139Y252       LUT5 (Prop_lut5_I2_O)        0.124     6.731 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.307     7.038    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X141Y252       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.281    14.340    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X141Y252       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.361    14.702    
                         clock uncertainty           -0.035    14.666    
    SLICE_X141Y252       FDRE (Setup_fdre_C_CE)      -0.201    14.465    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                  7.428    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_out_2ms_reg/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.466ns (20.205%)  route 1.840ns (79.795%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 14.338 - 10.000 ) 
    Source Clock Delay      (SCD):    4.746ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.448     4.746    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X137Y260       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y260       FDRE (Prop_fdre_C_Q)         0.223     4.969 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/Q
                         net (fo=5, routed)           0.536     5.505    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[6]
    SLICE_X136Y262       LUT4 (Prop_lut4_I0_O)        0.051     5.556 f  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_out_2ms_i_5/O
                         net (fo=1, routed)           0.443     5.999    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_out_2ms_i_5_n_0
    SLICE_X136Y261       LUT5 (Prop_lut5_I3_O)        0.138     6.137 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_out_2ms_i_2/O
                         net (fo=1, routed)           0.560     6.697    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_out_2ms
    SLICE_X141Y258       LUT3 (Prop_lut3_I1_O)        0.054     6.751 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_out_2ms_i_1__0/O
                         net (fo=1, routed)           0.302     7.052    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_out_2ms_i_1__0_n_0
    SLICE_X141Y258       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_out_2ms_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.279    14.338    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X141Y258       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_out_2ms_reg/C
                         clock pessimism              0.361    14.700    
                         clock uncertainty           -0.035    14.664    
    SLICE_X141Y258       FDRE (Setup_fdre_C_D)       -0.116    14.548    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/time_out_2ms_reg
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             7.538ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDSE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.541ns (24.832%)  route 1.638ns (75.168%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 14.340 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.451     4.749    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X139Y253       FDSE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y253       FDSE (Prop_fdse_C_Q)         0.223     4.972 f  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg/Q
                         net (fo=34, routed)          0.672     5.643    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0
    SLICE_X140Y252       LUT3 (Prop_lut3_I1_O)        0.043     5.686 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_12/O
                         net (fo=1, routed)           0.533     6.219    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_12_n_0
    SLICE_X139Y252       LUT6 (Prop_lut6_I0_O)        0.043     6.262 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     6.262    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9_n_0
    SLICE_X139Y252       MUXF7 (Prop_muxf7_I1_O)      0.108     6.370 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.237     6.607    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]
    SLICE_X139Y252       LUT5 (Prop_lut5_I2_O)        0.124     6.731 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.196     6.927    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X140Y252       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.281    14.340    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X140Y252       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism              0.361    14.702    
                         clock uncertainty           -0.035    14.666    
    SLICE_X140Y252       FDRE (Setup_fdre_C_CE)      -0.201    14.465    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                  7.538    

Slack (MET) :             7.538ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDSE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.541ns (24.832%)  route 1.638ns (75.168%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 14.340 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.451     4.749    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X139Y253       FDSE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y253       FDSE (Prop_fdse_C_Q)         0.223     4.972 f  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg/Q
                         net (fo=34, routed)          0.672     5.643    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0
    SLICE_X140Y252       LUT3 (Prop_lut3_I1_O)        0.043     5.686 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_12/O
                         net (fo=1, routed)           0.533     6.219    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_12_n_0
    SLICE_X139Y252       LUT6 (Prop_lut6_I0_O)        0.043     6.262 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     6.262    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9_n_0
    SLICE_X139Y252       MUXF7 (Prop_muxf7_I1_O)      0.108     6.370 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.237     6.607    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]
    SLICE_X139Y252       LUT5 (Prop_lut5_I2_O)        0.124     6.731 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.196     6.927    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X140Y252       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.281    14.340    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X140Y252       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                         clock pessimism              0.361    14.702    
                         clock uncertainty           -0.035    14.666    
    SLICE_X140Y252       FDRE (Setup_fdre_C_CE)      -0.201    14.465    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                  7.538    

Slack (MET) :             7.630ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_rx_cdrlock_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_rx_cdrlock_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.352ns (15.154%)  route 1.971ns (84.846%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 14.340 - 10.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.450     4.748    encode_support_i/encode_init_i/inst/sysclk_in
    SLICE_X141Y256       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rx_cdrlock_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y256       FDRE (Prop_fdre_C_Q)         0.223     4.971 r  encode_support_i/encode_init_i/inst/gt0_rx_cdrlock_counter_reg[30]/Q
                         net (fo=2, routed)           0.460     5.430    encode_support_i/encode_init_i/inst/gt0_rx_cdrlock_counter_reg_n_0_[30]
    SLICE_X144Y256       LUT4 (Prop_lut4_I3_O)        0.043     5.473 r  encode_support_i/encode_init_i/inst/gt0_rx_cdrlock_counter[31]_i_8/O
                         net (fo=1, routed)           0.265     5.738    encode_support_i/encode_init_i/inst/gt0_rx_cdrlock_counter[31]_i_8_n_0
    SLICE_X145Y256       LUT5 (Prop_lut5_I4_O)        0.043     5.781 r  encode_support_i/encode_init_i/inst/gt0_rx_cdrlock_counter[31]_i_3/O
                         net (fo=33, routed)          1.246     7.027    encode_support_i/encode_init_i/inst/gt0_rx_cdrlock_counter[31]_i_3_n_0
    SLICE_X144Y251       LUT5 (Prop_lut5_I1_O)        0.043     7.070 r  encode_support_i/encode_init_i/inst/gt0_rx_cdrlock_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     7.070    encode_support_i/encode_init_i/inst/gt0_rx_cdrlock_counter[7]
    SLICE_X144Y251       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rx_cdrlock_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.281    14.340    encode_support_i/encode_init_i/inst/sysclk_in
    SLICE_X144Y251       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rx_cdrlock_counter_reg[7]/C
                         clock pessimism              0.361    14.702    
                         clock uncertainty           -0.035    14.666    
    SLICE_X144Y251       FDRE (Setup_fdre_C_D)        0.034    14.700    encode_support_i/encode_init_i/inst/gt0_rx_cdrlock_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -7.070    
  -------------------------------------------------------------------
                         slack                                  7.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.283ns (60.146%)  route 0.188ns (39.854%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.578     2.075    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X137Y249       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y249       FDRE (Prop_fdre_C_Q)         0.100     2.175 f  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[1]/Q
                         net (fo=2, routed)           0.187     2.362    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[1]
    SLICE_X137Y249       LUT1 (Prop_lut1_I0_O)        0.028     2.390 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_10__0/O
                         net (fo=1, routed)           0.000     2.390    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_10__0_n_0
    SLICE_X137Y249       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     2.504 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     2.505    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__0_n_0
    SLICE_X137Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.546 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.546    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__0_n_7
    SLICE_X137Y250       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.884     2.538    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X137Y250       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[4]/C
                         clock pessimism             -0.164     2.373    
    SLICE_X137Y250       FDRE (Hold_fdre_C_D)         0.071     2.444    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.658     2.155    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X141Y250       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y250       FDRE (Prop_fdre_C_Q)         0.100     2.255 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.310    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync1
    SLICE_X141Y250       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.884     2.538    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X141Y250       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.382     2.155    
    SLICE_X141Y250       FDRE (Hold_fdre_C_D)         0.047     2.202    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.658     2.155    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X141Y251       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y251       FDRE (Prop_fdre_C_Q)         0.100     2.255 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.310    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync1
    SLICE_X141Y251       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.884     2.538    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X141Y251       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/C
                         clock pessimism             -0.382     2.155    
    SLICE_X141Y251       FDRE (Hold_fdre_C_D)         0.047     2.202    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.657     2.154    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/sysclk_in
    SLICE_X141Y255       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y255       FDRE (Prop_fdre_C_Q)         0.100     2.254 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.309    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync1
    SLICE_X141Y255       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.883     2.537    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/sysclk_in
    SLICE_X141Y255       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg2/C
                         clock pessimism             -0.382     2.154    
    SLICE_X141Y255       FDRE (Hold_fdre_C_D)         0.047     2.201    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.535ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.656     2.153    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X135Y258       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y258       FDRE (Prop_fdre_C_Q)         0.100     2.253 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.308    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X135Y258       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.881     2.535    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X135Y258       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.381     2.153    
    SLICE_X135Y258       FDRE (Hold_fdre_C_D)         0.047     2.200    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.656     2.153    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X137Y258       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y258       FDRE (Prop_fdre_C_Q)         0.100     2.253 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.308    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X137Y258       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.882     2.536    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X137Y258       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.382     2.153    
    SLICE_X137Y258       FDRE (Hold_fdre_C_D)         0.047     2.200    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.294ns (61.057%)  route 0.188ns (38.943%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.578     2.075    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X137Y249       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y249       FDRE (Prop_fdre_C_Q)         0.100     2.175 f  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[1]/Q
                         net (fo=2, routed)           0.187     2.362    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[1]
    SLICE_X137Y249       LUT1 (Prop_lut1_I0_O)        0.028     2.390 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_10__0/O
                         net (fo=1, routed)           0.000     2.390    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_10__0_n_0
    SLICE_X137Y249       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     2.504 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     2.505    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__0_n_0
    SLICE_X137Y250       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.557 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.557    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__0_n_5
    SLICE_X137Y250       FDSE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.884     2.538    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X137Y250       FDSE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[6]/C
                         clock pessimism             -0.164     2.373    
    SLICE_X137Y250       FDSE (Hold_fdse_C_D)         0.071     2.444    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.657     2.154    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/sysclk_in
    SLICE_X140Y255       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y255       FDRE (Prop_fdre_C_Q)         0.100     2.254 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1/Q
                         net (fo=1, routed)           0.060     2.315    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync1
    SLICE_X140Y255       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.883     2.537    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/sysclk_in
    SLICE_X140Y255       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg2/C
                         clock pessimism             -0.382     2.154    
    SLICE_X140Y255       FDRE (Hold_fdre_C_D)         0.047     2.201    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.657     2.154    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X144Y254       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y254       FDRE (Prop_fdre_C_Q)         0.100     2.254 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.060     2.315    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X144Y254       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.883     2.537    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X144Y254       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.382     2.154    
    SLICE_X144Y254       FDRE (Hold_fdre_C_D)         0.047     2.201    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.528%)  route 0.083ns (39.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.656     2.153    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X139Y259       FDCE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y259       FDCE (Prop_fdce_C_Q)         0.100     2.253 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/Q
                         net (fo=4, routed)           0.083     2.337    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/init_wait_count_reg__0[5]
    SLICE_X138Y259       LUT6 (Prop_lut6_I2_O)        0.028     2.365 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/init_wait_count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.365    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/p_0_in[6]
    SLICE_X138Y259       FDCE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.882     2.536    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X138Y259       FDCE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.371     2.164    
    SLICE_X138Y259       FDCE (Hold_fdce_C_D)         0.087     2.251    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         drpclk_in_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DRP_CLK_IN_P }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK          n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y8  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y8  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK   n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y2   encode_support_i/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     BUFG/I                        n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0       DRP_CLK_BUFG/I
Min Period        n/a     FDCE/C                        n/a            0.750         10.000      9.250      SLICE_X122Y250      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
Min Period        n/a     FDCE/C                        n/a            0.750         10.000      9.250      SLICE_X122Y250      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X129Y254      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[1]/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X129Y254      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[3]/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X130Y254      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[8]/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X141Y250      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X141Y250      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X141Y250      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X141Y250      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X140Y255      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X140Y255      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X140Y255      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X141Y251      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X141Y251      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X141Y251      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X136Y250      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X144Y250      encode_support_i/encode_init_i/inst/gt0_rx_cdrlock_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X142Y252      encode_support_i/encode_init_i/inst/gt0_rx_cdrlock_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X142Y252      encode_support_i/encode_init_i/inst/gt0_rx_cdrlock_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X144Y252      encode_support_i/encode_init_i/inst/gt0_rx_cdrlock_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X142Y250      encode_support_i/encode_init_i/inst/gt0_rx_cdrlock_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X144Y250      encode_support_i/encode_init_i/inst/gt0_rx_cdrlock_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X142Y250      encode_support_i/encode_init_i/inst/gt0_rx_cdrlock_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X142Y250      encode_support_i/encode_init_i/inst/gt0_rx_cdrlock_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X142Y251      encode_support_i/encode_init_i/inst/gt0_rx_cdrlock_counter_reg[5]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X142Y251      encode_support_i/encode_init_i/inst/gt0_rx_cdrlock_counter_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
  To Clock:  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       17.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.698ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.388ns (18.806%)  route 1.675ns (81.194%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 22.405 - 20.000 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.449     2.661    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y252       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y252       FDRE (Prop_fdre_C_Q)         0.259     2.920 f  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.628     3.548    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X135Y252       LUT4 (Prop_lut4_I3_O)        0.043     3.591 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.438     4.029    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X135Y251       LUT5 (Prop_lut5_I0_O)        0.043     4.072 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.156     4.228    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X135Y251       LUT2 (Prop_lut2_I0_O)        0.043     4.271 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.453     4.724    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X134Y254       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.278    22.405    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y254       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.231    22.636    
                         clock uncertainty           -0.035    22.601    
    SLICE_X134Y254       FDRE (Setup_fdre_C_CE)      -0.178    22.423    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                          -4.724    
  -------------------------------------------------------------------
                         slack                                 17.698    

Slack (MET) :             17.783ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.388ns (19.614%)  route 1.590ns (80.386%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 22.405 - 20.000 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.449     2.661    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y252       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y252       FDRE (Prop_fdre_C_Q)         0.259     2.920 f  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.628     3.548    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X135Y252       LUT4 (Prop_lut4_I3_O)        0.043     3.591 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.438     4.029    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X135Y251       LUT5 (Prop_lut5_I0_O)        0.043     4.072 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.156     4.228    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X135Y251       LUT2 (Prop_lut2_I0_O)        0.043     4.271 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.368     4.639    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X134Y253       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.278    22.405    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y253       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.231    22.636    
                         clock uncertainty           -0.035    22.601    
    SLICE_X134Y253       FDRE (Setup_fdre_C_CE)      -0.178    22.423    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                          -4.639    
  -------------------------------------------------------------------
                         slack                                 17.783    

Slack (MET) :             17.783ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.388ns (19.614%)  route 1.590ns (80.386%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 22.405 - 20.000 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.449     2.661    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y252       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y252       FDRE (Prop_fdre_C_Q)         0.259     2.920 f  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.628     3.548    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X135Y252       LUT4 (Prop_lut4_I3_O)        0.043     3.591 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.438     4.029    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X135Y251       LUT5 (Prop_lut5_I0_O)        0.043     4.072 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.156     4.228    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X135Y251       LUT2 (Prop_lut2_I0_O)        0.043     4.271 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.368     4.639    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X134Y253       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.278    22.405    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y253       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.231    22.636    
                         clock uncertainty           -0.035    22.601    
    SLICE_X134Y253       FDRE (Setup_fdre_C_CE)      -0.178    22.423    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                          -4.639    
  -------------------------------------------------------------------
                         slack                                 17.783    

Slack (MET) :             17.783ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.388ns (19.614%)  route 1.590ns (80.386%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 22.405 - 20.000 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.449     2.661    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y252       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y252       FDRE (Prop_fdre_C_Q)         0.259     2.920 f  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.628     3.548    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X135Y252       LUT4 (Prop_lut4_I3_O)        0.043     3.591 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.438     4.029    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X135Y251       LUT5 (Prop_lut5_I0_O)        0.043     4.072 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.156     4.228    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X135Y251       LUT2 (Prop_lut2_I0_O)        0.043     4.271 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.368     4.639    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X134Y253       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.278    22.405    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y253       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.231    22.636    
                         clock uncertainty           -0.035    22.601    
    SLICE_X134Y253       FDRE (Setup_fdre_C_CE)      -0.178    22.423    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                          -4.639    
  -------------------------------------------------------------------
                         slack                                 17.783    

Slack (MET) :             17.783ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.388ns (19.614%)  route 1.590ns (80.386%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 22.405 - 20.000 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.449     2.661    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y252       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y252       FDRE (Prop_fdre_C_Q)         0.259     2.920 f  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.628     3.548    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X135Y252       LUT4 (Prop_lut4_I3_O)        0.043     3.591 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.438     4.029    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X135Y251       LUT5 (Prop_lut5_I0_O)        0.043     4.072 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.156     4.228    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X135Y251       LUT2 (Prop_lut2_I0_O)        0.043     4.271 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.368     4.639    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X134Y253       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.278    22.405    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y253       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.231    22.636    
                         clock uncertainty           -0.035    22.601    
    SLICE_X134Y253       FDRE (Setup_fdre_C_CE)      -0.178    22.423    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                          -4.639    
  -------------------------------------------------------------------
                         slack                                 17.783    

Slack (MET) :             17.843ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.388ns (20.217%)  route 1.531ns (79.783%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 22.405 - 20.000 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.449     2.661    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y252       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y252       FDRE (Prop_fdre_C_Q)         0.259     2.920 f  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.628     3.548    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X135Y252       LUT4 (Prop_lut4_I3_O)        0.043     3.591 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.438     4.029    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X135Y251       LUT5 (Prop_lut5_I0_O)        0.043     4.072 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.156     4.228    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X135Y251       LUT2 (Prop_lut2_I0_O)        0.043     4.271 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.309     4.580    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X134Y251       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.278    22.405    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y251       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.231    22.636    
                         clock uncertainty           -0.035    22.601    
    SLICE_X134Y251       FDRE (Setup_fdre_C_CE)      -0.178    22.423    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                          -4.580    
  -------------------------------------------------------------------
                         slack                                 17.843    

Slack (MET) :             17.843ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.388ns (20.217%)  route 1.531ns (79.783%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 22.405 - 20.000 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.449     2.661    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y252       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y252       FDRE (Prop_fdre_C_Q)         0.259     2.920 f  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.628     3.548    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X135Y252       LUT4 (Prop_lut4_I3_O)        0.043     3.591 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.438     4.029    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X135Y251       LUT5 (Prop_lut5_I0_O)        0.043     4.072 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.156     4.228    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X135Y251       LUT2 (Prop_lut2_I0_O)        0.043     4.271 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.309     4.580    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X134Y251       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.278    22.405    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y251       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.231    22.636    
                         clock uncertainty           -0.035    22.601    
    SLICE_X134Y251       FDRE (Setup_fdre_C_CE)      -0.178    22.423    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                          -4.580    
  -------------------------------------------------------------------
                         slack                                 17.843    

Slack (MET) :             17.843ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.388ns (20.217%)  route 1.531ns (79.783%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 22.405 - 20.000 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.449     2.661    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y252       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y252       FDRE (Prop_fdre_C_Q)         0.259     2.920 f  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.628     3.548    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X135Y252       LUT4 (Prop_lut4_I3_O)        0.043     3.591 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.438     4.029    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X135Y251       LUT5 (Prop_lut5_I0_O)        0.043     4.072 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.156     4.228    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X135Y251       LUT2 (Prop_lut2_I0_O)        0.043     4.271 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.309     4.580    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X134Y251       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.278    22.405    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y251       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.231    22.636    
                         clock uncertainty           -0.035    22.601    
    SLICE_X134Y251       FDRE (Setup_fdre_C_CE)      -0.178    22.423    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                          -4.580    
  -------------------------------------------------------------------
                         slack                                 17.843    

Slack (MET) :             17.843ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.388ns (20.217%)  route 1.531ns (79.783%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 22.405 - 20.000 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.449     2.661    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y252       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y252       FDRE (Prop_fdre_C_Q)         0.259     2.920 f  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.628     3.548    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X135Y252       LUT4 (Prop_lut4_I3_O)        0.043     3.591 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.438     4.029    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X135Y251       LUT5 (Prop_lut5_I0_O)        0.043     4.072 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.156     4.228    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X135Y251       LUT2 (Prop_lut2_I0_O)        0.043     4.271 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.309     4.580    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X134Y251       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.278    22.405    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y251       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.231    22.636    
                         clock uncertainty           -0.035    22.601    
    SLICE_X134Y251       FDRE (Setup_fdre_C_CE)      -0.178    22.423    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                          -4.580    
  -------------------------------------------------------------------
                         slack                                 17.843    

Slack (MET) :             17.868ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.388ns (20.217%)  route 1.531ns (79.783%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 22.405 - 20.000 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.449     2.661    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y252       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y252       FDRE (Prop_fdre_C_Q)         0.259     2.920 f  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.628     3.548    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X135Y252       LUT4 (Prop_lut4_I3_O)        0.043     3.591 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.438     4.029    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X135Y251       LUT5 (Prop_lut5_I0_O)        0.043     4.072 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.156     4.228    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X135Y251       LUT2 (Prop_lut2_I0_O)        0.043     4.271 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.309     4.580    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X134Y252       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.278    22.405    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y252       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.256    22.661    
                         clock uncertainty           -0.035    22.626    
    SLICE_X134Y252       FDRE (Setup_fdre_C_CE)      -0.178    22.448    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.448    
                         arrival time                          -4.580    
  -------------------------------------------------------------------
                         slack                                 17.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.576     1.143    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X135Y249       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y249       FDRE (Prop_fdre_C_Q)         0.100     1.243 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.298    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X135Y249       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.781     1.392    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X135Y249       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.249     1.143    
    SLICE_X135Y249       FDRE (Hold_fdre_C_D)         0.047     1.190    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.656     1.223    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X135Y250       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y250       FDRE (Prop_fdre_C_Q)         0.100     1.323 r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.378    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X135Y250       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.881     1.492    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X135Y250       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.269     1.223    
    SLICE_X135Y250       FDRE (Hold_fdre_C_D)         0.047     1.270    encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gt0_rxresetdone_r3_reg/D
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.562     1.129    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.100     1.229 r  gt0_rxresetdone_r2_reg/Q
                         net (fo=1, routed)           0.060     1.289    gt0_rxresetdone_r2
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.765     1.376    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
                         clock pessimism             -0.247     1.129    
    SLICE_X128Y221       FDCE (Hold_fdce_C_D)         0.047     1.176    gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 gt0_frame_gen/tx_data_ram_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gt0_frame_gen/TX_DATA_OUT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.419%)  route 0.102ns (50.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.654     1.221    gt0_frame_gen/GT0_RXUSRCLK2_OUT
    SLICE_X143Y259       FDRE                                         r  gt0_frame_gen/tx_data_ram_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y259       FDRE (Prop_fdre_C_Q)         0.100     1.321 r  gt0_frame_gen/tx_data_ram_r_reg[24]/Q
                         net (fo=1, routed)           0.102     1.423    gt0_frame_gen/tx_data_ram_r_reg_n_0_[24]
    SLICE_X144Y259       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.880     1.491    gt0_frame_gen/GT0_RXUSRCLK2_OUT
    SLICE_X144Y259       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[24]/C
                         clock pessimism             -0.237     1.254    
    SLICE_X144Y259       FDRE (Hold_fdre_C_D)         0.044     1.298    gt0_frame_gen/TX_DATA_OUT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.654     1.221    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X134Y259       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y259       FDRE (Prop_fdre_C_Q)         0.118     1.339 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.394    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X134Y259       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.879     1.490    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X134Y259       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.269     1.221    
    SLICE_X134Y259       FDRE (Hold_fdre_C_D)         0.042     1.263    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.654     1.221    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X136Y258       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y258       FDRE (Prop_fdre_C_Q)         0.118     1.339 r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.394    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X136Y258       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.880     1.491    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X136Y258       FDRE                                         r  encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.270     1.221    
    SLICE_X136Y258       FDRE (Hold_fdre_C_D)         0.042     1.263    encode_support_i/encode_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 gt0_frame_gen/TX_DATA_OUT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXDATA[4]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.100ns (25.053%)  route 0.299ns (74.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.653     1.220    gt0_frame_gen/GT0_RXUSRCLK2_OUT
    SLICE_X145Y261       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y261       FDRE (Prop_fdre_C_Q)         0.100     1.320 r  gt0_frame_gen/TX_DATA_OUT_reg[20]/Q
                         net (fo=1, routed)           0.299     1.619    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_txdata_in[4]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXDATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.052     1.663    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_txusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.256     1.407    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[4])
                                                      0.078     1.485    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 gt0_frame_gen/TX_DATA_OUT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXDATA[9]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.100ns (24.931%)  route 0.301ns (75.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.654     1.221    gt0_frame_gen/GT0_RXUSRCLK2_OUT
    SLICE_X145Y259       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y259       FDRE (Prop_fdre_C_Q)         0.100     1.321 r  gt0_frame_gen/TX_DATA_OUT_reg[25]/Q
                         net (fo=1, routed)           0.301     1.622    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_txdata_in[9]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXDATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.052     1.663    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_txusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.256     1.407    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[9])
                                                      0.078     1.485    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 gt0_frame_gen/TX_DATA_OUT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXDATA[11]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.100ns (24.869%)  route 0.302ns (75.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.654     1.221    gt0_frame_gen/GT0_RXUSRCLK2_OUT
    SLICE_X145Y259       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y259       FDRE (Prop_fdre_C_Q)         0.100     1.321 r  gt0_frame_gen/TX_DATA_OUT_reg[27]/Q
                         net (fo=1, routed)           0.302     1.623    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_txdata_in[11]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXDATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.052     1.663    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_txusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.256     1.407    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[11])
                                                      0.078     1.485    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 gt0_frame_gen/system_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gt0_frame_gen/system_reset_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.651     1.218    gt0_frame_gen/GT0_RXUSRCLK2_OUT
    SLICE_X142Y264       FDRE                                         r  gt0_frame_gen/system_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y264       FDRE (Prop_fdre_C_Q)         0.107     1.325 r  gt0_frame_gen/system_reset_r_reg/Q
                         net (fo=1, routed)           0.054     1.379    gt0_frame_gen/system_reset_r
    SLICE_X142Y264       FDRE                                         r  gt0_frame_gen/system_reset_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.876     1.487    gt0_frame_gen/GT0_RXUSRCLK2_OUT
    SLICE_X142Y264       FDRE                                         r  gt0_frame_gen/system_reset_r2_reg/C
                         clock pessimism             -0.269     1.218    
    SLICE_X142Y264       FDRE (Hold_fdre_C_D)         0.023     1.241    gt0_frame_gen/system_reset_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         20.000      16.970     GTXE2_CHANNEL_X0Y8  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         20.000      16.970     GTXE2_CHANNEL_X0Y8  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         20.000      16.970     GTXE2_CHANNEL_X0Y8  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         20.000      16.970     GTXE2_CHANNEL_X0Y8  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         20.000      17.576     GTXE2_CHANNEL_X0Y8  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.409         20.000      18.592     BUFGCTRL_X0Y16      encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/I
Min Period        n/a     PLLE2_ADV/CLKIN1         n/a            1.071         20.000      18.929     PLLE2_ADV_X0Y3      u1/pll/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     FDRE/C                   n/a            0.750         20.000      19.250     SLICE_X135Y250      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         20.000      19.250     SLICE_X135Y249      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            0.750         20.000      19.250     SLICE_X135Y249      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Max Period        n/a     PLLE2_ADV/CLKIN1         n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y3      u1/pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1         n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y3      u1/pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1         n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y3      u1/pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         10.000      9.600      SLICE_X135Y249      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         10.000      9.600      SLICE_X135Y249      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         10.000      9.600      SLICE_X135Y249      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         10.000      9.600      SLICE_X128Y221      gt0_rxresetdone_r3_reg/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         10.000      9.600      SLICE_X128Y221      gt0_rxresetdone_r_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         10.000      9.600      SLICE_X135Y250      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         10.000      9.600      SLICE_X135Y249      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         10.000      9.600      SLICE_X135Y249      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1         n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y3      u1/pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1         n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y3      u1/pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C                   n/a            0.350         10.000      9.650      SLICE_X135Y249      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         10.000      9.650      SLICE_X135Y249      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         10.000      9.650      SLICE_X135Y250      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         10.000      9.650      SLICE_X135Y250      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         10.000      9.650      SLICE_X135Y249      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         10.000      9.650      SLICE_X135Y249      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         10.000      9.650      SLICE_X135Y249      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         10.000      9.650      SLICE_X135Y249      encode_support_i/encode_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.838ns  (required time - arrival time)
  Source:                 u1/fifo_look/inst/ila_core_inst/capture_qual_ctrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.416ns (15.338%)  route 2.296ns (84.662%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 22.234 - 20.000 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.237     2.451    u1/fifo_look/inst/ila_core_inst/clk
    SLICE_X96Y197        FDRE                                         r  u1/fifo_look/inst/ila_core_inst/capture_qual_ctrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y197        FDRE (Prop_fdre_C_Q)         0.204     2.655 r  u1/fifo_look/inst/ila_core_inst/capture_qual_ctrl_reg[1]/Q
                         net (fo=1, routed)           0.548     3.203    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[1][1]
    SLICE_X100Y195       LUT2 (Prop_lut2_I1_O)        0.126     3.329 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_1/O
                         net (fo=19, routed)          0.726     4.055    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/A[3]
    SLICE_X98Y189        SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.043     4.098 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.363     4.461    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.SRL_Q_1
    SLICE_X98Y189        LUT3 (Prop_lut3_I0_O)        0.043     4.504 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/u_scnt_cmp_q_i_1/O
                         net (fo=3, routed)           0.659     5.163    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/cmp_reset
    SLICE_X103Y191       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.105    22.234    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/clk
    SLICE_X103Y191       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C
                         clock pessimism              0.171    22.405    
                         clock uncertainty           -0.100    22.305    
    SLICE_X103Y191       FDRE (Setup_fdre_C_R)       -0.304    22.001    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q
  -------------------------------------------------------------------
                         required time                         22.001    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                 16.838    

Slack (MET) :             16.857ns  (required time - arrival time)
  Source:                 u1/fifo_look/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.413ns (15.315%)  route 2.284ns (84.685%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.238ns = ( 22.238 - 20.000 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.237     2.451    u1/fifo_look/inst/ila_core_inst/clk
    SLICE_X99Y195        FDRE                                         r  u1/fifo_look/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y195        FDRE (Prop_fdre_C_Q)         0.204     2.655 f  u1/fifo_look/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.584     3.239    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X99Y190        LUT2 (Prop_lut2_I1_O)        0.123     3.362 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.747     4.109    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X102Y188       SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.043     4.152 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.348     4.501    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X103Y188       LUT3 (Prop_lut3_I2_O)        0.043     4.544 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.604     5.148    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X107Y189       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.109    22.238    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/clk
    SLICE_X107Y189       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C
                         clock pessimism              0.171    22.409    
                         clock uncertainty           -0.100    22.309    
    SLICE_X107Y189       FDRE (Setup_fdre_C_R)       -0.304    22.005    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]
  -------------------------------------------------------------------
                         required time                         22.005    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                 16.857    

Slack (MET) :             16.857ns  (required time - arrival time)
  Source:                 u1/fifo_look/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.413ns (15.315%)  route 2.284ns (84.685%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.238ns = ( 22.238 - 20.000 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.237     2.451    u1/fifo_look/inst/ila_core_inst/clk
    SLICE_X99Y195        FDRE                                         r  u1/fifo_look/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y195        FDRE (Prop_fdre_C_Q)         0.204     2.655 f  u1/fifo_look/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.584     3.239    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X99Y190        LUT2 (Prop_lut2_I1_O)        0.123     3.362 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.747     4.109    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X102Y188       SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.043     4.152 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.348     4.501    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X103Y188       LUT3 (Prop_lut3_I2_O)        0.043     4.544 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.604     5.148    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X107Y189       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.109    22.238    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/clk
    SLICE_X107Y189       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C
                         clock pessimism              0.171    22.409    
                         clock uncertainty           -0.100    22.309    
    SLICE_X107Y189       FDRE (Setup_fdre_C_R)       -0.304    22.005    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]
  -------------------------------------------------------------------
                         required time                         22.005    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                 16.857    

Slack (MET) :             16.857ns  (required time - arrival time)
  Source:                 u1/fifo_look/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.413ns (15.315%)  route 2.284ns (84.685%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.238ns = ( 22.238 - 20.000 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.237     2.451    u1/fifo_look/inst/ila_core_inst/clk
    SLICE_X99Y195        FDRE                                         r  u1/fifo_look/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y195        FDRE (Prop_fdre_C_Q)         0.204     2.655 f  u1/fifo_look/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.584     3.239    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X99Y190        LUT2 (Prop_lut2_I1_O)        0.123     3.362 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.747     4.109    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X102Y188       SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.043     4.152 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.348     4.501    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X103Y188       LUT3 (Prop_lut3_I2_O)        0.043     4.544 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.604     5.148    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X107Y189       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.109    22.238    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/clk
    SLICE_X107Y189       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/C
                         clock pessimism              0.171    22.409    
                         clock uncertainty           -0.100    22.309    
    SLICE_X107Y189       FDRE (Setup_fdre_C_R)       -0.304    22.005    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]
  -------------------------------------------------------------------
                         required time                         22.005    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                 16.857    

Slack (MET) :             16.857ns  (required time - arrival time)
  Source:                 u1/fifo_look/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.413ns (15.315%)  route 2.284ns (84.685%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.238ns = ( 22.238 - 20.000 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.237     2.451    u1/fifo_look/inst/ila_core_inst/clk
    SLICE_X99Y195        FDRE                                         r  u1/fifo_look/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y195        FDRE (Prop_fdre_C_Q)         0.204     2.655 f  u1/fifo_look/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.584     3.239    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X99Y190        LUT2 (Prop_lut2_I1_O)        0.123     3.362 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.747     4.109    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X102Y188       SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.043     4.152 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.348     4.501    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X103Y188       LUT3 (Prop_lut3_I2_O)        0.043     4.544 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.604     5.148    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X107Y189       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.109    22.238    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/clk
    SLICE_X107Y189       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C
                         clock pessimism              0.171    22.409    
                         clock uncertainty           -0.100    22.309    
    SLICE_X107Y189       FDRE (Setup_fdre_C_R)       -0.304    22.005    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]
  -------------------------------------------------------------------
                         required time                         22.005    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                 16.857    

Slack (MET) :             16.857ns  (required time - arrival time)
  Source:                 u1/fifo_look/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.413ns (15.315%)  route 2.284ns (84.685%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.238ns = ( 22.238 - 20.000 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.237     2.451    u1/fifo_look/inst/ila_core_inst/clk
    SLICE_X99Y195        FDRE                                         r  u1/fifo_look/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y195        FDRE (Prop_fdre_C_Q)         0.204     2.655 f  u1/fifo_look/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.584     3.239    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X99Y190        LUT2 (Prop_lut2_I1_O)        0.123     3.362 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.747     4.109    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X102Y188       SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.043     4.152 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.348     4.501    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X103Y188       LUT3 (Prop_lut3_I2_O)        0.043     4.544 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.604     5.148    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X107Y189       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.109    22.238    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/clk
    SLICE_X107Y189       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/C
                         clock pessimism              0.171    22.409    
                         clock uncertainty           -0.100    22.309    
    SLICE_X107Y189       FDRE (Setup_fdre_C_R)       -0.304    22.005    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]
  -------------------------------------------------------------------
                         required time                         22.005    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                 16.857    

Slack (MET) :             16.857ns  (required time - arrival time)
  Source:                 u1/fifo_look/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.413ns (15.315%)  route 2.284ns (84.685%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.238ns = ( 22.238 - 20.000 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.237     2.451    u1/fifo_look/inst/ila_core_inst/clk
    SLICE_X99Y195        FDRE                                         r  u1/fifo_look/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y195        FDRE (Prop_fdre_C_Q)         0.204     2.655 f  u1/fifo_look/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.584     3.239    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X99Y190        LUT2 (Prop_lut2_I1_O)        0.123     3.362 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.747     4.109    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X102Y188       SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.043     4.152 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.348     4.501    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X103Y188       LUT3 (Prop_lut3_I2_O)        0.043     4.544 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.604     5.148    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X107Y189       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.109    22.238    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/clk
    SLICE_X107Y189       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/C
                         clock pessimism              0.171    22.409    
                         clock uncertainty           -0.100    22.309    
    SLICE_X107Y189       FDRE (Setup_fdre_C_R)       -0.304    22.005    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]
  -------------------------------------------------------------------
                         required time                         22.005    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                 16.857    

Slack (MET) :             16.942ns  (required time - arrival time)
  Source:                 u1/fifo_look/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.413ns (15.816%)  route 2.198ns (84.184%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.237ns = ( 22.237 - 20.000 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.237     2.451    u1/fifo_look/inst/ila_core_inst/clk
    SLICE_X99Y195        FDRE                                         r  u1/fifo_look/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y195        FDRE (Prop_fdre_C_Q)         0.204     2.655 f  u1/fifo_look/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.584     3.239    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X99Y190        LUT2 (Prop_lut2_I1_O)        0.123     3.362 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.747     4.109    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X102Y188       SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.043     4.152 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.348     4.501    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X103Y188       LUT3 (Prop_lut3_I2_O)        0.043     4.544 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.518     5.062    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X107Y188       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.108    22.237    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/clk
    SLICE_X107Y188       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C
                         clock pessimism              0.171    22.408    
                         clock uncertainty           -0.100    22.308    
    SLICE_X107Y188       FDRE (Setup_fdre_C_R)       -0.304    22.004    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]
  -------------------------------------------------------------------
                         required time                         22.004    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                 16.942    

Slack (MET) :             16.942ns  (required time - arrival time)
  Source:                 u1/fifo_look/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.413ns (15.816%)  route 2.198ns (84.184%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.237ns = ( 22.237 - 20.000 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.237     2.451    u1/fifo_look/inst/ila_core_inst/clk
    SLICE_X99Y195        FDRE                                         r  u1/fifo_look/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y195        FDRE (Prop_fdre_C_Q)         0.204     2.655 f  u1/fifo_look/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.584     3.239    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X99Y190        LUT2 (Prop_lut2_I1_O)        0.123     3.362 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.747     4.109    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X102Y188       SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.043     4.152 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.348     4.501    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X103Y188       LUT3 (Prop_lut3_I2_O)        0.043     4.544 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.518     5.062    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X107Y188       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.108    22.237    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/clk
    SLICE_X107Y188       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C
                         clock pessimism              0.171    22.408    
                         clock uncertainty           -0.100    22.308    
    SLICE_X107Y188       FDRE (Setup_fdre_C_R)       -0.304    22.004    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]
  -------------------------------------------------------------------
                         required time                         22.004    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                 16.942    

Slack (MET) :             16.942ns  (required time - arrival time)
  Source:                 u1/fifo_look/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.413ns (15.816%)  route 2.198ns (84.184%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.237ns = ( 22.237 - 20.000 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.237     2.451    u1/fifo_look/inst/ila_core_inst/clk
    SLICE_X99Y195        FDRE                                         r  u1/fifo_look/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y195        FDRE (Prop_fdre_C_Q)         0.204     2.655 f  u1/fifo_look/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.584     3.239    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X99Y190        LUT2 (Prop_lut2_I1_O)        0.123     3.362 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.747     4.109    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X102Y188       SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.043     4.152 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.348     4.501    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X103Y188       LUT3 (Prop_lut3_I2_O)        0.043     4.544 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.518     5.062    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X107Y188       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.108    22.237    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/clk
    SLICE_X107Y188       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
                         clock pessimism              0.171    22.408    
                         clock uncertainty           -0.100    22.308    
    SLICE_X107Y188       FDRE (Setup_fdre_C_R)       -0.304    22.004    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]
  -------------------------------------------------------------------
                         required time                         22.004    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                 16.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/fifo_look/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.100ns (45.384%)  route 0.120ns (54.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.554     1.123    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X105Y188       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y188       FDRE (Prop_fdre_C_Q)         0.100     1.223 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg/Q
                         net (fo=1, routed)           0.120     1.343    u1/fifo_look/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB36_X3Y37         RAMB36E1                                     r  u1/fifo_look/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.784     1.397    u1/fifo_look/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y37         RAMB36E1                                     r  u1/fifo_look/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.230     1.167    
    RAMB36_X3Y37         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.263    u1/fifo_look/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.550     1.119    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/clk
    SLICE_X99Y190        FDRE                                         r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y190        FDRE (Prop_fdre_C_Q)         0.100     1.219 r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg/Q
                         net (fo=1, routed)           0.055     1.274    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_out
    SLICE_X99Y190        FDRE                                         r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.749     1.362    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/clk
    SLICE_X99Y190        FDRE                                         r  u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/C
                         clock pessimism             -0.243     1.119    
    SLICE_X99Y190        FDRE (Hold_fdre_C_D)         0.047     1.166    u1/fifo_look/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.558     1.127    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X113Y153       FDRE                                         r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y153       FDRE (Prop_fdre_C_Q)         0.100     1.227 r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     1.282    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X113Y153       FDRE                                         r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.758     1.371    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X113Y153       FDRE                                         r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.244     1.127    
    SLICE_X113Y153       FDRE (Hold_fdre_C_D)         0.047     1.174    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.558     1.127    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X113Y153       FDRE                                         r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y153       FDRE (Prop_fdre_C_Q)         0.100     1.227 r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     1.282    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X113Y153       FDRE                                         r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.758     1.371    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X113Y153       FDRE                                         r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.244     1.127    
    SLICE_X113Y153       FDRE (Hold_fdre_C_D)         0.047     1.174    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.369ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.556     1.125    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X109Y157       FDRE                                         r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y157       FDRE (Prop_fdre_C_Q)         0.100     1.225 r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.280    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X109Y157       FDRE                                         r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.756     1.369    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X109Y157       FDRE                                         r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.244     1.125    
    SLICE_X109Y157       FDRE (Hold_fdre_C_D)         0.047     1.172    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u1/fifo_look/inst/ila_core_inst/debug_data_in_sync1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/fifo_look/inst/ila_core_inst/debug_data_in_sync2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.369ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.556     1.125    u1/fifo_look/inst/ila_core_inst/clk
    SLICE_X105Y196       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/debug_data_in_sync1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y196       FDRE (Prop_fdre_C_Q)         0.100     1.225 r  u1/fifo_look/inst/ila_core_inst/debug_data_in_sync1_reg[12]/Q
                         net (fo=1, routed)           0.055     1.280    u1/fifo_look/inst/ila_core_inst/debug_data_in_sync1[12]
    SLICE_X105Y196       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/debug_data_in_sync2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.756     1.369    u1/fifo_look/inst/ila_core_inst/clk
    SLICE_X105Y196       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/debug_data_in_sync2_reg[12]/C
                         clock pessimism             -0.244     1.125    
    SLICE_X105Y196       FDRE (Hold_fdre_C_D)         0.047     1.172    u1/fifo_look/inst/ila_core_inst/debug_data_in_sync2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u1/fifo_look/inst/ila_core_inst/debug_data_in_sync1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/fifo_look/inst/ila_core_inst/debug_data_in_sync2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.370ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.557     1.126    u1/fifo_look/inst/ila_core_inst/clk
    SLICE_X105Y197       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/debug_data_in_sync1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y197       FDRE (Prop_fdre_C_Q)         0.100     1.226 r  u1/fifo_look/inst/ila_core_inst/debug_data_in_sync1_reg[14]/Q
                         net (fo=1, routed)           0.055     1.281    u1/fifo_look/inst/ila_core_inst/debug_data_in_sync1[14]
    SLICE_X105Y197       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/debug_data_in_sync2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.757     1.370    u1/fifo_look/inst/ila_core_inst/clk
    SLICE_X105Y197       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/debug_data_in_sync2_reg[14]/C
                         clock pessimism             -0.244     1.126    
    SLICE_X105Y197       FDRE (Hold_fdre_C_D)         0.047     1.173    u1/fifo_look/inst/ila_core_inst/debug_data_in_sync2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u1/fifo_look/inst/ila_core_inst/debug_data_in_sync1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/fifo_look/inst/ila_core_inst/debug_data_in_sync2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.551     1.120    u1/fifo_look/inst/ila_core_inst/clk
    SLICE_X99Y194        FDRE                                         r  u1/fifo_look/inst/ila_core_inst/debug_data_in_sync1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y194        FDRE (Prop_fdre_C_Q)         0.100     1.220 r  u1/fifo_look/inst/ila_core_inst/debug_data_in_sync1_reg[1]/Q
                         net (fo=1, routed)           0.055     1.275    u1/fifo_look/inst/ila_core_inst/debug_data_in_sync1[1]
    SLICE_X99Y194        FDRE                                         r  u1/fifo_look/inst/ila_core_inst/debug_data_in_sync2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.750     1.363    u1/fifo_look/inst/ila_core_inst/clk
    SLICE_X99Y194        FDRE                                         r  u1/fifo_look/inst/ila_core_inst/debug_data_in_sync2_reg[1]/C
                         clock pessimism             -0.243     1.120    
    SLICE_X99Y194        FDRE (Hold_fdre_C_D)         0.047     1.167    u1/fifo_look/inst/ila_core_inst/debug_data_in_sync2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u1/fifo_look/inst/ila_core_inst/debug_data_in_sync1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/fifo_look/inst/ila_core_inst/debug_data_in_sync2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.551     1.120    u1/fifo_look/inst/ila_core_inst/clk
    SLICE_X99Y195        FDRE                                         r  u1/fifo_look/inst/ila_core_inst/debug_data_in_sync1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y195        FDRE (Prop_fdre_C_Q)         0.100     1.220 r  u1/fifo_look/inst/ila_core_inst/debug_data_in_sync1_reg[5]/Q
                         net (fo=1, routed)           0.055     1.275    u1/fifo_look/inst/ila_core_inst/debug_data_in_sync1[5]
    SLICE_X99Y195        FDRE                                         r  u1/fifo_look/inst/ila_core_inst/debug_data_in_sync2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.750     1.363    u1/fifo_look/inst/ila_core_inst/clk
    SLICE_X99Y195        FDRE                                         r  u1/fifo_look/inst/ila_core_inst/debug_data_in_sync2_reg[5]/C
                         clock pessimism             -0.243     1.120    
    SLICE_X99Y195        FDRE (Hold_fdre_C_D)         0.047     1.167    u1/fifo_look/inst/ila_core_inst/debug_data_in_sync2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u1/fifo_look/inst/ila_core_inst/debug_data_in_sync1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/fifo_look/inst/ila_core_inst/debug_data_in_sync2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.369ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.556     1.125    u1/fifo_look/inst/ila_core_inst/clk
    SLICE_X105Y195       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/debug_data_in_sync1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y195       FDRE (Prop_fdre_C_Q)         0.100     1.225 r  u1/fifo_look/inst/ila_core_inst/debug_data_in_sync1_reg[6]/Q
                         net (fo=1, routed)           0.055     1.280    u1/fifo_look/inst/ila_core_inst/debug_data_in_sync1[6]
    SLICE_X105Y195       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/debug_data_in_sync2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.756     1.369    u1/fifo_look/inst/ila_core_inst/clk
    SLICE_X105Y195       FDRE                                         r  u1/fifo_look/inst/ila_core_inst/debug_data_in_sync2_reg[6]/C
                         clock pessimism             -0.244     1.125    
    SLICE_X105Y195       FDRE (Hold_fdre_C_D)         0.047     1.172    u1/fifo_look/inst/ila_core_inst/debug_data_in_sync2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u1/pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X3Y37    u1/fifo_look/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB18_X3Y62    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         20.000      18.592     BUFGCTRL_X0Y3   u1/pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         20.000      18.929     PLLE2_ADV_X0Y3  u1/pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X109Y157  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X110Y157  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X110Y157  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X110Y157  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X109Y157  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X109Y157  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y3  u1/pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X104Y186  u1/fifo_look/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X104Y185  u1/fifo_look/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X104Y185  u1/fifo_look/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X104Y185  u1/fifo_look/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X104Y185  u1/fifo_look/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X104Y185  u1/fifo_look/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X104Y185  u1/fifo_look/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X104Y187  u1/fifo_look/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X104Y187  u1/fifo_look/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X104Y186  u1/fifo_look/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X116Y159  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X104Y186  u1/fifo_look/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X104Y186  u1/fifo_look/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X104Y185  u1/fifo_look/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X104Y185  u1/fifo_look/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X104Y185  u1/fifo_look/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X104Y185  u1/fifo_look/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X104Y185  u1/fifo_look/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X104Y185  u1/fifo_look/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X104Y185  u1/fifo_look/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 u2/data_tmp_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/p4/p_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.895ns  (logic 0.309ns (3.914%)  route 7.586ns (96.086%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.520ns = ( 12.520 - 10.000 ) 
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.416     2.630    u2/clk
    SLICE_X105Y148       FDCE                                         r  u2/data_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y148       FDCE (Prop_fdce_C_Q)         0.223     2.853 r  u2/data_tmp_reg[13]/Q
                         net (fo=257, routed)         7.184    10.037    u2/p4/fifo_in[13]
    SLICE_X145Y102       LUT5 (Prop_lut5_I2_O)        0.043    10.080 r  u2/p4/p_out[4]_i_3/O
                         net (fo=1, routed)           0.402    10.482    u2/p4/p_out[4]_i_3_n_0
    SLICE_X146Y102       LUT6 (Prop_lut6_I1_O)        0.043    10.525 r  u2/p4/p_out[4]_i_1/O
                         net (fo=1, routed)           0.000    10.525    u2/p4/p_out[4]_i_1_n_0
    SLICE_X146Y102       FDCE                                         r  u2/p4/p_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.391    12.520    u2/p4/clk
    SLICE_X146Y102       FDCE                                         r  u2/p4/p_out_reg[4]/C
                         clock pessimism              0.173    12.693    
                         clock uncertainty           -0.090    12.603    
    SLICE_X146Y102       FDCE (Setup_fdce_C_D)        0.034    12.637    u2/p4/p_out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                         -10.525    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.510ns  (required time - arrival time)
  Source:                 u2/data_tmp_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/p1/p_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.590ns  (logic 0.309ns (4.071%)  route 7.281ns (95.929%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.416     2.630    u2/clk
    SLICE_X105Y148       FDCE                                         r  u2/data_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y148       FDCE (Prop_fdce_C_Q)         0.223     2.853 r  u2/data_tmp_reg[13]/Q
                         net (fo=257, routed)         6.749     9.602    u2/p1/fifo_in[13]
    SLICE_X146Y86        LUT5 (Prop_lut5_I2_O)        0.043     9.645 r  u2/p1/p_out[0]_i_3/O
                         net (fo=1, routed)           0.532    10.177    u2/p1/p_out[0]_i_3_n_0
    SLICE_X146Y87        LUT6 (Prop_lut6_I1_O)        0.043    10.220 r  u2/p1/p_out[0]_i_1/O
                         net (fo=1, routed)           0.000    10.220    u2/p1/p_out[0]_i_1_n_0
    SLICE_X146Y87        FDCE                                         r  u2/p1/p_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.557    12.686    u2/p1/clk
    SLICE_X146Y87        FDCE                                         r  u2/p1/p_out_reg[0]/C
                         clock pessimism              0.100    12.786    
                         clock uncertainty           -0.090    12.696    
    SLICE_X146Y87        FDCE (Setup_fdce_C_D)        0.033    12.729    u2/p1/p_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                  2.510    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 u2/data_tmp_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/p3/p_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 0.309ns (4.183%)  route 7.078ns (95.817%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 12.630 - 10.000 ) 
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.416     2.630    u2/clk
    SLICE_X105Y148       FDCE                                         r  u2/data_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y148       FDCE (Prop_fdce_C_Q)         0.223     2.853 r  u2/data_tmp_reg[13]/Q
                         net (fo=257, routed)         6.700     9.553    u2/p3/fifo_in[13]
    SLICE_X146Y81        LUT5 (Prop_lut5_I2_O)        0.043     9.596 r  u2/p3/p_out[1]_i_3/O
                         net (fo=1, routed)           0.378     9.974    u2/p3/p_out[1]_i_3_n_0
    SLICE_X144Y81        LUT6 (Prop_lut6_I1_O)        0.043    10.017 r  u2/p3/p_out[1]_i_1/O
                         net (fo=1, routed)           0.000    10.017    u2/p3/p_out[1]_i_1_n_0
    SLICE_X144Y81        FDCE                                         r  u2/p3/p_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.501    12.630    u2/p3/clk
    SLICE_X144Y81        FDCE                                         r  u2/p3/p_out_reg[1]/C
                         clock pessimism              0.100    12.730    
                         clock uncertainty           -0.090    12.640    
    SLICE_X144Y81        FDCE (Setup_fdce_C_D)        0.034    12.674    u2/p3/p_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  2.657    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 u2/data_tmp_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/p3/p_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.361ns  (logic 0.309ns (4.198%)  route 7.052ns (95.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 12.630 - 10.000 ) 
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.416     2.630    u2/clk
    SLICE_X105Y148       FDCE                                         r  u2/data_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y148       FDCE (Prop_fdce_C_Q)         0.223     2.853 r  u2/data_tmp_reg[13]/Q
                         net (fo=257, routed)         6.699     9.552    u2/p3/fifo_in[13]
    SLICE_X146Y81        LUT5 (Prop_lut5_I2_O)        0.043     9.595 r  u2/p3/p_out[0]_i_3/O
                         net (fo=1, routed)           0.353     9.948    u2/p3/p_out[0]_i_3_n_0
    SLICE_X144Y81        LUT6 (Prop_lut6_I1_O)        0.043     9.991 r  u2/p3/p_out[0]_i_1/O
                         net (fo=1, routed)           0.000     9.991    u2/p3/p_out[0]_i_1_n_0
    SLICE_X144Y81        FDCE                                         r  u2/p3/p_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.501    12.630    u2/p3/clk
    SLICE_X144Y81        FDCE                                         r  u2/p3/p_out_reg[0]/C
                         clock pessimism              0.100    12.730    
                         clock uncertainty           -0.090    12.640    
    SLICE_X144Y81        FDCE (Setup_fdce_C_D)        0.033    12.673    u2/p3/p_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 u2/data_tmp_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/p1/p_out_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.317ns  (logic 0.370ns (5.057%)  route 6.947ns (94.943%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.516ns = ( 12.516 - 10.000 ) 
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.416     2.630    u2/clk
    SLICE_X105Y148       FDCE                                         r  u2/data_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y148       FDCE (Prop_fdce_C_Q)         0.204     2.834 r  u2/data_tmp_reg[6]/Q
                         net (fo=257, routed)         6.509     9.343    u2/p1/fifo_in[6]
    SLICE_X147Y112       LUT5 (Prop_lut5_I0_O)        0.123     9.466 r  u2/p1/p_out[19]_i_5/O
                         net (fo=1, routed)           0.438     9.904    u2/p1/p_out[19]_i_5_n_0
    SLICE_X147Y111       LUT6 (Prop_lut6_I3_O)        0.043     9.947 r  u2/p1/p_out[19]_i_1/O
                         net (fo=1, routed)           0.000     9.947    u2/p1/p_out[19]_i_1_n_0
    SLICE_X147Y111       FDCE                                         r  u2/p1/p_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.387    12.516    u2/p1/clk
    SLICE_X147Y111       FDCE                                         r  u2/p1/p_out_reg[19]/C
                         clock pessimism              0.173    12.689    
                         clock uncertainty           -0.090    12.599    
    SLICE_X147Y111       FDCE (Setup_fdce_C_D)        0.034    12.633    u2/p1/p_out_reg[19]
  -------------------------------------------------------------------
                         required time                         12.633    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                  2.686    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 u2/data_tmp_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/p4/p_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.359ns  (logic 0.309ns (4.199%)  route 7.050ns (95.801%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.416     2.630    u2/clk
    SLICE_X105Y148       FDCE                                         r  u2/data_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y148       FDCE (Prop_fdce_C_Q)         0.223     2.853 r  u2/data_tmp_reg[13]/Q
                         net (fo=257, routed)         6.585     9.438    u2/p4/fifo_in[13]
    SLICE_X146Y80        LUT5 (Prop_lut5_I2_O)        0.043     9.481 r  u2/p4/p_out[0]_i_3/O
                         net (fo=1, routed)           0.465     9.946    u2/p4/p_out[0]_i_3_n_0
    SLICE_X147Y80        LUT6 (Prop_lut6_I1_O)        0.043     9.989 r  u2/p4/p_out[0]_i_1/O
                         net (fo=1, routed)           0.000     9.989    u2/p4/p_out[0]_i_1_n_0
    SLICE_X147Y80        FDCE                                         r  u2/p4/p_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.552    12.681    u2/p4/clk
    SLICE_X147Y80        FDCE                                         r  u2/p4/p_out_reg[0]/C
                         clock pessimism              0.100    12.781    
                         clock uncertainty           -0.090    12.691    
    SLICE_X147Y80        FDCE (Setup_fdce_C_D)        0.034    12.725    u2/p4/p_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.823ns  (required time - arrival time)
  Source:                 u2/data_tmp_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/p2/p_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 0.309ns (4.281%)  route 6.909ns (95.719%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.627ns = ( 12.627 - 10.000 ) 
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.416     2.630    u2/clk
    SLICE_X105Y148       FDCE                                         r  u2/data_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y148       FDCE (Prop_fdce_C_Q)         0.223     2.853 r  u2/data_tmp_reg[13]/Q
                         net (fo=257, routed)         6.565     9.418    u2/p2/fifo_in[13]
    SLICE_X133Y78        LUT5 (Prop_lut5_I2_O)        0.043     9.461 r  u2/p2/p_out[4]_i_3/O
                         net (fo=1, routed)           0.345     9.805    u2/p2/p_out[4]_i_3_n_0
    SLICE_X133Y79        LUT6 (Prop_lut6_I1_O)        0.043     9.848 r  u2/p2/p_out[4]_i_1/O
                         net (fo=1, routed)           0.000     9.848    u2/p2/p_out[4]_i_1_n_0
    SLICE_X133Y79        FDCE                                         r  u2/p2/p_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.498    12.627    u2/p2/clk
    SLICE_X133Y79        FDCE                                         r  u2/p2/p_out_reg[4]/C
                         clock pessimism              0.100    12.727    
                         clock uncertainty           -0.090    12.637    
    SLICE_X133Y79        FDCE (Setup_fdce_C_D)        0.034    12.671    u2/p2/p_out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.671    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                  2.823    

Slack (MET) :             2.836ns  (required time - arrival time)
  Source:                 u2/data_tmp_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/p2/p_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.255ns  (logic 0.309ns (4.259%)  route 6.946ns (95.741%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.416     2.630    u2/clk
    SLICE_X105Y148       FDCE                                         r  u2/data_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y148       FDCE (Prop_fdce_C_Q)         0.223     2.853 r  u2/data_tmp_reg[13]/Q
                         net (fo=257, routed)         6.703     9.556    u2/p2/fifo_in[13]
    SLICE_X147Y75        LUT5 (Prop_lut5_I2_O)        0.043     9.599 r  u2/p2/p_out[1]_i_3/O
                         net (fo=1, routed)           0.243     9.842    u2/p2/p_out[1]_i_3_n_0
    SLICE_X147Y77        LUT6 (Prop_lut6_I1_O)        0.043     9.885 r  u2/p2/p_out[1]_i_1/O
                         net (fo=1, routed)           0.000     9.885    u2/p2/p_out[1]_i_1_n_0
    SLICE_X147Y77        FDCE                                         r  u2/p2/p_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.548    12.677    u2/p2/clk
    SLICE_X147Y77        FDCE                                         r  u2/p2/p_out_reg[1]/C
                         clock pessimism              0.100    12.777    
                         clock uncertainty           -0.090    12.687    
    SLICE_X147Y77        FDCE (Setup_fdce_C_D)        0.034    12.721    u2/p2/p_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.721    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  2.836    

Slack (MET) :             2.890ns  (required time - arrival time)
  Source:                 u2/data_tmp_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/p1/p_out_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 0.370ns (5.201%)  route 6.744ns (94.799%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.517ns = ( 12.517 - 10.000 ) 
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.416     2.630    u2/clk
    SLICE_X105Y148       FDCE                                         r  u2/data_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y148       FDCE (Prop_fdce_C_Q)         0.204     2.834 r  u2/data_tmp_reg[6]/Q
                         net (fo=257, routed)         6.504     9.338    u2/p1/fifo_in[6]
    SLICE_X147Y112       LUT5 (Prop_lut5_I0_O)        0.123     9.461 r  u2/p1/p_out[18]_i_5/O
                         net (fo=1, routed)           0.240     9.701    u2/p1/p_out[18]_i_5_n_0
    SLICE_X147Y110       LUT6 (Prop_lut6_I3_O)        0.043     9.744 r  u2/p1/p_out[18]_i_1/O
                         net (fo=1, routed)           0.000     9.744    u2/p1/p_out[18]_i_1_n_0
    SLICE_X147Y110       FDCE                                         r  u2/p1/p_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.388    12.517    u2/p1/clk
    SLICE_X147Y110       FDCE                                         r  u2/p1/p_out_reg[18]/C
                         clock pessimism              0.173    12.690    
                         clock uncertainty           -0.090    12.600    
    SLICE_X147Y110       FDCE (Setup_fdce_C_D)        0.034    12.634    u2/p1/p_out_reg[18]
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                          -9.744    
  -------------------------------------------------------------------
                         slack                                  2.890    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 u2/rd_tmp_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/h2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 0.236ns (3.583%)  route 6.351ns (96.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.497ns = ( 12.497 - 10.000 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.406     2.620    u2/clk
    SLICE_X98Y139        FDCE                                         r  u2/rd_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y139        FDCE (Prop_fdce_C_Q)         0.236     2.856 r  u2/rd_tmp_reg/Q
                         net (fo=128, routed)         6.351     9.207    u2/h2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/pwropt
    RAMB36_X6Y28         RAMB36E1                                     r  u2/h2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.368    12.497    u2/h2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X6Y28         RAMB36E1                                     r  u2/h2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.173    12.670    
                         clock uncertainty           -0.090    12.580    
    RAMB36_X6Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.408    12.172    u2/h2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.172    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  2.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.323%)  route 0.099ns (49.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.341ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.533     1.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X84Y176        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y176        FDRE (Prop_fdre_C_Q)         0.100     1.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/Q
                         net (fo=1, routed)           0.099     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X86Y175        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.728     1.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y175        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.229     1.112    
    SLICE_X86Y175        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u2/ldpc_result/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/ldpc_result/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.465%)  route 0.254ns (66.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.542     1.111    u2/ldpc_result/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/clk
    SLICE_X68Y150        FDRE                                         r  u2/ldpc_result/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y150        FDRE (Prop_fdre_C_Q)         0.100     1.211 r  u2/ldpc_result/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/Q
                         net (fo=4, routed)           0.254     1.465    u2/ldpc_result/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/wcnt_hcmp
    SLICE_X71Y149        LUT6 (Prop_lut6_I2_O)        0.028     1.493 r  u2/ldpc_result/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.SRL_MUX8/O
                         net (fo=1, routed)           0.000     1.493    u2/ldpc_result/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.SRL_MUX8_n_0
    SLICE_X71Y149        FDRE                                         r  u2/ldpc_result/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.813     1.426    u2/ldpc_result/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/clk
    SLICE_X71Y149        FDRE                                         r  u2/ldpc_result/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/C
                         clock pessimism             -0.052     1.374    
    SLICE_X71Y149        FDRE (Hold_fdre_C_D)         0.060     1.434    u2/ldpc_result/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u2/p4/p_check/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/p4/p_check/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.146ns (46.645%)  route 0.167ns (53.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.345ns
    Source Clock Delay      (SCD):    1.107ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.538     1.107    u2/p4/p_check/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X82Y183        FDRE                                         r  u2/p4/p_check/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y183        FDRE (Prop_fdre_C_Q)         0.118     1.225 r  u2/p4/p_check/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[12]/Q
                         net (fo=1, routed)           0.167     1.392    u2/p4/p_check/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg_n_0_[12]
    SLICE_X79Y184        LUT3 (Prop_lut3_I0_O)        0.028     1.420 r  u2/p4/p_check/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[12]_i_1/O
                         net (fo=1, routed)           0.000     1.420    u2/p4/p_check/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[12]
    SLICE_X79Y184        FDRE                                         r  u2/p4/p_check/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.732     1.345    u2/p4/p_check/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X79Y184        FDRE                                         r  u2/p4/p_check/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]/C
                         clock pessimism             -0.052     1.293    
    SLICE_X79Y184        FDRE (Hold_fdre_C_D)         0.060     1.353    u2/p4/p_check/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.998%)  route 0.096ns (49.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.534     1.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X84Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y177        FDRE (Prop_fdre_C_Q)         0.100     1.203 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/Q
                         net (fo=1, routed)           0.096     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X86Y177        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.731     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y177        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.229     1.115    
    SLICE_X86Y177        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.998%)  route 0.096ns (49.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.341ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.532     1.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X84Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y175        FDRE (Prop_fdre_C_Q)         0.100     1.201 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/Q
                         net (fo=1, routed)           0.096     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X86Y175        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.728     1.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y175        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.229     1.112    
    SLICE_X86Y175        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u2/p3/p_check/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/p3/p_check/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.146ns (41.094%)  route 0.209ns (58.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.526     1.095    u2/p3/p_check/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X78Y173        FDRE                                         r  u2/p3/p_check/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y173        FDRE (Prop_fdre_C_Q)         0.118     1.213 r  u2/p3/p_check/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]/Q
                         net (fo=1, routed)           0.209     1.422    u2/p3/p_check/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg_n_0_[0]
    SLICE_X82Y173        LUT3 (Prop_lut3_I0_O)        0.028     1.450 r  u2/p3/p_check/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.450    u2/p3/p_check/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[0]
    SLICE_X82Y173        FDRE                                         r  u2/p3/p_check/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.727     1.340    u2/p3/p_check/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X82Y173        FDRE                                         r  u2/p3/p_check/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]/C
                         clock pessimism             -0.052     1.288    
    SLICE_X82Y173        FDRE (Hold_fdre_C_D)         0.087     1.375    u2/p3/p_check/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.770%)  route 0.139ns (58.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.532     1.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X83Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y177        FDRE (Prop_fdre_C_Q)         0.100     1.201 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/Q
                         net (fo=1, routed)           0.139     1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X86Y177        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.731     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y177        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.212     1.132    
    SLICE_X86Y177        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u2/ldpc_result/inst/ila_core_inst/shifted_data_in_reg[8][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/ldpc_result/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.107ns (41.872%)  route 0.149ns (58.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.545     1.114    u2/ldpc_result/inst/ila_core_inst/clk
    SLICE_X52Y151        FDRE                                         r  u2/ldpc_result/inst/ila_core_inst/shifted_data_in_reg[8][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y151        FDRE (Prop_fdre_C_Q)         0.107     1.221 r  u2/ldpc_result/inst/ila_core_inst/shifted_data_in_reg[8][14]/Q
                         net (fo=1, routed)           0.149     1.370    u2/ldpc_result/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[14]
    RAMB36_X2Y30         RAMB36E1                                     r  u2/ldpc_result/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.773     1.386    u2/ldpc_result/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y30         RAMB36E1                                     r  u2/ldpc_result/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.212     1.174    
    RAMB36_X2Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.119     1.293    u2/ldpc_result/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u2/p2/p_check/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.171ns (51.328%)  route 0.162ns (48.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.341ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.526     1.095    u2/p2/p_check/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X74Y175        FDRE                                         r  u2/p2/p_check/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y175        FDRE (Prop_fdre_C_Q)         0.107     1.202 r  u2/p2/p_check/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[9]/Q
                         net (fo=1, routed)           0.162     1.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/sl_oport4_i[9]
    SLICE_X84Y175        LUT6 (Prop_lut6_I5_O)        0.064     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[9]_i_1/O
                         net (fo=1, routed)           0.000     1.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/input_array__0[9]
    SLICE_X84Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.728     1.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X84Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
                         clock pessimism             -0.052     1.289    
    SLICE_X84Y175        FDRE (Hold_fdre_C_D)         0.060     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u1/fifo_look/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/fifo_look/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.374%)  route 0.224ns (63.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.532     1.101    u1/fifo_look/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X85Y200        FDRE                                         r  u1/fifo_look/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y200        FDRE (Prop_fdre_C_Q)         0.100     1.201 f  u1/fifo_look/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[0]/Q
                         net (fo=23, routed)          0.224     1.425    u1/fifo_look/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg_n_0_[0]
    SLICE_X83Y199        LUT4 (Prop_lut4_I1_O)        0.028     1.453 r  u1/fifo_look/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[15]_i_1__2/O
                         net (fo=1, routed)           0.000     1.453    u1/fifo_look/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[15]_i_1__2_n_0
    SLICE_X83Y199        FDRE                                         r  u1/fifo_look/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.743     1.356    u1/fifo_look/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X83Y199        FDRE                                         r  u1/fifo_look/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]/C
                         clock pessimism             -0.044     1.312    
    SLICE_X83Y199        FDRE (Hold_fdre_C_D)         0.061     1.373    u1/fifo_look/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u1/pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X3Y37    u1/fifo_look/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X2Y30    u2/ldpc_result/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X2Y30    u2/ldpc_result/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB18_X2Y72    u2/p4/p_check/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB18_X2Y72    u2/p4/p_check/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB18_X3Y66    u2/p3/p_check/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB18_X3Y66    u2/p3/p_check/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB18_X2Y68    u2/p2/p_check/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB18_X2Y68    u2/p2/p_check/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB18_X2Y78    u2/p1/p_check/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y3  u1/pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X86Y177   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X86Y177   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X86Y177   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X86Y177   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X86Y177   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X86Y177   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X86Y177   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X86Y177   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X86Y177   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X86Y177   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X86Y176   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X86Y176   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X86Y176   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X86Y176   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X86Y176   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X86Y176   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X86Y176   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X86Y176   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X86Y175   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X86Y175   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u1/pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.409         20.000      18.592     BUFGCTRL_X0Y4   u1/pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     PLLE2_ADV_X0Y3  u1/pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     PLLE2_ADV_X0Y3  u1/pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y3  u1/pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y3  u1/pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.713ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 1.138ns (24.984%)  route 3.417ns (75.016%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 22.244 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.620     2.832    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[11])
                                                      1.009     3.841 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXDATA[11]
                         net (fo=2, routed)           2.503     6.345    u1/data_in[11]
    SLICE_X119Y196       LUT4 (Prop_lut4_I2_O)        0.043     6.388 r  u1/wr_en_i_5/O
                         net (fo=2, routed)           0.360     6.747    u1/wr_en_i_5_n_0
    SLICE_X118Y196       LUT5 (Prop_lut5_I0_O)        0.043     6.790 r  u1/cnt[2]_i_2/O
                         net (fo=3, routed)           0.554     7.344    u1/cnt[2]_i_2_n_0
    SLICE_X115Y195       LUT4 (Prop_lut4_I2_O)        0.043     7.387 r  u1/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.387    u1/cnt[1]_i_1_n_0
    SLICE_X115Y195       FDCE                                         r  u1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.115    22.244    u1/wr_clk
    SLICE_X115Y195       FDCE                                         r  u1/cnt_reg[1]/C
                         clock pessimism              0.085    22.329    
                         clock uncertainty           -0.262    22.067    
    SLICE_X115Y195       FDCE (Setup_fdce_C_D)        0.033    22.100    u1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         22.100    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                 14.713    

Slack (MET) :             14.717ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 1.146ns (25.121%)  route 3.416ns (74.879%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 22.244 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.620     2.832    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[11])
                                                      1.009     3.841 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXDATA[11]
                         net (fo=2, routed)           2.503     6.345    u1/data_in[11]
    SLICE_X119Y196       LUT4 (Prop_lut4_I2_O)        0.043     6.388 r  u1/wr_en_i_5/O
                         net (fo=2, routed)           0.360     6.747    u1/wr_en_i_5_n_0
    SLICE_X118Y196       LUT5 (Prop_lut5_I0_O)        0.043     6.790 r  u1/cnt[2]_i_2/O
                         net (fo=3, routed)           0.553     7.343    u1/cnt[2]_i_2_n_0
    SLICE_X115Y195       LUT4 (Prop_lut4_I2_O)        0.051     7.394 r  u1/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     7.394    u1/cnt[0]_i_1_n_0
    SLICE_X115Y195       FDCE                                         r  u1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.115    22.244    u1/wr_clk
    SLICE_X115Y195       FDCE                                         r  u1/cnt_reg[0]/C
                         clock pessimism              0.085    22.329    
                         clock uncertainty           -0.262    22.067    
    SLICE_X115Y195       FDCE (Setup_fdce_C_D)        0.044    22.111    u1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         22.111    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                 14.717    

Slack (MET) :             14.727ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 1.149ns (25.165%)  route 3.417ns (74.835%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 22.244 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.620     2.832    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[11])
                                                      1.009     3.841 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXDATA[11]
                         net (fo=2, routed)           2.503     6.345    u1/data_in[11]
    SLICE_X119Y196       LUT4 (Prop_lut4_I2_O)        0.043     6.388 r  u1/wr_en_i_5/O
                         net (fo=2, routed)           0.360     6.747    u1/wr_en_i_5_n_0
    SLICE_X118Y196       LUT5 (Prop_lut5_I0_O)        0.043     6.790 r  u1/cnt[2]_i_2/O
                         net (fo=3, routed)           0.554     7.344    u1/cnt[2]_i_2_n_0
    SLICE_X115Y195       LUT4 (Prop_lut4_I2_O)        0.054     7.398 r  u1/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     7.398    u1/cnt[2]_i_1_n_0
    SLICE_X115Y195       FDCE                                         r  u1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.115    22.244    u1/wr_clk
    SLICE_X115Y195       FDCE                                         r  u1/cnt_reg[2]/C
                         clock pessimism              0.085    22.329    
                         clock uncertainty           -0.262    22.067    
    SLICE_X115Y195       FDCE (Setup_fdce_C_D)        0.058    22.125    u1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         22.125    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                 14.727    

Slack (MET) :             15.340ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wr_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.095ns (27.653%)  route 2.865ns (72.347%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 22.245 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.620     2.832    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[11])
                                                      1.009     3.841 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXDATA[11]
                         net (fo=2, routed)           2.503     6.345    u1/data_in[11]
    SLICE_X119Y196       LUT4 (Prop_lut4_I2_O)        0.043     6.388 r  u1/wr_en_i_5/O
                         net (fo=2, routed)           0.362     6.749    u1/wr_en_i_5_n_0
    SLICE_X118Y196       LUT6 (Prop_lut6_I3_O)        0.043     6.792 r  u1/wr_en_i_1/O
                         net (fo=1, routed)           0.000     6.792    u1/wr_en1_out
    SLICE_X118Y196       FDCE                                         r  u1/wr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.116    22.245    u1/wr_clk
    SLICE_X118Y196       FDCE                                         r  u1/wr_en_reg/C
                         clock pessimism              0.085    22.330    
                         clock uncertainty           -0.262    22.068    
    SLICE_X118Y196       FDCE (Setup_fdce_C_D)        0.064    22.132    u1/wr_en_reg
  -------------------------------------------------------------------
                         required time                         22.132    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                 15.340    

Slack (MET) :             15.754ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 1.009ns (29.149%)  route 2.453ns (70.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 22.244 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.620     2.832    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[0])
                                                      1.009     3.841 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXDATA[0]
                         net (fo=2, routed)           2.453     6.294    u1/data_in[0]
    SLICE_X115Y195       FDCE                                         r  u1/data_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.115    22.244    u1/wr_clk
    SLICE_X115Y195       FDCE                                         r  u1/data_tmp_reg[0]/C
                         clock pessimism              0.085    22.329    
                         clock uncertainty           -0.262    22.067    
    SLICE_X115Y195       FDCE (Setup_fdce_C_D)       -0.019    22.048    u1/data_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         22.048    
                         arrival time                          -6.294    
  -------------------------------------------------------------------
                         slack                                 15.754    

Slack (MET) :             15.775ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 1.009ns (29.318%)  route 2.433ns (70.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 22.245 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.620     2.832    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[6])
                                                      1.009     3.841 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXDATA[6]
                         net (fo=2, routed)           2.433     6.274    u1/data_in[6]
    SLICE_X119Y197       FDCE                                         r  u1/data_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.116    22.245    u1/wr_clk
    SLICE_X119Y197       FDCE                                         r  u1/data_tmp_reg[6]/C
                         clock pessimism              0.085    22.330    
                         clock uncertainty           -0.262    22.068    
    SLICE_X119Y197       FDCE (Setup_fdce_C_D)       -0.019    22.049    u1/data_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         22.049    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                 15.775    

Slack (MET) :             15.808ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 1.009ns (29.628%)  route 2.397ns (70.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 22.245 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.620     2.832    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[2])
                                                      1.009     3.841 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXDATA[2]
                         net (fo=2, routed)           2.397     6.238    u1/data_in[2]
    SLICE_X119Y196       FDCE                                         r  u1/data_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.116    22.245    u1/wr_clk
    SLICE_X119Y196       FDCE                                         r  u1/data_tmp_reg[2]/C
                         clock pessimism              0.085    22.330    
                         clock uncertainty           -0.262    22.068    
    SLICE_X119Y196       FDCE (Setup_fdce_C_D)       -0.022    22.046    u1/data_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         22.046    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                 15.808    

Slack (MET) :             15.810ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 1.009ns (29.643%)  route 2.395ns (70.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 22.245 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.620     2.832    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[15])
                                                      1.009     3.841 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXDATA[15]
                         net (fo=2, routed)           2.395     6.236    u1/data_in[15]
    SLICE_X119Y197       FDCE                                         r  u1/data_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.116    22.245    u1/wr_clk
    SLICE_X119Y197       FDCE                                         r  u1/data_tmp_reg[15]/C
                         clock pessimism              0.085    22.330    
                         clock uncertainty           -0.262    22.068    
    SLICE_X119Y197       FDCE (Setup_fdce_C_D)       -0.022    22.046    u1/data_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         22.046    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                 15.810    

Slack (MET) :             15.846ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 1.009ns (30.037%)  route 2.350ns (69.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 22.245 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.620     2.832    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[5])
                                                      1.009     3.841 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXDATA[5]
                         net (fo=2, routed)           2.350     6.192    u1/data_in[5]
    SLICE_X119Y197       FDCE                                         r  u1/data_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.116    22.245    u1/wr_clk
    SLICE_X119Y197       FDCE                                         r  u1/data_tmp_reg[5]/C
                         clock pessimism              0.085    22.330    
                         clock uncertainty           -0.262    22.068    
    SLICE_X119Y197       FDCE (Setup_fdce_C_D)       -0.031    22.037    u1/data_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         22.037    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                 15.846    

Slack (MET) :             15.846ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 1.009ns (29.853%)  route 2.371ns (70.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 22.245 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.620     2.832    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[1])
                                                      1.009     3.841 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXDATA[1]
                         net (fo=2, routed)           2.371     6.212    u1/data_in[1]
    SLICE_X118Y196       FDCE                                         r  u1/data_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.116    22.245    u1/wr_clk
    SLICE_X118Y196       FDCE                                         r  u1/data_tmp_reg[1]/C
                         clock pessimism              0.085    22.330    
                         clock uncertainty           -0.262    22.068    
    SLICE_X118Y196       FDCE (Setup_fdce_C_D)       -0.010    22.058    u1/data_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         22.058    
                         arrival time                          -6.212    
  -------------------------------------------------------------------
                         slack                                 15.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.382ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.603ns (37.213%)  route 1.017ns (62.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.825     1.392    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[14])
                                                      0.603     1.995 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXDATA[14]
                         net (fo=2, routed)           1.017     3.013    u1/data_in[14]
    SLICE_X118Y197       FDCE                                         r  u1/data_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.760     1.373    u1/wr_clk
    SLICE_X118Y197       FDCE                                         r  u1/data_tmp_reg[14]/C
                         clock pessimism             -0.044     1.329    
                         clock uncertainty            0.262     1.591    
    SLICE_X118Y197       FDCE (Hold_fdce_C_D)         0.040     1.631    u1/data_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.414ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.603ns (36.558%)  route 1.046ns (63.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.372ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.825     1.392    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[3])
                                                      0.603     1.995 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXDATA[3]
                         net (fo=2, routed)           1.046     3.042    u1/data_in[3]
    SLICE_X119Y196       FDCE                                         r  u1/data_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.759     1.372    u1/wr_clk
    SLICE_X119Y196       FDCE                                         r  u1/data_tmp_reg[3]/C
                         clock pessimism             -0.044     1.328    
                         clock uncertainty            0.262     1.590    
    SLICE_X119Y196       FDCE (Hold_fdce_C_D)         0.038     1.628    u1/data_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.555ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wr_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.659ns (35.838%)  route 1.180ns (64.162%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.372ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.825     1.392    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[14])
                                                      0.603     1.995 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXDATA[14]
                         net (fo=2, routed)           1.014     3.010    u1/data_in[14]
    SLICE_X119Y197       LUT4 (Prop_lut4_I3_O)        0.028     3.038 r  u1/wr_en_i_4/O
                         net (fo=2, routed)           0.165     3.203    u1/wr_en_i_4_n_0
    SLICE_X118Y196       LUT6 (Prop_lut6_I2_O)        0.028     3.231 r  u1/wr_en_i_1/O
                         net (fo=1, routed)           0.000     3.231    u1/wr_en1_out
    SLICE_X118Y196       FDCE                                         r  u1/wr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.759     1.372    u1/wr_clk
    SLICE_X118Y196       FDCE                                         r  u1/wr_en_reg/C
                         clock pessimism             -0.044     1.328    
                         clock uncertainty            0.262     1.590    
    SLICE_X118Y196       FDCE (Hold_fdce_C_D)         0.087     1.677    u1/wr_en_reg
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           3.231    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.620ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.603ns (32.455%)  route 1.255ns (67.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.372ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.825     1.392    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[4])
                                                      0.603     1.995 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXDATA[4]
                         net (fo=2, routed)           1.255     3.250    u1/data_in[4]
    SLICE_X119Y196       FDCE                                         r  u1/data_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.759     1.372    u1/wr_clk
    SLICE_X119Y196       FDCE                                         r  u1/data_tmp_reg[4]/C
                         clock pessimism             -0.044     1.328    
                         clock uncertainty            0.262     1.590    
    SLICE_X119Y196       FDCE (Hold_fdce_C_D)         0.041     1.631    u1/data_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.627ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.603ns (32.295%)  route 1.264ns (67.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.372ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.825     1.392    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[9])
                                                      0.603     1.995 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXDATA[9]
                         net (fo=2, routed)           1.264     3.260    u1/data_in[9]
    SLICE_X119Y196       FDCE                                         r  u1/data_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.759     1.372    u1/wr_clk
    SLICE_X119Y196       FDCE                                         r  u1/data_tmp_reg[9]/C
                         clock pessimism             -0.044     1.328    
                         clock uncertainty            0.262     1.590    
    SLICE_X119Y196       FDCE (Hold_fdce_C_D)         0.043     1.633    u1/data_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           3.260    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.628ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.603ns (32.360%)  route 1.260ns (67.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.825     1.392    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[12])
                                                      0.603     1.995 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXDATA[12]
                         net (fo=2, routed)           1.260     3.256    u1/data_in[12]
    SLICE_X118Y197       FDCE                                         r  u1/data_tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.760     1.373    u1/wr_clk
    SLICE_X118Y197       FDCE                                         r  u1/data_tmp_reg[12]/C
                         clock pessimism             -0.044     1.329    
                         clock uncertainty            0.262     1.591    
    SLICE_X118Y197       FDCE (Hold_fdce_C_D)         0.037     1.628    u1/data_tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.650ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.603ns (32.079%)  route 1.277ns (67.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.825     1.392    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[13])
                                                      0.603     1.995 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXDATA[13]
                         net (fo=2, routed)           1.277     3.272    u1/data_in[13]
    SLICE_X118Y197       FDCE                                         r  u1/data_tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.760     1.373    u1/wr_clk
    SLICE_X118Y197       FDCE                                         r  u1/data_tmp_reg[13]/C
                         clock pessimism             -0.044     1.329    
                         clock uncertainty            0.262     1.591    
    SLICE_X118Y197       FDCE (Hold_fdce_C_D)         0.032     1.623    u1/data_tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.657ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.603ns (31.898%)  route 1.287ns (68.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.825     1.392    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[10])
                                                      0.603     1.995 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXDATA[10]
                         net (fo=2, routed)           1.287     3.283    u1/data_in[10]
    SLICE_X116Y196       FDCE                                         r  u1/data_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.758     1.371    u1/wr_clk
    SLICE_X116Y196       FDCE                                         r  u1/data_tmp_reg[10]/C
                         clock pessimism             -0.044     1.327    
                         clock uncertainty            0.262     1.589    
    SLICE_X116Y196       FDCE (Hold_fdce_C_D)         0.037     1.626    u1/data_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.662ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.603ns (31.686%)  route 1.300ns (68.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.825     1.392    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[7])
                                                      0.603     1.995 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXDATA[7]
                         net (fo=2, routed)           1.300     3.296    u1/data_in[7]
    SLICE_X119Y197       FDCE                                         r  u1/data_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.760     1.373    u1/wr_clk
    SLICE_X119Y197       FDCE                                         r  u1/data_tmp_reg[7]/C
                         clock pessimism             -0.044     1.329    
                         clock uncertainty            0.262     1.591    
    SLICE_X119Y197       FDCE (Hold_fdce_C_D)         0.043     1.634    u1/data_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           3.296    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.671ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.603ns (31.616%)  route 1.304ns (68.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.825     1.392    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[5])
                                                      0.603     1.995 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXDATA[5]
                         net (fo=2, routed)           1.304     3.300    u1/data_in[5]
    SLICE_X119Y197       FDCE                                         r  u1/data_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.760     1.373    u1/wr_clk
    SLICE_X119Y197       FDCE                                         r  u1/data_tmp_reg[5]/C
                         clock pessimism             -0.044     1.329    
                         clock uncertainty            0.262     1.591    
    SLICE_X119Y197       FDCE (Hold_fdce_C_D)         0.038     1.629    u1/data_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           3.300    
  -------------------------------------------------------------------
                         slack                                  1.671    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.340ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.340ns  (required time - arrival time)
  Source:                 u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.569ns  (logic 0.204ns (35.849%)  route 0.365ns (64.151%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y153                                    0.000     0.000 r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X112Y153       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.365     0.569    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X113Y153       FDRE                                         r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X113Y153       FDRE (Setup_fdre_C_D)       -0.091     9.909    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.909    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  9.340    

Slack (MET) :             9.341ns  (required time - arrival time)
  Source:                 u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.566ns  (logic 0.204ns (36.057%)  route 0.362ns (63.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y153                                    0.000     0.000 r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X112Y153       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.362     0.566    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X113Y153       FDRE                                         r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X113Y153       FDRE (Setup_fdre_C_D)       -0.093     9.907    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  9.341    

Slack (MET) :             9.348ns  (required time - arrival time)
  Source:                 u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.593ns  (logic 0.204ns (34.391%)  route 0.389ns (65.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155                                    0.000     0.000 r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X111Y155       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.389     0.593    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X118Y155       FDRE                                         r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X118Y155       FDRE (Setup_fdre_C_D)       -0.059     9.941    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.941    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                  9.348    

Slack (MET) :             9.370ns  (required time - arrival time)
  Source:                 u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.621ns  (logic 0.223ns (35.883%)  route 0.398ns (64.117%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y153                                    0.000     0.000 r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X112Y153       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.398     0.621    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X113Y153       FDRE                                         r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X113Y153       FDRE (Setup_fdre_C_D)       -0.009     9.991    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                  9.370    

Slack (MET) :             9.399ns  (required time - arrival time)
  Source:                 u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.623ns  (logic 0.223ns (35.784%)  route 0.400ns (64.216%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155                                    0.000     0.000 r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X111Y155       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.400     0.623    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X118Y155       FDRE                                         r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X118Y155       FDRE (Setup_fdre_C_D)        0.022    10.022    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  9.399    

Slack (MET) :             9.426ns  (required time - arrival time)
  Source:                 u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.516ns  (logic 0.204ns (39.571%)  route 0.312ns (60.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155                                    0.000     0.000 r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X111Y155       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.312     0.516    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X118Y155       FDRE                                         r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X118Y155       FDRE (Setup_fdre_C_D)       -0.058     9.942    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.942    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  9.426    

Slack (MET) :             9.428ns  (required time - arrival time)
  Source:                 u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.593ns  (logic 0.223ns (37.585%)  route 0.370ns (62.415%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155                                    0.000     0.000 r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X111Y155       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.370     0.593    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X114Y155       FDRE                                         r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X114Y155       FDRE (Setup_fdre_C_D)        0.021    10.021    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                  9.428    

Slack (MET) :             9.458ns  (required time - arrival time)
  Source:                 u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.481ns  (logic 0.204ns (42.389%)  route 0.277ns (57.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155                                    0.000     0.000 r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X111Y155       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.277     0.481    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X114Y155       FDRE                                         r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X114Y155       FDRE (Setup_fdre_C_D)       -0.061     9.939    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  9.458    

Slack (MET) :             9.487ns  (required time - arrival time)
  Source:                 u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.536ns  (logic 0.223ns (41.637%)  route 0.313ns (58.363%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155                                    0.000     0.000 r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X111Y155       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.313     0.536    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X118Y155       FDRE                                         r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X118Y155       FDRE (Setup_fdre_C_D)        0.023    10.023    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         10.023    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  9.487    

Slack (MET) :             9.506ns  (required time - arrival time)
  Source:                 u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.517ns  (logic 0.223ns (43.136%)  route 0.294ns (56.864%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155                                    0.000     0.000 r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X111Y155       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.294     0.517    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X114Y155       FDRE                                         r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X114Y155       FDRE (Setup_fdre_C_D)        0.023    10.023    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.023    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  9.506    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.092ns  (required time - arrival time)
  Source:                 u1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.417ns (16.533%)  route 2.105ns (83.467%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 12.244 - 10.000 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.247     2.461    u1/wr_clk
    SLICE_X115Y195       FDCE                                         r  u1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y195       FDCE (Prop_fdce_C_Q)         0.204     2.665 f  u1/cnt_reg[2]/Q
                         net (fo=5, routed)           0.866     3.531    u1/cnt[2]
    SLICE_X115Y195       LUT3 (Prop_lut3_I0_O)        0.123     3.654 r  u1/cnt1[6]_i_5/O
                         net (fo=1, routed)           0.450     4.104    u1/cnt1[6]_i_5_n_0
    SLICE_X114Y195       LUT6 (Prop_lut6_I0_O)        0.043     4.147 r  u1/cnt1[6]_i_3/O
                         net (fo=7, routed)           0.789     4.936    u1/cnt1[6]_i_3_n_0
    SLICE_X114Y194       LUT5 (Prop_lut5_I1_O)        0.047     4.983 r  u1/cnt1[1]_i_1/O
                         net (fo=1, routed)           0.000     4.983    u1/p_0_in__0[1]
    SLICE_X114Y194       FDCE                                         r  u1/cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.115    12.244    u1/rd_clk
    SLICE_X114Y194       FDCE                                         r  u1/cnt1_reg[1]/C
                         clock pessimism             -0.035    12.209    
                         clock uncertainty           -0.220    11.989    
    SLICE_X114Y194       FDCE (Setup_fdce_C_D)        0.086    12.075    u1/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.075    
                         arrival time                          -4.983    
  -------------------------------------------------------------------
                         slack                                  7.092    

Slack (MET) :             7.370ns  (required time - arrival time)
  Source:                 u1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.327ns (16.713%)  route 1.630ns (83.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 12.244 - 10.000 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.247     2.461    u1/wr_clk
    SLICE_X115Y195       FDCE                                         r  u1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y195       FDCE (Prop_fdce_C_Q)         0.204     2.665 r  u1/cnt_reg[2]/Q
                         net (fo=5, routed)           0.829     3.494    u1/cnt[2]
    SLICE_X115Y195       LUT3 (Prop_lut3_I2_O)        0.123     3.617 r  u1/cnt1[6]_i_1/O
                         net (fo=7, routed)           0.800     4.418    u1/add_cnt1
    SLICE_X113Y195       FDCE                                         r  u1/cnt1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.115    12.244    u1/rd_clk
    SLICE_X113Y195       FDCE                                         r  u1/cnt1_reg[3]/C
                         clock pessimism             -0.035    12.209    
                         clock uncertainty           -0.220    11.989    
    SLICE_X113Y195       FDCE (Setup_fdce_C_CE)      -0.201    11.788    u1/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.788    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  7.370    

Slack (MET) :             7.370ns  (required time - arrival time)
  Source:                 u1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.327ns (16.713%)  route 1.630ns (83.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 12.244 - 10.000 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.247     2.461    u1/wr_clk
    SLICE_X115Y195       FDCE                                         r  u1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y195       FDCE (Prop_fdce_C_Q)         0.204     2.665 r  u1/cnt_reg[2]/Q
                         net (fo=5, routed)           0.829     3.494    u1/cnt[2]
    SLICE_X115Y195       LUT3 (Prop_lut3_I2_O)        0.123     3.617 r  u1/cnt1[6]_i_1/O
                         net (fo=7, routed)           0.800     4.418    u1/add_cnt1
    SLICE_X113Y195       FDCE                                         r  u1/cnt1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.115    12.244    u1/rd_clk
    SLICE_X113Y195       FDCE                                         r  u1/cnt1_reg[4]/C
                         clock pessimism             -0.035    12.209    
                         clock uncertainty           -0.220    11.989    
    SLICE_X113Y195       FDCE (Setup_fdce_C_CE)      -0.201    11.788    u1/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.788    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  7.370    

Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 u1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.413ns (19.142%)  route 1.745ns (80.858%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 12.244 - 10.000 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.247     2.461    u1/wr_clk
    SLICE_X115Y195       FDCE                                         r  u1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y195       FDCE (Prop_fdce_C_Q)         0.204     2.665 f  u1/cnt_reg[2]/Q
                         net (fo=5, routed)           0.866     3.531    u1/cnt[2]
    SLICE_X115Y195       LUT3 (Prop_lut3_I0_O)        0.123     3.654 r  u1/cnt1[6]_i_5/O
                         net (fo=1, routed)           0.450     4.104    u1/cnt1[6]_i_5_n_0
    SLICE_X114Y195       LUT6 (Prop_lut6_I0_O)        0.043     4.147 r  u1/cnt1[6]_i_3/O
                         net (fo=7, routed)           0.429     4.576    u1/cnt1[6]_i_3_n_0
    SLICE_X113Y195       LUT5 (Prop_lut5_I1_O)        0.043     4.619 r  u1/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000     4.619    u1/p_0_in__0[3]
    SLICE_X113Y195       FDCE                                         r  u1/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.115    12.244    u1/rd_clk
    SLICE_X113Y195       FDCE                                         r  u1/cnt1_reg[3]/C
                         clock pessimism             -0.035    12.209    
                         clock uncertainty           -0.220    11.989    
    SLICE_X113Y195       FDCE (Setup_fdce_C_D)        0.034    12.023    u1/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.023    
                         arrival time                          -4.619    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.419ns  (required time - arrival time)
  Source:                 u1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.422ns (19.478%)  route 1.745ns (80.522%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 12.244 - 10.000 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.247     2.461    u1/wr_clk
    SLICE_X115Y195       FDCE                                         r  u1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y195       FDCE (Prop_fdce_C_Q)         0.204     2.665 f  u1/cnt_reg[2]/Q
                         net (fo=5, routed)           0.866     3.531    u1/cnt[2]
    SLICE_X115Y195       LUT3 (Prop_lut3_I0_O)        0.123     3.654 r  u1/cnt1[6]_i_5/O
                         net (fo=1, routed)           0.450     4.104    u1/cnt1[6]_i_5_n_0
    SLICE_X114Y195       LUT6 (Prop_lut6_I0_O)        0.043     4.147 r  u1/cnt1[6]_i_3/O
                         net (fo=7, routed)           0.429     4.576    u1/cnt1[6]_i_3_n_0
    SLICE_X113Y195       LUT5 (Prop_lut5_I1_O)        0.052     4.628 r  u1/cnt1[4]_i_1/O
                         net (fo=1, routed)           0.000     4.628    u1/p_0_in__0[4]
    SLICE_X113Y195       FDCE                                         r  u1/cnt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.115    12.244    u1/rd_clk
    SLICE_X113Y195       FDCE                                         r  u1/cnt1_reg[4]/C
                         clock pessimism             -0.035    12.209    
                         clock uncertainty           -0.220    11.989    
    SLICE_X113Y195       FDCE (Setup_fdce_C_D)        0.058    12.047    u1/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.047    
                         arrival time                          -4.628    
  -------------------------------------------------------------------
                         slack                                  7.419    

Slack (MET) :             7.443ns  (required time - arrival time)
  Source:                 u1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.413ns (19.217%)  route 1.736ns (80.783%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 12.244 - 10.000 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.247     2.461    u1/wr_clk
    SLICE_X115Y195       FDCE                                         r  u1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y195       FDCE (Prop_fdce_C_Q)         0.204     2.665 f  u1/cnt_reg[2]/Q
                         net (fo=5, routed)           0.866     3.531    u1/cnt[2]
    SLICE_X115Y195       LUT3 (Prop_lut3_I0_O)        0.123     3.654 r  u1/cnt1[6]_i_5/O
                         net (fo=1, routed)           0.450     4.104    u1/cnt1[6]_i_5_n_0
    SLICE_X114Y195       LUT6 (Prop_lut6_I0_O)        0.043     4.147 r  u1/cnt1[6]_i_3/O
                         net (fo=7, routed)           0.420     4.567    u1/cnt1[6]_i_3_n_0
    SLICE_X114Y195       LUT6 (Prop_lut6_I0_O)        0.043     4.610 r  u1/cnt1[6]_i_2/O
                         net (fo=1, routed)           0.000     4.610    u1/p_0_in__0[6]
    SLICE_X114Y195       FDCE                                         r  u1/cnt1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.115    12.244    u1/rd_clk
    SLICE_X114Y195       FDCE                                         r  u1/cnt1_reg[6]/C
                         clock pessimism             -0.035    12.209    
                         clock uncertainty           -0.220    11.989    
    SLICE_X114Y195       FDCE (Setup_fdce_C_D)        0.064    12.053    u1/cnt1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.053    
                         arrival time                          -4.610    
  -------------------------------------------------------------------
                         slack                                  7.443    

Slack (MET) :             7.484ns  (required time - arrival time)
  Source:                 u1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.327ns (17.523%)  route 1.539ns (82.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 12.244 - 10.000 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.247     2.461    u1/wr_clk
    SLICE_X115Y195       FDCE                                         r  u1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y195       FDCE (Prop_fdce_C_Q)         0.204     2.665 r  u1/cnt_reg[2]/Q
                         net (fo=5, routed)           0.829     3.494    u1/cnt[2]
    SLICE_X115Y195       LUT3 (Prop_lut3_I2_O)        0.123     3.617 r  u1/cnt1[6]_i_1/O
                         net (fo=7, routed)           0.710     4.327    u1/add_cnt1
    SLICE_X114Y194       FDCE                                         r  u1/cnt1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.115    12.244    u1/rd_clk
    SLICE_X114Y194       FDCE                                         r  u1/cnt1_reg[0]/C
                         clock pessimism             -0.035    12.209    
                         clock uncertainty           -0.220    11.989    
    SLICE_X114Y194       FDCE (Setup_fdce_C_CE)      -0.178    11.811    u1/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.811    
                         arrival time                          -4.327    
  -------------------------------------------------------------------
                         slack                                  7.484    

Slack (MET) :             7.484ns  (required time - arrival time)
  Source:                 u1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.327ns (17.523%)  route 1.539ns (82.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 12.244 - 10.000 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.247     2.461    u1/wr_clk
    SLICE_X115Y195       FDCE                                         r  u1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y195       FDCE (Prop_fdce_C_Q)         0.204     2.665 r  u1/cnt_reg[2]/Q
                         net (fo=5, routed)           0.829     3.494    u1/cnt[2]
    SLICE_X115Y195       LUT3 (Prop_lut3_I2_O)        0.123     3.617 r  u1/cnt1[6]_i_1/O
                         net (fo=7, routed)           0.710     4.327    u1/add_cnt1
    SLICE_X114Y194       FDCE                                         r  u1/cnt1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.115    12.244    u1/rd_clk
    SLICE_X114Y194       FDCE                                         r  u1/cnt1_reg[1]/C
                         clock pessimism             -0.035    12.209    
                         clock uncertainty           -0.220    11.989    
    SLICE_X114Y194       FDCE (Setup_fdce_C_CE)      -0.178    11.811    u1/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.811    
                         arrival time                          -4.327    
  -------------------------------------------------------------------
                         slack                                  7.484    

Slack (MET) :             7.484ns  (required time - arrival time)
  Source:                 u1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.327ns (17.523%)  route 1.539ns (82.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 12.244 - 10.000 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.247     2.461    u1/wr_clk
    SLICE_X115Y195       FDCE                                         r  u1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y195       FDCE (Prop_fdce_C_Q)         0.204     2.665 r  u1/cnt_reg[2]/Q
                         net (fo=5, routed)           0.829     3.494    u1/cnt[2]
    SLICE_X115Y195       LUT3 (Prop_lut3_I2_O)        0.123     3.617 r  u1/cnt1[6]_i_1/O
                         net (fo=7, routed)           0.710     4.327    u1/add_cnt1
    SLICE_X114Y194       FDCE                                         r  u1/cnt1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.115    12.244    u1/rd_clk
    SLICE_X114Y194       FDCE                                         r  u1/cnt1_reg[2]/C
                         clock pessimism             -0.035    12.209    
                         clock uncertainty           -0.220    11.989    
    SLICE_X114Y194       FDCE (Setup_fdce_C_CE)      -0.178    11.811    u1/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.811    
                         arrival time                          -4.327    
  -------------------------------------------------------------------
                         slack                                  7.484    

Slack (MET) :             7.485ns  (required time - arrival time)
  Source:                 u1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/rd_en1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.413ns (19.881%)  route 1.664ns (80.119%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 12.244 - 10.000 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.247     2.461    u1/wr_clk
    SLICE_X115Y195       FDCE                                         r  u1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y195       FDCE (Prop_fdce_C_Q)         0.204     2.665 f  u1/cnt_reg[2]/Q
                         net (fo=5, routed)           0.866     3.531    u1/cnt[2]
    SLICE_X115Y195       LUT3 (Prop_lut3_I0_O)        0.123     3.654 r  u1/cnt1[6]_i_5/O
                         net (fo=1, routed)           0.450     4.104    u1/cnt1[6]_i_5_n_0
    SLICE_X114Y195       LUT6 (Prop_lut6_I0_O)        0.043     4.147 r  u1/cnt1[6]_i_3/O
                         net (fo=7, routed)           0.348     4.495    u1/cnt1[6]_i_3_n_0
    SLICE_X113Y194       LUT4 (Prop_lut4_I1_O)        0.043     4.538 r  u1/rd_en1_i_1/O
                         net (fo=1, routed)           0.000     4.538    u1/rd_en1_i_1_n_0
    SLICE_X113Y194       FDCE                                         r  u1/rd_en1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.115    12.244    u1/rd_clk
    SLICE_X113Y194       FDCE                                         r  u1/rd_en1_reg/C
                         clock pessimism             -0.035    12.209    
                         clock uncertainty           -0.220    11.989    
    SLICE_X113Y194       FDCE (Setup_fdce_C_D)        0.034    12.023    u1/rd_en1_reg
  -------------------------------------------------------------------
                         required time                         12.023    
                         arrival time                          -4.538    
  -------------------------------------------------------------------
                         slack                                  7.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/rd_look/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.100ns (13.208%)  route 0.657ns (86.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.369ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.556     1.125    u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y157       FDRE                                         r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y157       FDRE (Prop_fdre_C_Q)         0.100     1.225 r  u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=4, routed)           0.657     1.882    u1/rd_look/inst/ila_core_inst/probe2[0]
    SLICE_X106Y154       SRL16E                                       r  u1/rd_look/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.756     1.369    u1/rd_look/inst/ila_core_inst/clk
    SLICE_X106Y154       SRL16E                                       r  u1/rd_look/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
                         clock pessimism              0.025     1.394    
                         clock uncertainty            0.220     1.614    
    SLICE_X106Y154       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.712    u1/rd_look/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.128ns (16.757%)  route 0.636ns (83.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.558     1.127    u1/wr_clk
    SLICE_X115Y195       FDCE                                         r  u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y195       FDCE (Prop_fdce_C_Q)         0.100     1.227 r  u1/cnt_reg[0]/Q
                         net (fo=5, routed)           0.315     1.542    u1/cnt[0]
    SLICE_X115Y195       LUT3 (Prop_lut3_I0_O)        0.028     1.570 r  u1/cnt1[6]_i_1/O
                         net (fo=7, routed)           0.321     1.891    u1/add_cnt1
    SLICE_X114Y195       FDCE                                         r  u1/cnt1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.758     1.371    u1/rd_clk
    SLICE_X114Y195       FDCE                                         r  u1/cnt1_reg[5]/C
                         clock pessimism              0.025     1.396    
                         clock uncertainty            0.220     1.616    
    SLICE_X114Y195       FDCE (Hold_fdce_C_CE)        0.030     1.646    u1/cnt1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt1_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.128ns (16.757%)  route 0.636ns (83.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.558     1.127    u1/wr_clk
    SLICE_X115Y195       FDCE                                         r  u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y195       FDCE (Prop_fdce_C_Q)         0.100     1.227 r  u1/cnt_reg[0]/Q
                         net (fo=5, routed)           0.315     1.542    u1/cnt[0]
    SLICE_X115Y195       LUT3 (Prop_lut3_I0_O)        0.028     1.570 r  u1/cnt1[6]_i_1/O
                         net (fo=7, routed)           0.321     1.891    u1/add_cnt1
    SLICE_X114Y195       FDCE                                         r  u1/cnt1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.758     1.371    u1/rd_clk
    SLICE_X114Y195       FDCE                                         r  u1/cnt1_reg[6]/C
                         clock pessimism              0.025     1.396    
                         clock uncertainty            0.220     1.616    
    SLICE_X114Y195       FDCE (Hold_fdce_C_CE)        0.030     1.646    u1/cnt1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.128ns (15.820%)  route 0.681ns (84.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.558     1.127    u1/wr_clk
    SLICE_X115Y195       FDCE                                         r  u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y195       FDCE (Prop_fdce_C_Q)         0.100     1.227 r  u1/cnt_reg[0]/Q
                         net (fo=5, routed)           0.315     1.542    u1/cnt[0]
    SLICE_X115Y195       LUT3 (Prop_lut3_I0_O)        0.028     1.570 r  u1/cnt1[6]_i_1/O
                         net (fo=7, routed)           0.366     1.936    u1/add_cnt1
    SLICE_X114Y194       FDCE                                         r  u1/cnt1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.758     1.371    u1/rd_clk
    SLICE_X114Y194       FDCE                                         r  u1/cnt1_reg[0]/C
                         clock pessimism              0.025     1.396    
                         clock uncertainty            0.220     1.616    
    SLICE_X114Y194       FDCE (Hold_fdce_C_CE)        0.030     1.646    u1/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.128ns (15.820%)  route 0.681ns (84.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.558     1.127    u1/wr_clk
    SLICE_X115Y195       FDCE                                         r  u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y195       FDCE (Prop_fdce_C_Q)         0.100     1.227 r  u1/cnt_reg[0]/Q
                         net (fo=5, routed)           0.315     1.542    u1/cnt[0]
    SLICE_X115Y195       LUT3 (Prop_lut3_I0_O)        0.028     1.570 r  u1/cnt1[6]_i_1/O
                         net (fo=7, routed)           0.366     1.936    u1/add_cnt1
    SLICE_X114Y194       FDCE                                         r  u1/cnt1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.758     1.371    u1/rd_clk
    SLICE_X114Y194       FDCE                                         r  u1/cnt1_reg[1]/C
                         clock pessimism              0.025     1.396    
                         clock uncertainty            0.220     1.616    
    SLICE_X114Y194       FDCE (Hold_fdce_C_CE)        0.030     1.646    u1/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.128ns (15.820%)  route 0.681ns (84.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.558     1.127    u1/wr_clk
    SLICE_X115Y195       FDCE                                         r  u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y195       FDCE (Prop_fdce_C_Q)         0.100     1.227 r  u1/cnt_reg[0]/Q
                         net (fo=5, routed)           0.315     1.542    u1/cnt[0]
    SLICE_X115Y195       LUT3 (Prop_lut3_I0_O)        0.028     1.570 r  u1/cnt1[6]_i_1/O
                         net (fo=7, routed)           0.366     1.936    u1/add_cnt1
    SLICE_X114Y194       FDCE                                         r  u1/cnt1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.758     1.371    u1/rd_clk
    SLICE_X114Y194       FDCE                                         r  u1/cnt1_reg[2]/C
                         clock pessimism              0.025     1.396    
                         clock uncertainty            0.220     1.616    
    SLICE_X114Y194       FDCE (Hold_fdce_C_CE)        0.030     1.646    u1/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.128ns (14.927%)  route 0.730ns (85.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.558     1.127    u1/wr_clk
    SLICE_X115Y195       FDCE                                         r  u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y195       FDCE (Prop_fdce_C_Q)         0.100     1.227 r  u1/cnt_reg[0]/Q
                         net (fo=5, routed)           0.315     1.542    u1/cnt[0]
    SLICE_X115Y195       LUT3 (Prop_lut3_I0_O)        0.028     1.570 r  u1/cnt1[6]_i_1/O
                         net (fo=7, routed)           0.414     1.985    u1/add_cnt1
    SLICE_X113Y195       FDCE                                         r  u1/cnt1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.758     1.371    u1/rd_clk
    SLICE_X113Y195       FDCE                                         r  u1/cnt1_reg[3]/C
                         clock pessimism              0.025     1.396    
                         clock uncertainty            0.220     1.616    
    SLICE_X113Y195       FDCE (Hold_fdce_C_CE)        0.010     1.626    u1/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.128ns (14.927%)  route 0.730ns (85.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.558     1.127    u1/wr_clk
    SLICE_X115Y195       FDCE                                         r  u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y195       FDCE (Prop_fdce_C_Q)         0.100     1.227 r  u1/cnt_reg[0]/Q
                         net (fo=5, routed)           0.315     1.542    u1/cnt[0]
    SLICE_X115Y195       LUT3 (Prop_lut3_I0_O)        0.028     1.570 r  u1/cnt1[6]_i_1/O
                         net (fo=7, routed)           0.414     1.985    u1/add_cnt1
    SLICE_X113Y195       FDCE                                         r  u1/cnt1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.758     1.371    u1/rd_clk
    SLICE_X113Y195       FDCE                                         r  u1/cnt1_reg[4]/C
                         clock pessimism              0.025     1.396    
                         clock uncertainty            0.220     1.616    
    SLICE_X113Y195       FDCE (Hold_fdce_C_CE)        0.010     1.626    u1/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.184ns (18.989%)  route 0.785ns (81.011%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.558     1.127    u1/wr_clk
    SLICE_X115Y195       FDCE                                         r  u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y195       FDCE (Prop_fdce_C_Q)         0.100     1.227 f  u1/cnt_reg[0]/Q
                         net (fo=5, routed)           0.404     1.631    u1/cnt[0]
    SLICE_X115Y195       LUT3 (Prop_lut3_I2_O)        0.028     1.659 r  u1/cnt1[6]_i_5/O
                         net (fo=1, routed)           0.234     1.892    u1/cnt1[6]_i_5_n_0
    SLICE_X114Y195       LUT6 (Prop_lut6_I0_O)        0.028     1.920 r  u1/cnt1[6]_i_3/O
                         net (fo=7, routed)           0.148     2.068    u1/cnt1[6]_i_3_n_0
    SLICE_X114Y195       LUT5 (Prop_lut5_I0_O)        0.028     2.096 r  u1/cnt1[5]_i_1/O
                         net (fo=1, routed)           0.000     2.096    u1/p_0_in__0[5]
    SLICE_X114Y195       FDCE                                         r  u1/cnt1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.758     1.371    u1/rd_clk
    SLICE_X114Y195       FDCE                                         r  u1/cnt1_reg[5]/C
                         clock pessimism              0.025     1.396    
                         clock uncertainty            0.220     1.616    
    SLICE_X114Y195       FDCE (Hold_fdce_C_D)         0.087     1.703    u1/cnt1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.184ns (18.199%)  route 0.827ns (81.801%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.558     1.127    u1/wr_clk
    SLICE_X115Y195       FDCE                                         r  u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y195       FDCE (Prop_fdce_C_Q)         0.100     1.227 f  u1/cnt_reg[0]/Q
                         net (fo=5, routed)           0.404     1.631    u1/cnt[0]
    SLICE_X115Y195       LUT3 (Prop_lut3_I2_O)        0.028     1.659 r  u1/cnt1[6]_i_5/O
                         net (fo=1, routed)           0.234     1.892    u1/cnt1[6]_i_5_n_0
    SLICE_X114Y195       LUT6 (Prop_lut6_I0_O)        0.028     1.920 r  u1/cnt1[6]_i_3/O
                         net (fo=7, routed)           0.190     2.110    u1/cnt1[6]_i_3_n_0
    SLICE_X114Y194       LUT6 (Prop_lut6_I1_O)        0.028     2.138 r  u1/cnt1[2]_i_1/O
                         net (fo=1, routed)           0.000     2.138    u1/p_0_in__0[2]
    SLICE_X114Y194       FDCE                                         r  u1/cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.758     1.371    u1/rd_clk
    SLICE_X114Y194       FDCE                                         r  u1/cnt1_reg[2]/C
                         clock pessimism              0.025     1.396    
                         clock uncertainty            0.220     1.616    
    SLICE_X114Y194       FDCE (Hold_fdce_C_D)         0.087     1.703    u1/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.435    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.144ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.330ns (14.810%)  route 1.898ns (85.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 22.244 - 20.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.271     2.483    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.204     2.687 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.048     3.735    u1/rst_n
    SLICE_X119Y197       LUT1 (Prop_lut1_I0_O)        0.126     3.861 f  u1/pll_i_1/O
                         net (fo=28, routed)          0.850     4.711    u1/pll_i_1_n_0
    SLICE_X115Y195       FDCE                                         f  u1/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.115    22.244    u1/wr_clk
    SLICE_X115Y195       FDCE                                         r  u1/cnt_reg[0]/C
                         clock pessimism              0.085    22.329    
                         clock uncertainty           -0.262    22.067    
    SLICE_X115Y195       FDCE (Recov_fdce_C_CLR)     -0.212    21.855    u1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.855    
                         arrival time                          -4.711    
  -------------------------------------------------------------------
                         slack                                 17.144    

Slack (MET) :             17.144ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.330ns (14.810%)  route 1.898ns (85.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 22.244 - 20.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.271     2.483    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.204     2.687 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.048     3.735    u1/rst_n
    SLICE_X119Y197       LUT1 (Prop_lut1_I0_O)        0.126     3.861 f  u1/pll_i_1/O
                         net (fo=28, routed)          0.850     4.711    u1/pll_i_1_n_0
    SLICE_X115Y195       FDCE                                         f  u1/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.115    22.244    u1/wr_clk
    SLICE_X115Y195       FDCE                                         r  u1/cnt_reg[1]/C
                         clock pessimism              0.085    22.329    
                         clock uncertainty           -0.262    22.067    
    SLICE_X115Y195       FDCE (Recov_fdce_C_CLR)     -0.212    21.855    u1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.855    
                         arrival time                          -4.711    
  -------------------------------------------------------------------
                         slack                                 17.144    

Slack (MET) :             17.144ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.330ns (14.810%)  route 1.898ns (85.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 22.244 - 20.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.271     2.483    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.204     2.687 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.048     3.735    u1/rst_n
    SLICE_X119Y197       LUT1 (Prop_lut1_I0_O)        0.126     3.861 f  u1/pll_i_1/O
                         net (fo=28, routed)          0.850     4.711    u1/pll_i_1_n_0
    SLICE_X115Y195       FDCE                                         f  u1/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.115    22.244    u1/wr_clk
    SLICE_X115Y195       FDCE                                         r  u1/cnt_reg[2]/C
                         clock pessimism              0.085    22.329    
                         clock uncertainty           -0.262    22.067    
    SLICE_X115Y195       FDCE (Recov_fdce_C_CLR)     -0.212    21.855    u1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         21.855    
                         arrival time                          -4.711    
  -------------------------------------------------------------------
                         slack                                 17.144    

Slack (MET) :             17.144ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.330ns (14.810%)  route 1.898ns (85.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 22.244 - 20.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.271     2.483    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.204     2.687 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.048     3.735    u1/rst_n
    SLICE_X119Y197       LUT1 (Prop_lut1_I0_O)        0.126     3.861 f  u1/pll_i_1/O
                         net (fo=28, routed)          0.850     4.711    u1/pll_i_1_n_0
    SLICE_X115Y195       FDCE                                         f  u1/data_tmp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.115    22.244    u1/wr_clk
    SLICE_X115Y195       FDCE                                         r  u1/data_tmp_reg[0]/C
                         clock pessimism              0.085    22.329    
                         clock uncertainty           -0.262    22.067    
    SLICE_X115Y195       FDCE (Recov_fdce_C_CLR)     -0.212    21.855    u1/data_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         21.855    
                         arrival time                          -4.711    
  -------------------------------------------------------------------
                         slack                                 17.144    

Slack (MET) :             17.383ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.330ns (16.117%)  route 1.718ns (83.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 22.244 - 20.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.271     2.483    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.204     2.687 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.048     3.735    u1/rst_n
    SLICE_X119Y197       LUT1 (Prop_lut1_I0_O)        0.126     3.861 f  u1/pll_i_1/O
                         net (fo=28, routed)          0.670     4.531    u1/pll_i_1_n_0
    SLICE_X116Y196       FDCE                                         f  u1/data_tmp_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.115    22.244    u1/wr_clk
    SLICE_X116Y196       FDCE                                         r  u1/data_tmp_reg[10]/C
                         clock pessimism              0.085    22.329    
                         clock uncertainty           -0.262    22.067    
    SLICE_X116Y196       FDCE (Recov_fdce_C_CLR)     -0.154    21.913    u1/data_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         21.913    
                         arrival time                          -4.531    
  -------------------------------------------------------------------
                         slack                                 17.383    

Slack (MET) :             17.383ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.330ns (16.117%)  route 1.718ns (83.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 22.244 - 20.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.271     2.483    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.204     2.687 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.048     3.735    u1/rst_n
    SLICE_X119Y197       LUT1 (Prop_lut1_I0_O)        0.126     3.861 f  u1/pll_i_1/O
                         net (fo=28, routed)          0.670     4.531    u1/pll_i_1_n_0
    SLICE_X116Y196       FDCE                                         f  u1/data_tmp_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.115    22.244    u1/wr_clk
    SLICE_X116Y196       FDCE                                         r  u1/data_tmp_reg[8]/C
                         clock pessimism              0.085    22.329    
                         clock uncertainty           -0.262    22.067    
    SLICE_X116Y196       FDCE (Recov_fdce_C_CLR)     -0.154    21.913    u1/data_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         21.913    
                         arrival time                          -4.531    
  -------------------------------------------------------------------
                         slack                                 17.383    

Slack (MET) :             17.591ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.330ns (18.512%)  route 1.453ns (81.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 22.245 - 20.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.271     2.483    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.204     2.687 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.048     3.735    u1/rst_n
    SLICE_X119Y197       LUT1 (Prop_lut1_I0_O)        0.126     3.861 f  u1/pll_i_1/O
                         net (fo=28, routed)          0.405     4.266    u1/pll_i_1_n_0
    SLICE_X119Y197       FDCE                                         f  u1/data_tmp_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.116    22.245    u1/wr_clk
    SLICE_X119Y197       FDCE                                         r  u1/data_tmp_reg[15]/C
                         clock pessimism              0.085    22.330    
                         clock uncertainty           -0.262    22.068    
    SLICE_X119Y197       FDCE (Recov_fdce_C_CLR)     -0.212    21.856    u1/data_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         21.856    
                         arrival time                          -4.266    
  -------------------------------------------------------------------
                         slack                                 17.591    

Slack (MET) :             17.591ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.330ns (18.512%)  route 1.453ns (81.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 22.245 - 20.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.271     2.483    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.204     2.687 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.048     3.735    u1/rst_n
    SLICE_X119Y197       LUT1 (Prop_lut1_I0_O)        0.126     3.861 f  u1/pll_i_1/O
                         net (fo=28, routed)          0.405     4.266    u1/pll_i_1_n_0
    SLICE_X119Y197       FDCE                                         f  u1/data_tmp_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.116    22.245    u1/wr_clk
    SLICE_X119Y197       FDCE                                         r  u1/data_tmp_reg[5]/C
                         clock pessimism              0.085    22.330    
                         clock uncertainty           -0.262    22.068    
    SLICE_X119Y197       FDCE (Recov_fdce_C_CLR)     -0.212    21.856    u1/data_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         21.856    
                         arrival time                          -4.266    
  -------------------------------------------------------------------
                         slack                                 17.591    

Slack (MET) :             17.591ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.330ns (18.512%)  route 1.453ns (81.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 22.245 - 20.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.271     2.483    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.204     2.687 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.048     3.735    u1/rst_n
    SLICE_X119Y197       LUT1 (Prop_lut1_I0_O)        0.126     3.861 f  u1/pll_i_1/O
                         net (fo=28, routed)          0.405     4.266    u1/pll_i_1_n_0
    SLICE_X119Y197       FDCE                                         f  u1/data_tmp_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.116    22.245    u1/wr_clk
    SLICE_X119Y197       FDCE                                         r  u1/data_tmp_reg[6]/C
                         clock pessimism              0.085    22.330    
                         clock uncertainty           -0.262    22.068    
    SLICE_X119Y197       FDCE (Recov_fdce_C_CLR)     -0.212    21.856    u1/data_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         21.856    
                         arrival time                          -4.266    
  -------------------------------------------------------------------
                         slack                                 17.591    

Slack (MET) :             17.591ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.330ns (18.512%)  route 1.453ns (81.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 22.245 - 20.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.271     2.483    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.204     2.687 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.048     3.735    u1/rst_n
    SLICE_X119Y197       LUT1 (Prop_lut1_I0_O)        0.126     3.861 f  u1/pll_i_1/O
                         net (fo=28, routed)          0.405     4.266    u1/pll_i_1_n_0
    SLICE_X119Y197       FDCE                                         f  u1/data_tmp_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    22.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    19.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    21.046    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    21.129 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         1.116    22.245    u1/wr_clk
    SLICE_X119Y197       FDCE                                         r  u1/data_tmp_reg[7]/C
                         clock pessimism              0.085    22.330    
                         clock uncertainty           -0.262    22.068    
    SLICE_X119Y197       FDCE (Recov_fdce_C_CLR)     -0.212    21.856    u1/data_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         21.856    
                         arrival time                          -4.266    
  -------------------------------------------------------------------
                         slack                                 17.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.157ns (17.989%)  route 0.716ns (82.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.372ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.562     1.129    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.091     1.220 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.568     1.788    u1/rst_n
    SLICE_X119Y197       LUT1 (Prop_lut1_I0_O)        0.066     1.854 f  u1/pll_i_1/O
                         net (fo=28, routed)          0.148     2.002    u1/pll_i_1_n_0
    SLICE_X118Y196       FDCE                                         f  u1/data_tmp_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.759     1.372    u1/wr_clk
    SLICE_X118Y196       FDCE                                         r  u1/data_tmp_reg[11]/C
                         clock pessimism             -0.044     1.328    
                         clock uncertainty            0.262     1.590    
    SLICE_X118Y196       FDCE (Remov_fdce_C_CLR)     -0.050     1.540    u1/data_tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.157ns (17.989%)  route 0.716ns (82.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.372ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.562     1.129    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.091     1.220 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.568     1.788    u1/rst_n
    SLICE_X119Y197       LUT1 (Prop_lut1_I0_O)        0.066     1.854 f  u1/pll_i_1/O
                         net (fo=28, routed)          0.148     2.002    u1/pll_i_1_n_0
    SLICE_X118Y196       FDCE                                         f  u1/data_tmp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.759     1.372    u1/wr_clk
    SLICE_X118Y196       FDCE                                         r  u1/data_tmp_reg[1]/C
                         clock pessimism             -0.044     1.328    
                         clock uncertainty            0.262     1.590    
    SLICE_X118Y196       FDCE (Remov_fdce_C_CLR)     -0.050     1.540    u1/data_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wr_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.157ns (17.989%)  route 0.716ns (82.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.372ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.562     1.129    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.091     1.220 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.568     1.788    u1/rst_n
    SLICE_X119Y197       LUT1 (Prop_lut1_I0_O)        0.066     1.854 f  u1/pll_i_1/O
                         net (fo=28, routed)          0.148     2.002    u1/pll_i_1_n_0
    SLICE_X118Y196       FDCE                                         f  u1/wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.759     1.372    u1/wr_clk
    SLICE_X118Y196       FDCE                                         r  u1/wr_en_reg/C
                         clock pessimism             -0.044     1.328    
                         clock uncertainty            0.262     1.590    
    SLICE_X118Y196       FDCE (Remov_fdce_C_CLR)     -0.050     1.540    u1/wr_en_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.157ns (17.989%)  route 0.716ns (82.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.372ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.562     1.129    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.091     1.220 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.568     1.788    u1/rst_n
    SLICE_X119Y197       LUT1 (Prop_lut1_I0_O)        0.066     1.854 f  u1/pll_i_1/O
                         net (fo=28, routed)          0.148     2.002    u1/pll_i_1_n_0
    SLICE_X119Y196       FDCE                                         f  u1/data_tmp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.759     1.372    u1/wr_clk
    SLICE_X119Y196       FDCE                                         r  u1/data_tmp_reg[2]/C
                         clock pessimism             -0.044     1.328    
                         clock uncertainty            0.262     1.590    
    SLICE_X119Y196       FDCE (Remov_fdce_C_CLR)     -0.069     1.521    u1/data_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.157ns (17.989%)  route 0.716ns (82.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.372ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.562     1.129    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.091     1.220 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.568     1.788    u1/rst_n
    SLICE_X119Y197       LUT1 (Prop_lut1_I0_O)        0.066     1.854 f  u1/pll_i_1/O
                         net (fo=28, routed)          0.148     2.002    u1/pll_i_1_n_0
    SLICE_X119Y196       FDCE                                         f  u1/data_tmp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.759     1.372    u1/wr_clk
    SLICE_X119Y196       FDCE                                         r  u1/data_tmp_reg[3]/C
                         clock pessimism             -0.044     1.328    
                         clock uncertainty            0.262     1.590    
    SLICE_X119Y196       FDCE (Remov_fdce_C_CLR)     -0.069     1.521    u1/data_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.157ns (17.989%)  route 0.716ns (82.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.372ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.562     1.129    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.091     1.220 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.568     1.788    u1/rst_n
    SLICE_X119Y197       LUT1 (Prop_lut1_I0_O)        0.066     1.854 f  u1/pll_i_1/O
                         net (fo=28, routed)          0.148     2.002    u1/pll_i_1_n_0
    SLICE_X119Y196       FDCE                                         f  u1/data_tmp_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.759     1.372    u1/wr_clk
    SLICE_X119Y196       FDCE                                         r  u1/data_tmp_reg[4]/C
                         clock pessimism             -0.044     1.328    
                         clock uncertainty            0.262     1.590    
    SLICE_X119Y196       FDCE (Remov_fdce_C_CLR)     -0.069     1.521    u1/data_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.157ns (17.989%)  route 0.716ns (82.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.372ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.562     1.129    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.091     1.220 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.568     1.788    u1/rst_n
    SLICE_X119Y197       LUT1 (Prop_lut1_I0_O)        0.066     1.854 f  u1/pll_i_1/O
                         net (fo=28, routed)          0.148     2.002    u1/pll_i_1_n_0
    SLICE_X119Y196       FDCE                                         f  u1/data_tmp_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.759     1.372    u1/wr_clk
    SLICE_X119Y196       FDCE                                         r  u1/data_tmp_reg[9]/C
                         clock pessimism             -0.044     1.328    
                         clock uncertainty            0.262     1.590    
    SLICE_X119Y196       FDCE (Remov_fdce_C_CLR)     -0.069     1.521    u1/data_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.157ns (16.980%)  route 0.768ns (83.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.562     1.129    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.091     1.220 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.568     1.788    u1/rst_n
    SLICE_X119Y197       LUT1 (Prop_lut1_I0_O)        0.066     1.854 f  u1/pll_i_1/O
                         net (fo=28, routed)          0.200     2.054    u1/pll_i_1_n_0
    SLICE_X118Y197       FDCE                                         f  u1/data_tmp_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.760     1.373    u1/wr_clk
    SLICE_X118Y197       FDCE                                         r  u1/data_tmp_reg[12]/C
                         clock pessimism             -0.044     1.329    
                         clock uncertainty            0.262     1.591    
    SLICE_X118Y197       FDCE (Remov_fdce_C_CLR)     -0.050     1.541    u1/data_tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.157ns (16.980%)  route 0.768ns (83.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.562     1.129    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.091     1.220 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.568     1.788    u1/rst_n
    SLICE_X119Y197       LUT1 (Prop_lut1_I0_O)        0.066     1.854 f  u1/pll_i_1/O
                         net (fo=28, routed)          0.200     2.054    u1/pll_i_1_n_0
    SLICE_X118Y197       FDCE                                         f  u1/data_tmp_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.760     1.373    u1/wr_clk
    SLICE_X118Y197       FDCE                                         r  u1/data_tmp_reg[13]/C
                         clock pessimism             -0.044     1.329    
                         clock uncertainty            0.262     1.591    
    SLICE_X118Y197       FDCE (Remov_fdce_C_CLR)     -0.050     1.541    u1/data_tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/data_tmp_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.157ns (16.980%)  route 0.768ns (83.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.562     1.129    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.091     1.220 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.568     1.788    u1/rst_n
    SLICE_X119Y197       LUT1 (Prop_lut1_I0_O)        0.066     1.854 f  u1/pll_i_1/O
                         net (fo=28, routed)          0.200     2.054    u1/pll_i_1_n_0
    SLICE_X118Y197       FDCE                                         f  u1/data_tmp_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout1_buf/O
                         net (fo=375, routed)         0.760     1.373    u1/wr_clk
    SLICE_X118Y197       FDCE                                         r  u1/data_tmp_reg[14]/C
                         clock pessimism             -0.044     1.329    
                         clock uncertainty            0.262     1.591    
    SLICE_X118Y197       FDCE (Remov_fdce_C_CLR)     -0.050     1.541    u1/data_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.513    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.061ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.259ns (16.054%)  route 1.354ns (83.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 12.217 - 10.000 ) 
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.218     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X86Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y179        FDRE (Prop_fdre_C_Q)         0.259     2.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=195, routed)         1.354     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X84Y178        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.088    12.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X84Y178        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[4]/C
                         clock pessimism              0.191    12.408    
                         clock uncertainty           -0.090    12.318    
    SLICE_X84Y178        FDCE (Recov_fdce_C_CLR)     -0.212    12.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[4]
  -------------------------------------------------------------------
                         required time                         12.106    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                  8.061    

Slack (MET) :             8.063ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.259ns (16.075%)  route 1.352ns (83.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 12.217 - 10.000 ) 
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.218     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X86Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y179        FDRE (Prop_fdre_C_Q)         0.259     2.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=195, routed)         1.352     4.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X85Y178        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.088    12.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X85Y178        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]/C
                         clock pessimism              0.191    12.408    
                         clock uncertainty           -0.090    12.318    
    SLICE_X85Y178        FDCE (Recov_fdce_C_CLR)     -0.212    12.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]
  -------------------------------------------------------------------
                         required time                         12.106    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  8.063    

Slack (MET) :             8.070ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.259ns (15.689%)  route 1.392ns (84.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.226ns = ( 12.226 - 10.000 ) 
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.218     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X86Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y179        FDRE (Prop_fdre_C_Q)         0.259     2.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=195, routed)         1.392     4.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X102Y179       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.097    12.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X102Y179       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.171    12.397    
                         clock uncertainty           -0.090    12.307    
    SLICE_X102Y179       FDCE (Recov_fdce_C_CLR)     -0.154    12.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         12.153    
                         arrival time                          -4.083    
  -------------------------------------------------------------------
                         slack                                  8.070    

Slack (MET) :             8.070ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.259ns (15.689%)  route 1.392ns (84.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.226ns = ( 12.226 - 10.000 ) 
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.218     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X86Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y179        FDRE (Prop_fdre_C_Q)         0.259     2.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=195, routed)         1.392     4.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X102Y179       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.097    12.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X102Y179       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.171    12.397    
                         clock uncertainty           -0.090    12.307    
    SLICE_X102Y179       FDCE (Recov_fdce_C_CLR)     -0.154    12.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         12.153    
                         arrival time                          -4.083    
  -------------------------------------------------------------------
                         slack                                  8.070    

Slack (MET) :             8.144ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.259ns (16.901%)  route 1.273ns (83.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 12.219 - 10.000 ) 
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.218     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X86Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y179        FDRE (Prop_fdre_C_Q)         0.259     2.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=195, routed)         1.273     3.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X84Y179        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.090    12.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X84Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[3]/C
                         clock pessimism              0.191    12.410    
                         clock uncertainty           -0.090    12.320    
    SLICE_X84Y179        FDCE (Recov_fdce_C_CLR)     -0.212    12.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.108    
                         arrival time                          -3.964    
  -------------------------------------------------------------------
                         slack                                  8.144    

Slack (MET) :             8.146ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.259ns (16.924%)  route 1.271ns (83.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 12.219 - 10.000 ) 
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.218     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X86Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y179        FDRE (Prop_fdre_C_Q)         0.259     2.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=195, routed)         1.271     3.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X85Y179        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.090    12.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X85Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.191    12.410    
                         clock uncertainty           -0.090    12.320    
    SLICE_X85Y179        FDCE (Recov_fdce_C_CLR)     -0.212    12.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.108    
                         arrival time                          -3.962    
  -------------------------------------------------------------------
                         slack                                  8.146    

Slack (MET) :             8.146ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.259ns (16.924%)  route 1.271ns (83.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 12.219 - 10.000 ) 
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.218     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X86Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y179        FDRE (Prop_fdre_C_Q)         0.259     2.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=195, routed)         1.271     3.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X85Y179        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.090    12.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X85Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[6]/C
                         clock pessimism              0.191    12.410    
                         clock uncertainty           -0.090    12.320    
    SLICE_X85Y179        FDCE (Recov_fdce_C_CLR)     -0.212    12.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[6]
  -------------------------------------------------------------------
                         required time                         12.108    
                         arrival time                          -3.962    
  -------------------------------------------------------------------
                         slack                                  8.146    

Slack (MET) :             8.158ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.259ns (16.588%)  route 1.302ns (83.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 12.224 - 10.000 ) 
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.218     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X86Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y179        FDRE (Prop_fdre_C_Q)         0.259     2.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=195, routed)         1.302     3.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X102Y178       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.095    12.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X102Y178       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.171    12.395    
                         clock uncertainty           -0.090    12.305    
    SLICE_X102Y178       FDCE (Recov_fdce_C_CLR)     -0.154    12.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                          -3.993    
  -------------------------------------------------------------------
                         slack                                  8.158    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.259ns (17.596%)  route 1.213ns (82.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.223ns = ( 12.223 - 10.000 ) 
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.218     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X86Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y179        FDRE (Prop_fdre_C_Q)         0.259     2.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=195, routed)         1.213     3.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X102Y177       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.094    12.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X102Y177       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.171    12.394    
                         clock uncertainty           -0.090    12.304    
    SLICE_X102Y177       FDCE (Recov_fdce_C_CLR)     -0.154    12.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         12.150    
                         arrival time                          -3.904    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.259ns (17.596%)  route 1.213ns (82.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.223ns = ( 12.223 - 10.000 ) 
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.444     2.656    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.218     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X86Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y179        FDRE (Prop_fdre_C_Q)         0.259     2.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=195, routed)         1.213     3.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X102Y177       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.094    12.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X102Y177       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.171    12.394    
                         clock uncertainty           -0.090    12.304    
    SLICE_X102Y177       FDCE (Recov_fdce_C_CLR)     -0.154    12.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         12.150    
                         arrival time                          -3.904    
  -------------------------------------------------------------------
                         slack                                  8.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.704%)  route 0.158ns (57.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.348ns
    Source Clock Delay      (SCD):    1.105ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.536     1.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X86Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y179        FDRE (Prop_fdre_C_Q)         0.118     1.223 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=195, routed)         0.158     1.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X90Y179        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.735     1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X90Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[3]/C
                         clock pessimism             -0.212     1.136    
    SLICE_X90Y179        FDCE (Remov_fdce_C_CLR)     -0.050     1.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.704%)  route 0.158ns (57.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.348ns
    Source Clock Delay      (SCD):    1.105ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.536     1.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X86Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y179        FDRE (Prop_fdre_C_Q)         0.118     1.223 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=195, routed)         0.158     1.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X90Y179        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.735     1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X90Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[4]/C
                         clock pessimism             -0.212     1.136    
    SLICE_X90Y179        FDCE (Remov_fdce_C_CLR)     -0.050     1.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.704%)  route 0.158ns (57.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.348ns
    Source Clock Delay      (SCD):    1.105ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.536     1.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X86Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y179        FDRE (Prop_fdre_C_Q)         0.118     1.223 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=195, routed)         0.158     1.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X90Y179        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.735     1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X90Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[5]/C
                         clock pessimism             -0.212     1.136    
    SLICE_X90Y179        FDCE (Remov_fdce_C_CLR)     -0.050     1.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.704%)  route 0.158ns (57.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.348ns
    Source Clock Delay      (SCD):    1.105ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.536     1.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X86Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y179        FDRE (Prop_fdre_C_Q)         0.118     1.223 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=195, routed)         0.158     1.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X90Y179        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.735     1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X90Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[6]/C
                         clock pessimism             -0.212     1.136    
    SLICE_X90Y179        FDCE (Remov_fdce_C_CLR)     -0.050     1.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.699%)  route 0.165ns (62.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.545     1.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y176       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y176       FDPE (Prop_fdpe_C_Q)         0.100     1.214 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.165     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X110Y178       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.745     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X110Y178       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.230     1.128    
    SLICE_X110Y178       FDCE (Remov_fdce_C_CLR)     -0.050     1.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.699%)  route 0.165ns (62.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.545     1.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y176       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y176       FDPE (Prop_fdpe_C_Q)         0.100     1.214 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.165     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X110Y178       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.745     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X110Y178       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.230     1.128    
    SLICE_X110Y178       FDCE (Remov_fdce_C_CLR)     -0.050     1.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.699%)  route 0.165ns (62.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.545     1.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y176       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y176       FDPE (Prop_fdpe_C_Q)         0.100     1.214 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.165     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X110Y178       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.745     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X110Y178       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.230     1.128    
    SLICE_X110Y178       FDCE (Remov_fdce_C_CLR)     -0.050     1.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.699%)  route 0.165ns (62.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.545     1.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y176       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y176       FDPE (Prop_fdpe_C_Q)         0.100     1.214 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.165     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X110Y178       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.745     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X110Y178       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.230     1.128    
    SLICE_X110Y178       FDCE (Remov_fdce_C_CLR)     -0.050     1.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.091ns (40.432%)  route 0.134ns (59.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.346ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.537     1.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X93Y176        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y176        FDPE (Prop_fdpe_C_Q)         0.091     1.197 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.134     1.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X94Y176        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.733     1.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X94Y176        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.229     1.117    
    SLICE_X94Y176        FDPE (Remov_fdpe_C_PRE)     -0.090     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.100ns (37.662%)  route 0.166ns (62.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.345ns
    Source Clock Delay      (SCD):    1.105ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.612     1.179    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.536     1.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X93Y174        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y174        FDPE (Prop_fdpe_C_Q)         0.100     1.205 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166     1.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X93Y175        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.732     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X93Y175        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.212     1.133    
    SLICE_X93Y175        FDCE (Remov_fdce_C_CLR)     -0.069     1.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.307    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.759ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/p2/p_out_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 0.330ns (5.280%)  route 5.920ns (94.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.271     2.483    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.204     2.687 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           2.836     5.523    u2/p2/rst_n
    SLICE_X92Y142        LUT1 (Prop_lut1_I0_O)        0.126     5.649 f  u2/p2/p_out[63]_i_3/O
                         net (fo=65, routed)          3.084     8.733    u2/p2/p_out[63]_i_3_n_0
    SLICE_X146Y77        FDCE                                         f  u2/p2/p_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.548    12.677    u2/p2/clk
    SLICE_X146Y77        FDCE                                         r  u2/p2/p_out_reg[0]/C
                         clock pessimism              0.085    12.762    
                         clock uncertainty           -0.251    12.511    
    SLICE_X146Y77        FDCE (Recov_fdce_C_CLR)     -0.212    12.299    u2/p2/p_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.299    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/p2/p_out_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 0.330ns (5.282%)  route 5.917ns (94.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.271     2.483    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.204     2.687 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           2.836     5.523    u2/p2/rst_n
    SLICE_X92Y142        LUT1 (Prop_lut1_I0_O)        0.126     5.649 f  u2/p2/p_out[63]_i_3/O
                         net (fo=65, routed)          3.081     8.730    u2/p2/p_out[63]_i_3_n_0
    SLICE_X147Y77        FDCE                                         f  u2/p2/p_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.548    12.677    u2/p2/clk
    SLICE_X147Y77        FDCE                                         r  u2/p2/p_out_reg[1]/C
                         clock pessimism              0.085    12.762    
                         clock uncertainty           -0.251    12.511    
    SLICE_X147Y77        FDCE (Recov_fdce_C_CLR)     -0.212    12.299    u2/p2/p_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.299    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/p4/p_out_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        6.192ns  (logic 0.330ns (5.329%)  route 5.862ns (94.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.271     2.483    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.204     2.687 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           2.944     5.631    u2/p4/rst_n
    SLICE_X99Y141        LUT1 (Prop_lut1_I0_O)        0.126     5.757 f  u2/p4/p_out[63]_i_3/O
                         net (fo=65, routed)          2.918     8.675    u2/p4/p_out[63]_i_3_n_0
    SLICE_X146Y80        FDCE                                         f  u2/p4/p_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.552    12.681    u2/p4/clk
    SLICE_X146Y80        FDCE                                         r  u2/p4/p_out_reg[1]/C
                         clock pessimism              0.085    12.766    
                         clock uncertainty           -0.251    12.515    
    SLICE_X146Y80        FDCE (Recov_fdce_C_CLR)     -0.212    12.303    u2/p4/p_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -8.675    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/p4/p_out_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 0.330ns (5.331%)  route 5.860ns (94.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.271     2.483    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.204     2.687 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           2.944     5.631    u2/p4/rst_n
    SLICE_X99Y141        LUT1 (Prop_lut1_I0_O)        0.126     5.757 f  u2/p4/p_out[63]_i_3/O
                         net (fo=65, routed)          2.916     8.673    u2/p4/p_out[63]_i_3_n_0
    SLICE_X147Y80        FDCE                                         f  u2/p4/p_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.552    12.681    u2/p4/clk
    SLICE_X147Y80        FDCE                                         r  u2/p4/p_out_reg[0]/C
                         clock pessimism              0.085    12.766    
                         clock uncertainty           -0.251    12.515    
    SLICE_X147Y80        FDCE (Recov_fdce_C_CLR)     -0.212    12.303    u2/p4/p_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  3.630    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/p3/p_out_reg[34]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        6.037ns  (logic 0.330ns (5.466%)  route 5.707ns (94.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.629ns = ( 12.629 - 10.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.271     2.483    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.204     2.687 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           3.033     5.720    u2/p3/rst_n
    SLICE_X99Y141        LUT1 (Prop_lut1_I0_O)        0.126     5.846 f  u2/p3/p_out[63]_i_3/O
                         net (fo=65, routed)          2.674     8.520    u2/p3/p_out[63]_i_3_n_0
    SLICE_X133Y82        FDCE                                         f  u2/p3/p_out_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.500    12.629    u2/p3/clk
    SLICE_X133Y82        FDCE                                         r  u2/p3/p_out_reg[34]/C
                         clock pessimism              0.085    12.714    
                         clock uncertainty           -0.251    12.463    
    SLICE_X133Y82        FDCE (Recov_fdce_C_CLR)     -0.212    12.251    u2/p3/p_out_reg[34]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/p3/p_out_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.997ns  (logic 0.330ns (5.502%)  route 5.667ns (94.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 12.630 - 10.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.271     2.483    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.204     2.687 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           3.033     5.720    u2/p3/rst_n
    SLICE_X99Y141        LUT1 (Prop_lut1_I0_O)        0.126     5.846 f  u2/p3/p_out[63]_i_3/O
                         net (fo=65, routed)          2.634     8.480    u2/p3/p_out[63]_i_3_n_0
    SLICE_X144Y81        FDCE                                         f  u2/p3/p_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.501    12.630    u2/p3/clk
    SLICE_X144Y81        FDCE                                         r  u2/p3/p_out_reg[0]/C
                         clock pessimism              0.085    12.715    
                         clock uncertainty           -0.251    12.464    
    SLICE_X144Y81        FDCE (Recov_fdce_C_CLR)     -0.212    12.252    u2/p3/p_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.252    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/p3/p_out_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.997ns  (logic 0.330ns (5.502%)  route 5.667ns (94.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 12.630 - 10.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.271     2.483    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.204     2.687 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           3.033     5.720    u2/p3/rst_n
    SLICE_X99Y141        LUT1 (Prop_lut1_I0_O)        0.126     5.846 f  u2/p3/p_out[63]_i_3/O
                         net (fo=65, routed)          2.634     8.480    u2/p3/p_out[63]_i_3_n_0
    SLICE_X144Y81        FDCE                                         f  u2/p3/p_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.501    12.630    u2/p3/clk
    SLICE_X144Y81        FDCE                                         r  u2/p3/p_out_reg[1]/C
                         clock pessimism              0.085    12.715    
                         clock uncertainty           -0.251    12.464    
    SLICE_X144Y81        FDCE (Recov_fdce_C_CLR)     -0.212    12.252    u2/p3/p_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.252    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.783ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/p2/p_out_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 0.330ns (5.465%)  route 5.709ns (94.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.625ns = ( 12.625 - 10.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.271     2.483    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.204     2.687 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           2.836     5.523    u2/p2/rst_n
    SLICE_X92Y142        LUT1 (Prop_lut1_I0_O)        0.126     5.649 f  u2/p2/p_out[63]_i_3/O
                         net (fo=65, routed)          2.873     8.522    u2/p2/p_out[63]_i_3_n_0
    SLICE_X132Y78        FDCE                                         f  u2/p2/p_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.496    12.625    u2/p2/clk
    SLICE_X132Y78        FDCE                                         r  u2/p2/p_out_reg[2]/C
                         clock pessimism              0.085    12.710    
                         clock uncertainty           -0.251    12.459    
    SLICE_X132Y78        FDCE (Recov_fdce_C_CLR)     -0.154    12.305    u2/p2/p_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                          -8.522    
  -------------------------------------------------------------------
                         slack                                  3.783    

Slack (MET) :             3.783ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/p3/p_out_reg[37]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 0.330ns (5.460%)  route 5.714ns (94.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 12.631 - 10.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.271     2.483    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.204     2.687 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           3.033     5.720    u2/p3/rst_n
    SLICE_X99Y141        LUT1 (Prop_lut1_I0_O)        0.126     5.846 f  u2/p3/p_out[63]_i_3/O
                         net (fo=65, routed)          2.681     8.527    u2/p3/p_out[63]_i_3_n_0
    SLICE_X134Y83        FDCE                                         f  u2/p3/p_out_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.502    12.631    u2/p3/clk
    SLICE_X134Y83        FDCE                                         r  u2/p3/p_out_reg[37]/C
                         clock pessimism              0.085    12.716    
                         clock uncertainty           -0.251    12.465    
    SLICE_X134Y83        FDCE (Recov_fdce_C_CLR)     -0.154    12.311    u2/p3/p_out_reg[37]
  -------------------------------------------------------------------
                         required time                         12.311    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                  3.783    

Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/p4/p_out_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 0.330ns (5.619%)  route 5.543ns (94.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.520ns = ( 12.520 - 10.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.271     2.483    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.204     2.687 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           2.944     5.631    u2/p4/rst_n
    SLICE_X99Y141        LUT1 (Prop_lut1_I0_O)        0.126     5.757 f  u2/p4/p_out[63]_i_3/O
                         net (fo=65, routed)          2.599     8.356    u2/p4/p_out[63]_i_3_n_0
    SLICE_X146Y101       FDCE                                         f  u2/p4/p_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.287    12.414    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     9.693 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353    11.046    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.129 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        1.391    12.520    u2/p4/clk
    SLICE_X146Y101       FDCE                                         r  u2/p4/p_out_reg[3]/C
                         clock pessimism              0.085    12.605    
                         clock uncertainty           -0.251    12.354    
    SLICE_X146Y101       FDCE (Recov_fdce_C_CLR)     -0.212    12.142    u2/p4/p_out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.142    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  3.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.157ns (13.552%)  route 1.002ns (86.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.562     1.129    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.091     1.220 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.568     1.788    u1/rst_n
    SLICE_X119Y197       LUT1 (Prop_lut1_I0_O)        0.066     1.854 f  u1/pll_i_1/O
                         net (fo=28, routed)          0.434     2.288    u1/pll_i_1_n_0
    SLICE_X114Y194       FDCE                                         f  u1/cnt1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.758     1.371    u1/rd_clk
    SLICE_X114Y194       FDCE                                         r  u1/cnt1_reg[0]/C
                         clock pessimism             -0.044     1.327    
                         clock uncertainty            0.251     1.578    
    SLICE_X114Y194       FDCE (Remov_fdce_C_CLR)     -0.050     1.528    u1/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.157ns (13.552%)  route 1.002ns (86.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.562     1.129    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.091     1.220 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.568     1.788    u1/rst_n
    SLICE_X119Y197       LUT1 (Prop_lut1_I0_O)        0.066     1.854 f  u1/pll_i_1/O
                         net (fo=28, routed)          0.434     2.288    u1/pll_i_1_n_0
    SLICE_X114Y194       FDCE                                         f  u1/cnt1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.758     1.371    u1/rd_clk
    SLICE_X114Y194       FDCE                                         r  u1/cnt1_reg[1]/C
                         clock pessimism             -0.044     1.327    
                         clock uncertainty            0.251     1.578    
    SLICE_X114Y194       FDCE (Remov_fdce_C_CLR)     -0.050     1.528    u1/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.157ns (13.552%)  route 1.002ns (86.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.562     1.129    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.091     1.220 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.568     1.788    u1/rst_n
    SLICE_X119Y197       LUT1 (Prop_lut1_I0_O)        0.066     1.854 f  u1/pll_i_1/O
                         net (fo=28, routed)          0.434     2.288    u1/pll_i_1_n_0
    SLICE_X114Y194       FDCE                                         f  u1/cnt1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.758     1.371    u1/rd_clk
    SLICE_X114Y194       FDCE                                         r  u1/cnt1_reg[2]/C
                         clock pessimism             -0.044     1.327    
                         clock uncertainty            0.251     1.578    
    SLICE_X114Y194       FDCE (Remov_fdce_C_CLR)     -0.050     1.528    u1/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt1_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.157ns (13.485%)  route 1.007ns (86.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.562     1.129    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.091     1.220 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.568     1.788    u1/rst_n
    SLICE_X119Y197       LUT1 (Prop_lut1_I0_O)        0.066     1.854 f  u1/pll_i_1/O
                         net (fo=28, routed)          0.439     2.293    u1/pll_i_1_n_0
    SLICE_X114Y195       FDCE                                         f  u1/cnt1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.758     1.371    u1/rd_clk
    SLICE_X114Y195       FDCE                                         r  u1/cnt1_reg[5]/C
                         clock pessimism             -0.044     1.327    
                         clock uncertainty            0.251     1.578    
    SLICE_X114Y195       FDCE (Remov_fdce_C_CLR)     -0.050     1.528    u1/cnt1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt1_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.157ns (13.485%)  route 1.007ns (86.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.562     1.129    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.091     1.220 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.568     1.788    u1/rst_n
    SLICE_X119Y197       LUT1 (Prop_lut1_I0_O)        0.066     1.854 f  u1/pll_i_1/O
                         net (fo=28, routed)          0.439     2.293    u1/pll_i_1_n_0
    SLICE_X114Y195       FDCE                                         f  u1/cnt1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.758     1.371    u1/rd_clk
    SLICE_X114Y195       FDCE                                         r  u1/cnt1_reg[6]/C
                         clock pessimism             -0.044     1.327    
                         clock uncertainty            0.251     1.578    
    SLICE_X114Y195       FDCE (Remov_fdce_C_CLR)     -0.050     1.528    u1/cnt1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/rd_en1_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.157ns (13.064%)  route 1.045ns (86.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.562     1.129    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.091     1.220 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.568     1.788    u1/rst_n
    SLICE_X119Y197       LUT1 (Prop_lut1_I0_O)        0.066     1.854 f  u1/pll_i_1/O
                         net (fo=28, routed)          0.477     2.331    u1/pll_i_1_n_0
    SLICE_X113Y194       FDCE                                         f  u1/rd_en1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.758     1.371    u1/rd_clk
    SLICE_X113Y194       FDCE                                         r  u1/rd_en1_reg/C
                         clock pessimism             -0.044     1.327    
                         clock uncertainty            0.251     1.578    
    SLICE_X113Y194       FDCE (Remov_fdce_C_CLR)     -0.069     1.509    u1/rd_en1_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.157ns (12.924%)  route 1.058ns (87.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.562     1.129    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.091     1.220 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.568     1.788    u1/rst_n
    SLICE_X119Y197       LUT1 (Prop_lut1_I0_O)        0.066     1.854 f  u1/pll_i_1/O
                         net (fo=28, routed)          0.490     2.344    u1/pll_i_1_n_0
    SLICE_X113Y195       FDCE                                         f  u1/cnt1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.758     1.371    u1/rd_clk
    SLICE_X113Y195       FDCE                                         r  u1/cnt1_reg[3]/C
                         clock pessimism             -0.044     1.327    
                         clock uncertainty            0.251     1.578    
    SLICE_X113Y195       FDCE (Remov_fdce_C_CLR)     -0.069     1.509    u1/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/cnt1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.157ns (12.924%)  route 1.058ns (87.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.562     1.129    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.091     1.220 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.568     1.788    u1/rst_n
    SLICE_X119Y197       LUT1 (Prop_lut1_I0_O)        0.066     1.854 f  u1/pll_i_1/O
                         net (fo=28, routed)          0.490     2.344    u1/pll_i_1_n_0
    SLICE_X113Y195       FDCE                                         f  u1/cnt1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.758     1.371    u1/rd_clk
    SLICE_X113Y195       FDCE                                         r  u1/cnt1_reg[4]/C
                         clock pessimism             -0.044     1.327    
                         clock uncertainty            0.251     1.578    
    SLICE_X113Y195       FDCE (Remov_fdce_C_CLR)     -0.069     1.509    u1/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             1.333ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/p1/encode_en_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.157ns (8.822%)  route 1.623ns (91.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.562     1.129    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.091     1.220 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.371     2.591    u2/p1/rst_n
    SLICE_X106Y144       LUT1 (Prop_lut1_I0_O)        0.066     2.657 f  u2/p1/p_out[63]_i_3/O
                         net (fo=65, routed)          0.252     2.909    u2/p1/p_out[63]_i_3_n_0
    SLICE_X100Y144       FDCE                                         f  u2/p1/encode_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.824     1.437    u2/p1/clk
    SLICE_X100Y144       FDCE                                         r  u2/p1/encode_en_reg/C
                         clock pessimism             -0.044     1.393    
                         clock uncertainty            0.251     1.644    
    SLICE_X100Y144       FDCE (Remov_fdce_C_CLR)     -0.069     1.575    u2/p1/encode_en_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.909    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.476ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/p2/encode_en_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.157ns (8.133%)  route 1.773ns (91.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.562     1.129    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y221       FDCE (Prop_fdce_C_Q)         0.091     1.220 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.560     2.780    u2/p2/rst_n
    SLICE_X92Y142        LUT1 (Prop_lut1_I0_O)        0.066     2.846 f  u2/p2/p_out[63]_i_3/O
                         net (fo=65, routed)          0.213     3.059    u2/p2/p_out[63]_i_3_n_0
    SLICE_X82Y142        FDCE                                         f  u2/p2/encode_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.823     1.434    u1/pll/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  u1/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    u1/pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  u1/pll/inst/clkout2_buf/O
                         net (fo=9251, routed)        0.813     1.426    u2/p2/clk
    SLICE_X82Y142        FDCE                                         r  u2/p2/encode_en_reg/C
                         clock pessimism             -0.044     1.382    
                         clock uncertainty            0.251     1.633    
    SLICE_X82Y142        FDCE (Remov_fdce_C_CLR)     -0.050     1.583    u2/p2/encode_en_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  1.476    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.352ns (11.722%)  route 2.651ns (88.278%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 36.763 - 33.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.058     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.271     4.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y179        FDRE (Prop_fdre_C_Q)         0.223     4.645 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.630     5.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y179        LUT6 (Prop_lut6_I0_O)        0.043     5.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.418     5.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y180        LUT4 (Prop_lut4_I0_O)        0.043     5.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.035     6.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X93Y180        LUT1 (Prop_lut1_I0_O)        0.043     6.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.568     7.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X95Y181        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585    35.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.095    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X95Y181        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.496    37.259    
                         clock uncertainty           -0.035    37.223    
    SLICE_X95Y181        FDCE (Recov_fdce_C_CLR)     -0.212    37.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.011    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                 29.587    

Slack (MET) :             29.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.352ns (11.722%)  route 2.651ns (88.278%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 36.763 - 33.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.058     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.271     4.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y179        FDRE (Prop_fdre_C_Q)         0.223     4.645 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.630     5.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y179        LUT6 (Prop_lut6_I0_O)        0.043     5.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.418     5.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y180        LUT4 (Prop_lut4_I0_O)        0.043     5.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.035     6.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X93Y180        LUT1 (Prop_lut1_I0_O)        0.043     6.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.568     7.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X95Y181        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585    35.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.095    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X95Y181        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.496    37.259    
                         clock uncertainty           -0.035    37.223    
    SLICE_X95Y181        FDCE (Recov_fdce_C_CLR)     -0.212    37.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.011    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                 29.587    

Slack (MET) :             29.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.352ns (11.722%)  route 2.651ns (88.278%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 36.763 - 33.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.058     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.271     4.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y179        FDRE (Prop_fdre_C_Q)         0.223     4.645 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.630     5.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y179        LUT6 (Prop_lut6_I0_O)        0.043     5.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.418     5.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y180        LUT4 (Prop_lut4_I0_O)        0.043     5.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.035     6.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X93Y180        LUT1 (Prop_lut1_I0_O)        0.043     6.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.568     7.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X95Y181        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585    35.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.095    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X95Y181        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.496    37.259    
                         clock uncertainty           -0.035    37.223    
    SLICE_X95Y181        FDCE (Recov_fdce_C_CLR)     -0.212    37.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.011    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                 29.587    

Slack (MET) :             29.697ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.352ns (12.065%)  route 2.565ns (87.935%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 36.763 - 33.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.058     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.271     4.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y179        FDRE (Prop_fdre_C_Q)         0.223     4.645 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.630     5.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y179        LUT6 (Prop_lut6_I0_O)        0.043     5.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.418     5.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y180        LUT4 (Prop_lut4_I0_O)        0.043     5.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.035     6.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X93Y180        LUT1 (Prop_lut1_I0_O)        0.043     6.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.482     7.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X94Y180        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585    35.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.095    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X94Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.496    37.259    
                         clock uncertainty           -0.035    37.223    
    SLICE_X94Y180        FDCE (Recov_fdce_C_CLR)     -0.187    37.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.036    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                 29.697    

Slack (MET) :             29.697ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.352ns (12.065%)  route 2.565ns (87.935%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 36.763 - 33.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.058     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.271     4.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y179        FDRE (Prop_fdre_C_Q)         0.223     4.645 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.630     5.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y179        LUT6 (Prop_lut6_I0_O)        0.043     5.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.418     5.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y180        LUT4 (Prop_lut4_I0_O)        0.043     5.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.035     6.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X93Y180        LUT1 (Prop_lut1_I0_O)        0.043     6.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.482     7.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X94Y180        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585    35.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.095    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X94Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.496    37.259    
                         clock uncertainty           -0.035    37.223    
    SLICE_X94Y180        FDCE (Recov_fdce_C_CLR)     -0.187    37.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.036    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                 29.697    

Slack (MET) :             29.697ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.352ns (12.065%)  route 2.565ns (87.935%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 36.763 - 33.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.058     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.271     4.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y179        FDRE (Prop_fdre_C_Q)         0.223     4.645 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.630     5.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y179        LUT6 (Prop_lut6_I0_O)        0.043     5.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.418     5.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y180        LUT4 (Prop_lut4_I0_O)        0.043     5.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.035     6.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X93Y180        LUT1 (Prop_lut1_I0_O)        0.043     6.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.482     7.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X94Y180        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585    35.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.095    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X94Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.496    37.259    
                         clock uncertainty           -0.035    37.223    
    SLICE_X94Y180        FDCE (Recov_fdce_C_CLR)     -0.187    37.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.036    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                 29.697    

Slack (MET) :             29.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.352ns (12.065%)  route 2.565ns (87.935%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 36.763 - 33.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.058     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.271     4.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y179        FDRE (Prop_fdre_C_Q)         0.223     4.645 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.630     5.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y179        LUT6 (Prop_lut6_I0_O)        0.043     5.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.418     5.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y180        LUT4 (Prop_lut4_I0_O)        0.043     5.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.035     6.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X93Y180        LUT1 (Prop_lut1_I0_O)        0.043     6.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.482     7.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X94Y180        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585    35.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.095    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X94Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.496    37.259    
                         clock uncertainty           -0.035    37.223    
    SLICE_X94Y180        FDCE (Recov_fdce_C_CLR)     -0.154    37.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.069    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                 29.730    

Slack (MET) :             29.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.352ns (12.065%)  route 2.565ns (87.935%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 36.763 - 33.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.058     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.271     4.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y179        FDRE (Prop_fdre_C_Q)         0.223     4.645 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.630     5.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y179        LUT6 (Prop_lut6_I0_O)        0.043     5.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.418     5.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y180        LUT4 (Prop_lut4_I0_O)        0.043     5.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.035     6.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X93Y180        LUT1 (Prop_lut1_I0_O)        0.043     6.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.482     7.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X94Y180        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585    35.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.095    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X94Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.496    37.259    
                         clock uncertainty           -0.035    37.223    
    SLICE_X94Y180        FDCE (Recov_fdce_C_CLR)     -0.154    37.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.069    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                 29.730    

Slack (MET) :             29.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.352ns (12.065%)  route 2.565ns (87.935%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 36.763 - 33.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.058     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.271     4.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y179        FDRE (Prop_fdre_C_Q)         0.223     4.645 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.630     5.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y179        LUT6 (Prop_lut6_I0_O)        0.043     5.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.418     5.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y180        LUT4 (Prop_lut4_I0_O)        0.043     5.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.035     6.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X93Y180        LUT1 (Prop_lut1_I0_O)        0.043     6.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.482     7.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X94Y180        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585    35.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.095    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X94Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.496    37.259    
                         clock uncertainty           -0.035    37.223    
    SLICE_X94Y180        FDCE (Recov_fdce_C_CLR)     -0.154    37.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.069    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                 29.730    

Slack (MET) :             29.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.352ns (12.065%)  route 2.565ns (87.935%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 36.763 - 33.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.058     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.271     4.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y179        FDRE (Prop_fdre_C_Q)         0.223     4.645 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.630     5.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y179        LUT6 (Prop_lut6_I0_O)        0.043     5.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.418     5.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y180        LUT4 (Prop_lut4_I0_O)        0.043     5.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.035     6.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X93Y180        LUT1 (Prop_lut1_I0_O)        0.043     6.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.482     7.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X94Y180        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585    35.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         1.095    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X94Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.496    37.259    
                         clock uncertainty           -0.035    37.223    
    SLICE_X94Y180        FDCE (Recov_fdce_C_CLR)     -0.154    37.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.069    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                 29.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.047%)  route 0.096ns (48.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.620     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.535     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X91Y176        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y176        FDPE (Prop_fdpe_C_Q)         0.100     2.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.096     2.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X90Y175        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.905     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.730     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X90Y175        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.474     2.191    
    SLICE_X90Y175        FDCE (Remov_fdce_C_CLR)     -0.050     2.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.047%)  route 0.096ns (48.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.620     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.535     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X91Y176        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y176        FDPE (Prop_fdpe_C_Q)         0.100     2.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.096     2.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X90Y175        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.905     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.730     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X90Y175        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.474     2.191    
    SLICE_X90Y175        FDCE (Remov_fdce_C_CLR)     -0.050     2.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.047%)  route 0.096ns (48.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.620     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.535     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X91Y176        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y176        FDPE (Prop_fdpe_C_Q)         0.100     2.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.096     2.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X90Y175        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.905     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.730     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X90Y175        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.474     2.191    
    SLICE_X90Y175        FDCE (Remov_fdce_C_CLR)     -0.050     2.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.047%)  route 0.096ns (48.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.620     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.535     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X91Y176        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y176        FDPE (Prop_fdpe_C_Q)         0.100     2.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.096     2.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X90Y175        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.905     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.730     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X90Y175        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.474     2.191    
    SLICE_X90Y175        FDCE (Remov_fdce_C_CLR)     -0.050     2.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.047%)  route 0.096ns (48.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.620     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.535     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X91Y176        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y176        FDPE (Prop_fdpe_C_Q)         0.100     2.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.096     2.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X90Y175        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.905     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.730     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X90Y175        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.474     2.191    
    SLICE_X90Y175        FDCE (Remov_fdce_C_CLR)     -0.050     2.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.047%)  route 0.096ns (48.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.620     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.535     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X91Y176        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y176        FDPE (Prop_fdpe_C_Q)         0.100     2.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.096     2.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X90Y175        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.905     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.730     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X90Y175        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.474     2.191    
    SLICE_X90Y175        FDCE (Remov_fdce_C_CLR)     -0.050     2.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.760%)  route 0.152ns (60.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.620     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.535     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X91Y176        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y176        FDPE (Prop_fdpe_C_Q)         0.100     2.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.152     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X90Y177        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.905     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.733     2.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X90Y177        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.474     2.194    
    SLICE_X90Y177        FDPE (Remov_fdpe_C_PRE)     -0.052     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.760%)  route 0.152ns (60.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.620     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.535     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X91Y176        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y176        FDPE (Prop_fdpe_C_Q)         0.100     2.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.152     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X90Y177        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.905     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.733     2.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X90Y177        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.474     2.194    
    SLICE_X90Y177        FDPE (Remov_fdpe_C_PRE)     -0.052     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.760%)  route 0.152ns (60.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.620     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.535     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X91Y176        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y176        FDPE (Prop_fdpe_C_Q)         0.100     2.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.152     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X90Y177        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.905     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.733     2.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X90Y177        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.474     2.194    
    SLICE_X90Y177        FDPE (Remov_fdpe_C_PRE)     -0.052     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.891%)  route 0.139ns (58.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.620     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.552     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X112Y182       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y182       FDPE (Prop_fdpe_C_Q)         0.100     2.298 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.139     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X113Y180       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.905     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=503, routed)         0.748     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X113Y180       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.475     2.208    
    SLICE_X113Y180       FDCE (Remov_fdce_C_CLR)     -0.069     2.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.298    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
  To Clock:  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       16.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.942ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.009ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gt0_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 1.052ns (32.182%)  route 2.217ns (67.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 22.260 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.620     2.832    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     3.841 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           1.898     5.740    encode_support_i/gt0_rxresetdone_i
    SLICE_X128Y221       LUT1 (Prop_lut1_I0_O)        0.043     5.783 f  encode_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.319     6.101    encode_support_i_n_19
    SLICE_X128Y221       FDCE                                         f  gt0_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.133    22.260    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r2_reg/C
                         clock pessimism              0.098    22.358    
                         clock uncertainty           -0.035    22.323    
    SLICE_X128Y221       FDCE (Recov_fdce_C_CLR)     -0.212    22.111    gt0_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         22.111    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                 16.009    

Slack (MET) :             16.009ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gt0_rxresetdone_r3_reg/CLR
                            (recovery check against rising-edge clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 1.052ns (32.182%)  route 2.217ns (67.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 22.260 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.620     2.832    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     3.841 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           1.898     5.740    encode_support_i/gt0_rxresetdone_i
    SLICE_X128Y221       LUT1 (Prop_lut1_I0_O)        0.043     5.783 f  encode_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.319     6.101    encode_support_i_n_19
    SLICE_X128Y221       FDCE                                         f  gt0_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.133    22.260    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
                         clock pessimism              0.098    22.358    
                         clock uncertainty           -0.035    22.323    
    SLICE_X128Y221       FDCE (Recov_fdce_C_CLR)     -0.212    22.111    gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         22.111    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                 16.009    

Slack (MET) :             16.009ns  (required time - arrival time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gt0_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@20.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 1.052ns (32.182%)  route 2.217ns (67.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 22.260 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.620     2.832    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     3.841 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           1.898     5.740    encode_support_i/gt0_rxresetdone_i
    SLICE_X128Y221       LUT1 (Prop_lut1_I0_O)        0.043     5.783 f  encode_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.319     6.101    encode_support_i_n_19
    SLICE_X128Y221       FDCE                                         f  gt0_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         1.133    22.260    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r_reg/C
                         clock pessimism              0.098    22.358    
                         clock uncertainty           -0.035    22.323    
    SLICE_X128Y221       FDCE (Recov_fdce_C_CLR)     -0.212    22.111    gt0_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         22.111    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                 16.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.942ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gt0_rxresetdone_r2_reg/CLR
                            (removal check against rising-edge clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.631ns (34.960%)  route 1.174ns (65.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.825     1.392    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     1.995 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           1.029     3.025    encode_support_i/gt0_rxresetdone_i
    SLICE_X128Y221       LUT1 (Prop_lut1_I0_O)        0.028     3.053 f  encode_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.145     3.197    encode_support_i_n_19
    SLICE_X128Y221       FDCE                                         f  gt0_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.765     1.376    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r2_reg/C
                         clock pessimism             -0.052     1.324    
    SLICE_X128Y221       FDCE (Remov_fdce_C_CLR)     -0.069     1.255    gt0_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.942ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gt0_rxresetdone_r3_reg/CLR
                            (removal check against rising-edge clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.631ns (34.960%)  route 1.174ns (65.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.825     1.392    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     1.995 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           1.029     3.025    encode_support_i/gt0_rxresetdone_i
    SLICE_X128Y221       LUT1 (Prop_lut1_I0_O)        0.028     3.053 f  encode_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.145     3.197    encode_support_i_n_19
    SLICE_X128Y221       FDCE                                         f  gt0_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.765     1.376    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r3_reg/C
                         clock pessimism             -0.052     1.324    
    SLICE_X128Y221       FDCE (Remov_fdce_C_CLR)     -0.069     1.255    gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.942ns  (arrival time - required time)
  Source:                 encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gt0_rxresetdone_r_reg/CLR
                            (removal check against rising-edge clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns - encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.631ns (34.960%)  route 1.174ns (65.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.825     1.392    encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     1.995 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           1.029     3.025    encode_support_i/gt0_rxresetdone_i
    SLICE_X128Y221       LUT1 (Prop_lut1_I0_O)        0.028     3.053 f  encode_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.145     3.197    encode_support_i_n_19
    SLICE_X128Y221       FDCE                                         f  gt0_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  encode_support_i/encode_init_i/inst/encode_i/gt0_encode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    encode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  encode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=108, routed)         0.765     1.376    gt0_rxusrclk2_i
    SLICE_X128Y221       FDCE                                         r  gt0_rxresetdone_r_reg/C
                         clock pessimism             -0.052     1.324    
    SLICE_X128Y221       FDCE (Remov_fdce_C_CLR)     -0.069     1.255    gt0_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  1.942    





