Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr 16 23:03:35 2024
| Host         : Desktop-qUBECk running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file tangerineSOCMA7Top_control_sets_placed.rpt
| Design       : tangerineSOCMA7Top
| Device       : xc7a50t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   259 |
|    Minimum number of control sets                        |   192 |
|    Addition due to synthesis replication                 |    67 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   758 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   259 |
| >= 0 to < 4        |    22 |
| >= 4 to < 6        |    74 |
| >= 6 to < 8        |    42 |
| >= 8 to < 10       |    25 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |     7 |
| >= 16              |    70 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2095 |          740 |
| No           | No                    | Yes                    |              52 |           21 |
| No           | Yes                   | No                     |             863 |          387 |
| Yes          | No                    | No                     |             721 |          261 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |            1351 |          459 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     |                                                                                                                Enable Signal                                                                                                                |                                                                                  Set/Reset Signal                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  clockingSystemInst/inst/clk_out2_100                | UARTInst/uartTXD_i_1_n_0                                                                                                                                                                                                                    | UARTInst/reset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  clockingSystemInst/inst/clk_out1_50                 |                                                                                                                                                                                                                                             | UARTInst/reset                                                                                                                                                                    |                1 |              1 |         1.00 |
| ~clockingSystemInst/inst/clk_out1_50                 |                                                                                                                                                                                                                                             |                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                   |                1 |              1 |         1.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                              | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                    | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              2 |         2.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__9_1                                                              |                2 |              2 |         1.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                    | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              2 |         2.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                  | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              2 |         2.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                         | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                1 |              2 |         2.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                  | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              3 |         3.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                  | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                1 |              3 |         3.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                3 |              3 |         1.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                              | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              3 |         3.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                   |                2 |              3 |         1.50 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                             |                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  clockingSystemInst/inst/clk_out2_100                | UARTInst/rxdSyncInst/stage3Reg_reg[0]_0[0]                                                                                                                                                                                                  | UARTInst/reset                                                                                                                                                                    |                2 |              4 |         2.00 |
|  clockingSystemInst/inst/clk_out2_100                | UARTInst/FSM_sequential_txState[3]_i_1_n_0                                                                                                                                                                                                  | UARTInst/reset                                                                                                                                                                    |                1 |              4 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                       |                1 |              4 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              4 |         1.33 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                1 |              4 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                2 |              4 |         2.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                         | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              4 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  clockingSystemInst/inst/clk_out1_50                 | picorv32Inst/pcpi_timeout_counter[3]_i_2_n_0                                                                                                                                                                                                | picorv32Inst/pcpi_div/SS[0]                                                                                                                                                       |                1 |              4 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                    | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              4 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                         | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  clockingSystemInst/inst/clk_out1_50                 |                                                                                                                                                                                                                                             | picorv32Inst/pcpi_div/instr_rem_i_1_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                       | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              4 |         2.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  clockingSystemInst/inst/clk_out3_200                | migDDR3Inst/u_migDDR3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                          | migDDR3Inst/u_migDDR3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                 | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                    | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              4 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                  | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                2 |              4 |         2.00 |
|  clockingSystemInst/inst/clk_out1_50                 | picorv32Inst/mem_addr[31]_i_1_n_0                                                                                                                                                                                                           | picorv32Inst/mem_wstrb[3]_i_1_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                   | migDDR3Inst/u_migDDR3_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                |                1 |              4 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                           |                1 |              4 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                            | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                4 |              4 |         1.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                            | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                1 |              4 |         4.00 |
|  clockingSystemInst/inst/clk_out2_100                |                                                                                                                                                                                                                                             | UARTInst/reset                                                                                                                                                                    |                4 |              4 |         1.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              4 |         2.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                           | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                1 |              4 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                2 |              4 |         2.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_en                                                                                                                                                                       | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                               | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                           | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                      |                2 |              4 |         2.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                         |                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[3]_i_2_n_0                                                                                          | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                1 |              4 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                     | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                             |                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                   | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/po_cnt_dec_reg_0[0]                                                                                                               |                1 |              4 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                3 |              4 |         1.33 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  clockingHDMIInst/inst/clk_out3_25                   | pixelGenInst/pgLetterYCount[3]_i_1_n_0                                                                                                                                                                                                      | UARTInst/reset                                                                                                                                                                    |                1 |              4 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                    | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  clockingSystemInst/inst/clk_out3_200                |                                                                                                                                                                                                                                             |                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |         5.00 |
|  clockingSystemInst/inst/clk_out1_50                 | picorv32Inst/latched_rd[4]_i_1_n_0                                                                                                                                                                                                          | picorv32Inst/pcpi_mul/cpuResetn_reg_0                                                                                                                                             |                2 |              5 |         2.50 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_0                                                          |                3 |              5 |         1.67 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                        |                3 |              5 |         1.67 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                          | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                3 |              5 |         1.67 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                        | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |         2.50 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                     | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |              5 |         1.67 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                               | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                2 |              5 |         2.50 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                     |                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                     | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0           | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                3 |              5 |         1.67 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0[0]                                                                                                           |                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                      | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                3 |              5 |         1.67 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                       | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              5 |         5.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0              | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              5 |         2.50 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                   | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                1 |              5 |         5.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                      | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                   |                2 |              5 |         2.50 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.ram_init_done_r_lcl_reg_inv_0                                                                                                                                  | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              5 |         2.50 |
|  clockingHDMIInst/inst/clk_out3_25                   | clockingHDMIInst/inst/locked                                                                                                                                                                                                                |                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |         5.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                2 |              5 |         2.50 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                   | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |              6 |         2.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                          | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[127]_i_1_n_0                             |                2 |              6 |         3.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                      |                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                    | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                4 |              6 |         1.50 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                        | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                4 |              6 |         1.50 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                 | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |         2.00 |
|  clockingSystemInst/inst/clk_out2_100                | picorv32Inst/mem_wstrb_reg[2]_0                                                                                                                                                                                                             | picorv32Inst/mem_addr_reg[2]_0                                                                                                                                                    |                2 |              6 |         3.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              6 |         6.00 |
|  clockingHDMIInst/inst/clk_out3_25                   | pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0                                                                                                                                                                                              | UARTInst/reset                                                                                                                                                                    |                2 |              6 |         3.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                 | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                3 |              6 |         2.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                  |                3 |              6 |         2.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                         |                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                              | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              6 |         3.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                               | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                4 |              6 |         1.50 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                    | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              6 |         3.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                         | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                              |                1 |              6 |         6.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                          | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                2 |              6 |         3.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              6 |         6.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                  |                4 |              6 |         1.50 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                  |                4 |              6 |         1.50 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                         | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              6 |         3.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                  |                3 |              6 |         2.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                             | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                4 |              6 |         1.50 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                         | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |         3.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                            | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                3 |              6 |         2.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              6 |         3.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                          |                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                         | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                       |                2 |              6 |         3.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                               | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |              6 |         2.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0                                                                                                       | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns[0]                                                                                       |                2 |              6 |         3.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                       | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                2 |              6 |         3.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                          | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |              6 |         3.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                               | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                           |                2 |              6 |         3.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                           | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                2 |              6 |         3.00 |
|  clockingSystemInst/inst/clk_out1_50                 | picorv32Inst/pcpi_div/E[0]                                                                                                                                                                                                                  | picorv32Inst/cpu_state[7]_i_1_n_0                                                                                                                                                 |                3 |              6 |         2.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                              | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                2 |              6 |         3.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                1 |              6 |         6.00 |
|  clockingHDMIInst/inst/clk_out1_125                  |                                                                                                                                                                                                                                             | dvidInst/shift_red[9]_i_1_n_0                                                                                                                                                     |                5 |              6 |         1.20 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |         3.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                   | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                3 |              6 |         2.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                5 |              7 |         1.40 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |         3.50 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                   | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                3 |              8 |         2.67 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg[0]                                                                                                                    | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                          |                3 |              8 |         2.67 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                  |                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  clockingSystemInst/inst/clk_out2_100                | picorv32Inst/mem_wstrb_reg[2]_1[0]                                                                                                                                                                                                          |                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0          | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  clockingSystemInst/inst/clk_out2_100                | UARTInst/txBuffer                                                                                                                                                                                                                           | UARTInst/reset                                                                                                                                                                    |                2 |              8 |         4.00 |
|  clockingSystemInst/inst/clk_out2_100                | UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                    | UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                 |                1 |              8 |         8.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0       | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  clockingHDMIInst/inst/clk_out3_25                   | pixelGenInst/pgLetterData[7]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  clockingSystemInst/inst/clk_out1_50                 | picorv32Inst/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                                                                                                                            | picorv32Inst/decoded_imm[19]_i_1_n_0                                                                                                                                              |                3 |              8 |         2.67 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r_reg0            |                3 |              8 |         2.67 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0       | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0       | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                3 |              8 |         2.67 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                         | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/cmp_err_pb_4to1.genblk1[0].compare_err_pb_reg0    |                5 |              8 |         1.60 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                |                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  clockingSystemInst/inst/clk_out1_50                 |                                                                                                                                                                                                                                             | tickTimerPrescalerCounter[6]                                                                                                                                                      |                4 |              9 |         2.25 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                   | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                3 |              9 |         3.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                   |                3 |              9 |         3.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                3 |              9 |         3.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                         | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                      |                5 |              9 |         1.80 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                               | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                2 |              9 |         4.50 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                  | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                4 |             10 |         2.50 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                         | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                3 |             10 |         3.33 |
|  clockingSystemInst/inst/clk_out3_200                | migDDR3Inst/u_migDDR3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                              | migDDR3Inst/u_migDDR3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                  |                3 |             11 |         3.67 |
|  clockingHDMIInst/inst/clk_out3_25                   | pixelGenInst/fontRomA[10]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                   |                2 |             11 |         5.50 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                6 |             11 |         1.83 |
|  clockingSystemInst/inst/clk_out3_200                | migDDR3Inst/u_migDDR3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                  | migDDR3Inst/u_migDDR3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                5 |             12 |         2.40 |
|  clockingHDMIInst/inst/clk_out3_25                   | pixelGenInst/pgYCount[0]_i_2_n_0                                                                                                                                                                                                            | pixelGenInst/pgYCount[0]_i_1_n_0                                                                                                                                                  |                3 |             12 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                     | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |             12 |         6.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                          | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[46]_i_1_n_0                              |                7 |             12 |         1.71 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                4 |             12 |         3.00 |
|  clockingSystemInst/inst/clk_out1_50                 | picorv32Inst/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                                                                                                                            | picorv32Inst/decoded_imm[31]_i_1_n_0                                                                                                                                              |                3 |             12 |         4.00 |
|  clockingHDMIInst/inst/clk_out3_25                   | pixelGenInst/pgR[7]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                   |                9 |             12 |         1.33 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                   |               12 |             12 |         1.00 |
|  clockingHDMIInst/inst/clk_out3_25                   |                                                                                                                                                                                                                                             | pixelGenInst/pgXCount[0]_i_1_n_0                                                                                                                                                  |                3 |             12 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                   | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                           | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0 | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                4 |             12 |         3.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0    | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                6 |             13 |         2.17 |
|  clockingSystemInst/inst/clk_out3_200                |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                7 |             13 |         1.86 |
|  clockingSystemInst/inst/clk_out2_100                |                                                                                                                                                                                                                                             | UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                 |                5 |             14 |         2.80 |
|  clockingHDMIInst/inst/clk_out3_25                   | pixelGenInst/videoRamBA[13]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                   |                5 |             14 |         2.80 |
|  clockingHDMIInst/inst/clk_out3_25                   | pixelGenInst/pgDisplayPtrShadow[13]_i_1_n_0                                                                                                                                                                                                 | UARTInst/reset                                                                                                                                                                    |                2 |             14 |         7.00 |
|  clockingHDMIInst/inst/clk_out3_25                   | pixelGenInst/pgDisplayPtr[13]_i_1_n_0                                                                                                                                                                                                       | UARTInst/reset                                                                                                                                                                    |                4 |             14 |         3.50 |
|  clockingHDMIInst/inst/clk_out3_25                   |                                                                                                                                                                                                                                             | UARTInst/reset                                                                                                                                                                    |                6 |             15 |         2.50 |
|  clockingSystemInst/inst/clk_out3_200                |                                                                                                                                                                                                                                             | UARTInst/reset                                                                                                                                                                    |                4 |             15 |         3.75 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                              | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                5 |             15 |         3.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                           |                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  clockingSystemInst/inst/clk_out1_50                 | sel                                                                                                                                                                                                                                         | UARTInst/reset                                                                                                                                                                    |                4 |             16 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |               10 |             16 |         1.60 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                5 |             16 |         3.20 |
|  clockingSystemInst/inst/clk_out2_100                | picorv32Inst/E[0]                                                                                                                                                                                                                           | UARTInst/reset                                                                                                                                                                    |                5 |             16 |         3.20 |
|  clockingSystemInst/inst/clk_out2_100                | UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                    | UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                 |                6 |             16 |         2.67 |
|  clockingSystemInst/inst/clk_out2_100                | UARTInst/txBaudCounter                                                                                                                                                                                                                      | UARTInst/reset                                                                                                                                                                    |                6 |             16 |         2.67 |
|  clockingSystemInst/inst/clk_out2_100                | UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            | UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                 |                4 |             16 |         4.00 |
|  clockingSystemInst/inst/clk_out2_100                | UARTInst/rxdSyncInst/E[0]                                                                                                                                                                                                                   | UARTInst/reset                                                                                                                                                                    |                6 |             16 |         2.67 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                       | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                6 |             16 |         2.67 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |               10 |             17 |         1.70 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |               13 |             17 |         1.31 |
|  clockingHDMIInst/inst/clk_out3_25                   | pixelGenInst/pgBackgroundColor[23]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                   |                4 |             18 |         4.50 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                8 |             19 |         2.38 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                          | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_3                                                              |               11 |             20 |         1.82 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                          | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                              |                7 |             20 |         2.86 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |               11 |             20 |         1.82 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                  | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                  |                5 |             20 |         4.00 |
|  clockingSystemInst/inst/clk_out1_50                 | picorv32Inst/mem_rdata_q[31]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                   |                8 |             22 |         2.75 |
|  clockingSystemInst/inst/clk_out1_50                 | picorv32Inst/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                                                                                                                            | picorv32Inst/pcpi_mul/cpuResetn_reg_0                                                                                                                                             |                7 |             22 |         3.14 |
|  clockingHDMIInst/inst/clk_out3_25                   |                                                                                                                                                                                                                                             | dviBlank                                                                                                                                                                          |               17 |             23 |         1.35 |
|  clockingSystemInst/inst/clk_out1_50                 |                                                                                                                                                                                                                                             | tickTimerPrescalerCounter[21]                                                                                                                                                     |                8 |             23 |         2.88 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                   | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                6 |             24 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                        |               11 |             25 |         2.27 |
|  clockingSystemInst/inst/clk_out1_50                 | picorv32Inst/mem_addr[31]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                   |               13 |             25 |         1.92 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                8 |             25 |         3.12 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                6 |             26 |         4.33 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |               12 |             26 |         2.17 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |               20 |             27 |         1.35 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |               16 |             31 |         1.94 |
|  clockingSystemInst/inst/clk_out1_50                 | picorv32Inst/pcpi_div/divisor                                                                                                                                                                                                               | picorv32Inst/pcpi_div/divisor[30]_i_1_n_0                                                                                                                                         |               11 |             31 |         2.82 |
|  clockingSystemInst/inst/clk_out1_50                 | picorv32Inst/pcpi_mul/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  clockingSystemInst/inst/clk_out1_50                 | picorv32Inst/pcpi_mul/cpuResetn_reg                                                                                                                                                                                                         |                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  clockingSystemInst/inst/clk_out2_100                | picorv32Inst/mem_addr_reg[4]_0[0]                                                                                                                                                                                                           | UARTInst/reset                                                                                                                                                                    |               14 |             32 |         2.29 |
|  clockingSystemInst/inst/clk_out2_100                | picorv32Inst/mem_addr_reg[2]_2[0]                                                                                                                                                                                                           | UARTInst/reset                                                                                                                                                                    |                9 |             32 |         3.56 |
|  clockingSystemInst/inst/clk_out1_50                 | picorv32Inst/mem_wdata[31]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  clockingSystemInst/inst/clk_out1_50                 | picorv32Inst/pcpi_div/dividend                                                                                                                                                                                                              |                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  clockingSystemInst/inst/clk_out1_50                 | tickTimerCounter[0]_i_1_n_0                                                                                                                                                                                                                 | tickTimerPrescalerCounter[6]                                                                                                                                                      |                8 |             32 |         4.00 |
|  clockingSystemInst/inst/clk_out1_50                 | picorv32Inst/pcpi_div/quotient_msk                                                                                                                                                                                                          | picorv32Inst/pcpi_div/quotient_msk[31]_i_1_n_0                                                                                                                                    |               12 |             32 |         2.67 |
|  clockingSystemInst/inst/clk_out1_50                 | picorv32Inst/pcpi_div/quotient                                                                                                                                                                                                              | picorv32Inst/pcpi_div/quotient_msk[31]_i_1_n_0                                                                                                                                    |               13 |             32 |         2.46 |
|  clockingSystemInst/inst/clk_out1_50                 | picorv32Inst/pcpi_div/divisor                                                                                                                                                                                                               |                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  clockingHDMIInst/inst/clk_out1_125                  |                                                                                                                                                                                                                                             |                                                                                                                                                                                   |                5 |             34 |         6.80 |
|  clockingSystemInst/inst/clk_out2_100                |                                                                                                                                                                                                                                             |                                                                                                                                                                                   |               14 |             34 |         2.43 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                  |               14 |             34 |         2.43 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               24 |             42 |         1.75 |
|  clockingSystemInst/inst/clk_out1_50                 | picorv32Inst/instr_lui0                                                                                                                                                                                                                     |                                                                                                                                                                                   |               15 |             43 |         2.87 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |               23 |             44 |         1.91 |
|  clockingSystemInst/inst/clk_out1_50                 | picorv32Inst/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                                                                                                                            |                                                                                                                                                                                   |               19 |             47 |         2.47 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               17 |             48 |         2.82 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               19 |             48 |         2.53 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |               17 |             48 |         2.82 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                   |                8 |             60 |         7.50 |
|  clockingHDMIInst/inst/clk_out3_25                   |                                                                                                                                                                                                                                             |                                                                                                                                                                                   |               26 |             61 |         2.35 |
|  clockingSystemInst/inst/clk_out1_50                 | picorv32Inst/reg_next_pc                                                                                                                                                                                                                    | picorv32Inst/pcpi_mul/cpuResetn_reg_0                                                                                                                                             |               21 |             62 |         2.95 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                           |                                                                                                                                                                                   |               20 |             64 |         3.20 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                    |                                                                                                                                                                                   |               21 |             64 |         3.05 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    |                                                                                                                                                                                   |               23 |             64 |         2.78 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                              |                                                                                                                                                                                   |               13 |             64 |         4.92 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb1157_out                                                                                        | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0               |               16 |             64 |         4.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                           |                                                                                                                                                                                   |                8 |             64 |         8.00 |
|  clockingSystemInst/inst/clk_out1_50                 | picorv32Inst/count_instr                                                                                                                                                                                                                    | picorv32Inst/pcpi_mul/cpuResetn_reg_0                                                                                                                                             |               16 |             64 |         4.00 |
|  clockingSystemInst/inst/clk_out1_50                 | picorv32Inst/cpuregs_reg_r1_0_31_0_5_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                   |               11 |             88 |         8.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                                   |               11 |             88 |         8.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_2               |                                                                                                                                                                                   |               12 |             92 |         7.67 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                           |                                                                                                                                                                                   |               12 |             96 |         8.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                           |                                                                                                                                                                                   |               12 |             96 |         8.00 |
|  clockingSystemInst/inst/clk_out1_50                 |                                                                                                                                                                                                                                             | picorv32Inst/pcpi_mul/cpuResetn_reg_0                                                                                                                                             |               39 |            111 |         2.85 |
|  clockingSystemInst/inst/clk_out1_50                 |                                                                                                                                                                                                                                             |                                                                                                                                                                                   |               68 |            128 |         1.88 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                 |                                                                                                                                                                                   |               24 |            192 |         8.00 |
|  migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                             |                                                                                                                                                                                   |              626 |           1850 |         2.96 |
+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


