# compile vhdl design source files
vhdl xil_defaultlib  \
"project_tb_func_synth.vhd" \
"../../../../../ProgettoRetiLogiche.srcs/sim_1/imports/Desktop/tb_example23.vhd" \

# Do not sort compile order
nosort
