# Half Adder â€“ EDA Playground

## ğŸ“˜ Project Overview
This project demonstrates a **Half Adder** implemented and simulated on [EDA Playground](https://www.edaplayground.com/).  
A Half Adder is a combinational logic circuit that performs addition of two single-bit binary numbers. It produces two outputs:
- **Sum (S)**
- **Carry (C)**

---

## ğŸ”¢ Truth Table

| Input A | Input B | Sum (S) | Carry (C) |
|---------|---------|---------|-----------|
|    0    |    0    |    0    |     0     |
|    0    |    1    |    1    |     0     |
|    1    |    0    |    1    |     0     |
|    1    |    1    |    0    |     1     |

---

## ğŸ–¥ï¸ Design Code (Verilog)

```verilog
module half_adder(
    input A, B,
    output Sum, Carry
);
    assign Sum = A ^ B;     // XOR for Sum
    assign Carry = A & B;   // AND for Carry
endmodule

