#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Tue Jun 20 17:40:19 2017
# Process ID: 69616
# Current directory: /home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback
# Command line: vivado
# Log file: /home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback/vivado.log
# Journal file: /home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback/vivado.jou
#-----------------------------------------------------------
start_gui
create_project jack /home/wesleyguo/github/vivado/vivado/ip/dut/jack/jack -part xc7v2000tflg1925-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vivado/vivado201604/Vivado/2016.4/data/ip'.
add_files -norecurse /home/wesleyguo/github/vivado/vivado/b2000t_jtag_axi_loopback/b2000t_jtag_axi_loopback/b2000t_jtag_axi_loopback.srcs/sources_1/jack.v
launch_runs synth_1 -jobs 24
INFO: [HDL 9-2216] Analyzing Verilog file "/home/wesleyguo/github/vivado/vivado/b2000t_jtag_axi_loopback/b2000t_jtag_axi_loopback/b2000t_jtag_axi_loopback.srcs/sources_1/jack.v" into library work [/home/wesleyguo/github/vivado/vivado/b2000t_jtag_axi_loopback/b2000t_jtag_axi_loopback/b2000t_jtag_axi_loopback.srcs/sources_1/jack.v:1]
[Tue Jun 20 17:46:21 2017] Launched synth_1...
Run output will be captured here: /home/wesleyguo/github/vivado/vivado/ip/dut/jack/jack/jack.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
[Tue Jun 20 17:47:18 2017] Launched impl_1...
Run output will be captured here: /home/wesleyguo/github/vivado/vivado/ip/dut/jack/jack/jack.runs/impl_1/runme.log
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
ipx::package_project -root_dir /home/wesleyguo/github/vivado/vivado/b2000t_jtag_axi_loopback/b2000t_jtag_axi_loopback/b2000t_jtag_axi_loopback.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  /home/wesleyguo/github/vivado/vivado/b2000t_jtag_axi_loopback/b2000t_jtag_axi_loopback/b2000t_jtag_axi_loopback.srcs/sources_1 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wesleyguo/github/vivado/vivado/b2000t_jtag_axi_loopback/b2000t_jtag_axi_loopback/b2000t_jtag_axi_loopback.srcs/sources_1'.
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/wesleyguo/github/vivado/vivado/b2000t_jtag_axi_loopback/b2000t_jtag_axi_loopback/b2000t_jtag_axi_loopback.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/wesleyguo/github/vivado/vivado/b2000t_jtag_axi_loopback/b2000t_jtag_axi_loopback/b2000t_jtag_axi_loopback.srcs/sources_1'
import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
ipx::unload_core /home/wesleyguo/github/vivado/vivado/b2000t_jtag_axi_loopback/b2000t_jtag_axi_loopback/b2000t_jtag_axi_loopback.srcs/sources_1/component.xml
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
ipx::package_project -root_dir /home/wesleyguo/github/vivado/vivado/ip/dut/jack/jack/jack.srcs/sources_1/imports/sources_1 -vendor user.org -library user -taxonomy /UserIP -force
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {/home/wesleyguo/github/vivado/vivado/ip/dut/jack/jack/jack.srcs/sources_1/imports/sources_1 /home/wesleyguo/github/vivado/vivado/b2000t_jtag_axi_loopback/b2000t_jtag_axi_loopback/b2000t_jtag_axi_loopback.srcs/sources_1} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wesleyguo/github/vivado/vivado/ip/dut/jack/jack/jack.srcs/sources_1/imports/sources_1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wesleyguo/github/vivado/vivado/b2000t_jtag_axi_loopback/b2000t_jtag_axi_loopback/b2000t_jtag_axi_loopback.srcs/sources_1'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:jack:1.0'. The one found in IP location '/home/wesleyguo/github/vivado/vivado/b2000t_jtag_axi_loopback/b2000t_jtag_axi_loopback/b2000t_jtag_axi_loopback.srcs/sources_1' will take precedence over the same IP in location /home/wesleyguo/github/vivado/vivado/ip/dut/jack/jack/jack.srcs/sources_1/imports/sources_1
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/wesleyguo/github/vivado/vivado/ip/dut/jack/jack/jack.srcs/sources_1/imports/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/wesleyguo/github/vivado/vivado/ip/dut/jack/jack/jack.srcs/sources_1/imports/sources_1'
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:jack:1.0'. The one found in IP location '/home/wesleyguo/github/vivado/vivado/ip/dut/jack/jack/jack.srcs/sources_1/imports/sources_1' will take precedence over the same IP in location /home/wesleyguo/github/vivado/vivado/b2000t_jtag_axi_loopback/b2000t_jtag_axi_loopback/b2000t_jtag_axi_loopback.srcs/sources_1
close_project
open_project /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vivado/vivado201604/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 6259.711 ; gain = 3.672 ; free physical = 86190 ; free virtual = 191415
open_bd_design {/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd}
Adding cell -- xilinx.com:ip:jtag_axi:1.2 - jtag_axi_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz
Adding cell -- xilinx.com:ip:vio:3.0 - vio_0
Adding cell -- xilinx.com:ip:system_ila:1.0 - system_ila_0
Adding cell -- xilinx.com:ip:axi_chip2chip:4.2 - axi_chip2chip_0
Adding cell -- xilinx.com:ip:aurora_64b66b:11.1 - aurora_64b66b_0
Adding cell -- xilinx.com:ip:system_ila:1.0 - system_ila
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:axi_chip2chip:4.2 - axi_chip2chip_1
Adding cell -- xilinx.com:ip:aurora_64b66b:11.1 - aurora_64b66b_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /aurora_64b66b_0/mmcm_not_locked_out(undef) and /axi_chip2chip_0/aurora_mmcm_not_locked(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /aurora_64b66b_0/mmcm_not_locked_out(undef) and /axi_chip2chip_1/aurora_mmcm_not_locked(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <jtag_axi> from BD file </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd>
set_property range 64K [get_bd_addr_segs {jtag_axi_0/Data/SEG_axi_chip2chip_1_Mem0}]
set_property range 16K [get_bd_addr_segs {jtag_axi_0/Data/SEG_axi_chip2chip_1_Mem0}]
set_property range 64K [get_bd_addr_segs {jtag_axi_0/Data/SEG_axi_chip2chip_1_Mem0}]
set_property offset 0x76020000 [get_bd_addr_segs {jtag_axi_0/Data/SEG_axi_chip2chip_1_Mem0}]
save_bd_design
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd> 
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ui/bd_4ae2cc3.ui> 
reset_run jtag_axi_aurora_64b66b_0_1_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 24
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
INFO: [Device 21-403] Loading part xc7z045ffv900-2
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_diff_refclk1 of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : INIT CLK of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : USER CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 97656250 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : SYNC CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 195312500 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_refclk1_out of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : drp_clk of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 150000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_1 NOTE : refclk1_in of /aurora_64b66b_1 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_1 NOTE : INIT CLK of /aurora_64b66b_1 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_1 NOTE : USER CLK of /aurora_64b66b_1 (Aurora IP) has input port frequency configured as 97656250 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_1 NOTE : SYNC CLK of /aurora_64b66b_1 (Aurora IP) has input port frequency configured as 195312500 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_1 NOTE : gt_qpllclk_quad1_in of /aurora_64b66b_1 (Aurora IP) has input port frequency configured as 0 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_1 NOTE : gt_qpllrefclk_quad1_in of /aurora_64b66b_1 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_1 NOTE : drp_clk of /aurora_64b66b_1 (Aurora IP) has input port frequency configured as 150000000 Hz.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
Verilog Output written to : /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v
Verilog Output written to : /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi_wrapper.v
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
Exporting to file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/hw_handoff/jtag_axi_system_ila_0_0.hwh
Generated Block Design Tcl file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/hw_handoff/jtag_axi_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/hdl/jtag_axi_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_chip2chip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aurora_64b66b_0 .
Exporting to file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0/bd_0/hw_handoff/jtag_axi_system_ila_0.hwh
Generated Block Design Tcl file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0/bd_0/hw_handoff/jtag_axi_system_ila_0_bd.tcl
Generated Hardware Definition File /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0/bd_0/hdl/jtag_axi_system_ila_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_chip2chip_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aurora_64b66b_1 .
Exporting to file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hw_handoff/jtag_axi.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hw_handoff/jtag_axi_bd.tcl
Generated Hardware Definition File /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_aurora_64b66b_0_1, cache-ID = d05e42a277022c45; cache size = 102.524 MB.
[Tue Jun 20 18:15:49 2017] Launched jtag_axi_xbar_0_synth_1, synth_1...
Run output will be captured here:
jtag_axi_xbar_0_synth_1: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/jtag_axi_xbar_0_synth_1/runme.log
synth_1: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/runme.log
[Tue Jun 20 18:15:49 2017] Launched impl_1...
Run output will be captured here: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:49 ; elapsed = 00:00:43 . Memory (MB): peak = 6749.742 ; gain = 398.852 ; free physical = 88849 ; free virtual = 194034
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
ipx::package_project -root_dir /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs -vendor user.org -library user -taxonomy /UserIP
WARNING: [IP_Flow 19-1834] The constraints file "jtag_axi.xdc" is added to the synthesis file group only, but will be used for both synthesis and implementation in the IP generation.
WARNING: [IP_Flow 19-4696] The IP Integrator Application Core IP source files for 'jtag_axi_axi_mem_intercon_0' of 'xilinx.com:ip:axi_interconnect:2.1' were included as packaged IP sources.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'GT_DIFF_REFCLK1_clk_n' as interface 'GT_DIFF_REFCLK1_clk_n'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'INIT_DIFF_CLK_clk_n' as interface 'INIT_DIFF_CLK_clk_n'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'diff_clock_rtl_clk_n' as interface 'diff_clock_rtl_clk_n'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'GT_DIFF_REFCLK1_clk_p' as interface 'GT_DIFF_REFCLK1_clk_p'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'INIT_DIFF_CLK_clk_p' as interface 'INIT_DIFF_CLK_clk_p'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'diff_clock_rtl_clk_p' as interface 'diff_clock_rtl_clk_p'.
ipx::unload_core /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/component.xml
open_bd_design {/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd}
