Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Aug 18 04:44:13 2022
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                1.57e-02 8.33e-02 1.15e+07    0.111 100.0
  U0_CLK_GATE (CLK_GATE)               1.84e-03 2.68e-03 3.72e+04 4.56e-03   4.1
  U0_ALU (ALU_test_1)                  6.24e-04 1.62e-02 4.29e+06 2.11e-02  19.1
    mult_49 (ALU_DW02_mult_0)          1.44e-04 1.82e-04 1.66e+06 1.98e-03   1.8
    add_43 (ALU_DW01_add_0)            1.08e-05 1.08e-04 2.07e+05 3.25e-04   0.3
    sub_46 (ALU_DW01_sub_0)            1.80e-05 1.12e-04 2.49e+05 3.78e-04   0.3
    div_52 (ALU_DW_div_uns_0)          1.75e-04 6.40e-04 1.25e+06 2.07e-03   1.9
  U0_RegFile (RegFile_test_1)          2.45e-03 3.10e-02 3.64e+06 3.71e-02  33.5
  U0_SYS_CTRL (SYS_CTRL_test_1)        9.67e-04 8.28e-03 1.00e+06 1.03e-02   9.3
    U0_CTRL_TX (CTRL_TX_test_1)        1.90e-04 1.02e-03 1.87e+05 1.40e-03   1.3
    U0_CTRL_RX (CTRL_RX_test_1)        5.08e-04 7.23e-03 8.08e+05 8.54e-03   7.7
  U0_UART (UART_test_1)                2.94e-03 1.58e-02 1.69e+06 2.04e-02  18.5
    U0_UART_RX (UART_RX_test_1)        1.57e-03 8.67e-03 9.38e+05 1.12e-02  10.1
      U0_stp_chk (stp_chk_test_1)      8.53e-06 2.53e-04 2.17e+04 2.83e-04   0.3
      U0_par_chk (par_chk_test_1)      1.58e-05 2.78e-04 1.21e+05 4.14e-04   0.4
      U0_strt_chk (strt_chk_test_1)    1.75e-06 2.13e-04 2.17e+04 2.36e-04   0.2
      U0_deserializer (deserializer_test_1)
                                       1.61e-04 2.51e-03 1.62e+05 2.83e-03   2.6
      U0_data_sampling (data_sampling_test_1)
                                       2.38e-04 1.69e-03 2.74e+05 2.20e-03   2.0
      U0_edge_bit_counter (edge_bit_counter_test_1)
                                       4.64e-04 2.56e-03 1.76e+05 3.20e-03   2.9
      U0_uart_fsm (uart_rx_fsm_test_1) 3.05e-04 1.14e-03 1.57e+05 1.60e-03   1.5
    U0_UART_TX (UART_TX_test_1)        1.34e-03 7.10e-03 7.43e+05 9.18e-03   8.3
      U0_parity_calc (parity_calc_test_1)
                                       2.87e-05 2.04e-03 2.93e+05 2.36e-03   2.1
      U0_mux (mux_test_1)              7.02e-04 6.22e-04 4.10e+04 1.36e-03   1.2
      U0_Serializer (Serializer_test_1)
                                       1.17e-04 3.31e-03 2.84e+05 3.71e-03   3.4
      U0_fsm (uart_tx_fsm_test_1)      1.23e-04 1.10e-03 1.19e+05 1.34e-03   1.2
  U0_ClkDiv (ClkDiv_test_1)            2.69e-04 2.07e-03 2.45e+05 2.58e-03   2.3
  U0_bit_sync (BIT_SYNC_test_1)        8.73e-07 4.26e-04 2.70e+04 4.54e-04   0.4
  U1_uart_sync (DATA_SYNC_test_1)      2.36e-06 2.41e-03 2.10e+05 2.62e-03   2.4
  U0_ref_sync (DATA_SYNC_test_0)       1.47e-06 2.35e-03 2.11e+05 2.56e-03   2.3
  U1_RST_SYNC (RST_SYNC_test_1)        9.98e-06 5.74e-04 2.96e+04 6.14e-04   0.6
  U0_RST_SYNC (RST_SYNC_test_0)        1.39e-05 6.73e-04 2.96e+04 7.16e-04   0.6
  U5_mux2X1 (mux2X1_1)                 9.76e-06 4.23e-05 1.24e+04 6.44e-05   0.1
  U4_mux2X1 (mux2X1_2)                 9.76e-06 4.23e-05 1.26e+04 6.47e-05   0.1
  U3_mux2X1 (mux2X1_3)                 5.90e-05 4.57e-05 1.15e+04 1.16e-04   0.1
  U2_mux2X1 (mux2X1_4)                 8.14e-04 1.92e-04 1.15e+04 1.02e-03   0.9
  U1_mux2X1 (mux2X1_5)                 7.36e-04 1.91e-04 1.15e+04 9.39e-04   0.8
  U0_mux2X1 (mux2X1_0)                 4.18e-03 2.62e-04 1.14e+04 4.46e-03   4.0
1
