Source Block: hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@129:139@HdlStmAssign
wire buffer_ready_n_s;
reg  [DPW_LOG2:0] jj;
reg  align_found;

assign status_ifs_ready = ifs_ready;
assign status_frame_align = frame_align;

genvar i;
generate

for (i = 0; i < DATA_PATH_WIDTH; i = i + 1) begin: gen_char

Diff Content:
- 134 assign status_frame_align = frame_align;

Clone Blocks:
Clone Blocks 1:
hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@128:138
wire ilas_monitor_reset;
wire buffer_ready_n_s;
reg  [DPW_LOG2:0] jj;
reg  align_found;

assign status_ifs_ready = ifs_ready;
assign status_frame_align = frame_align;

genvar i;
generate


Clone Blocks 2:
hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@126:136

wire ilas_monitor_reset_s;
wire ilas_monitor_reset;
wire buffer_ready_n_s;
reg  [DPW_LOG2:0] jj;
reg  align_found;

assign status_ifs_ready = ifs_ready;
assign status_frame_align = frame_align;

genvar i;

