---
layout: default
title: ğŸ—ï¸ 3.3 GAAå¯¾å¿œï¼šã‚µãƒ ã‚¹ãƒ³3nmå…ˆè¡Œ vs TSMC N2 / 3.3 GAA Implementation: Samsung 3nm Lead vs TSMC N2
---

---

# ğŸ—ï¸ 3.3 GAAå¯¾å¿œï¼šã‚µãƒ ã‚¹ãƒ³3nmå…ˆè¡Œ vs TSMC N2  
**3.3 GAA Implementation: Samsung 3nm Lead vs TSMC N2**

---

## ğŸ“œ æ¦‚è¦ / Overview

**JP:**  
GAAï¼ˆGate-All-Aroundï¼‰ã¯FinFETã®å¾Œç¶™ã¨ãªã‚‹ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿æ§‹é€ ã§ã€ãƒãƒ£ãƒãƒ«å…¨å‘¨ã‚’ã‚²ãƒ¼ãƒˆã§å›²ã‚€ã“ã¨ã«ã‚ˆã‚Šã€ãƒªãƒ¼ã‚¯é›»æµä½æ¸›ã¨é§†å‹•èƒ½åŠ›å‘ä¸Šã‚’å®Ÿç¾ã—ã¾ã™ã€‚  
ã‚µãƒ ã‚¹ãƒ³ã¯2022å¹´ã«**3GAE**ä¸–ä»£ã§GAAã‚’ä¸–ç•Œåˆå•†ç”¨åŒ–ã—ã€å…ˆè¡Œè€…åˆ©ç›Šã‚’ç‹™ã„ã¾ã—ãŸã€‚ä¸€æ–¹TSMCã¯ã€**N2ä¸–ä»£ï¼ˆ2025å¹´äºˆå®šï¼‰**ã§GAAã‚’å°å…¥ã™ã‚‹æ–¹é‡ã‚’æ¡ã‚Šã€é‡ç”£æ­©ç•™ã¾ã‚Šã®ç¢ºä¿ã‚’å„ªå…ˆã—ã¦ã„ã¾ã™ã€‚

**EN:**  
GAA (Gate-All-Around) is the successor to FinFET, surrounding the channel entirely with the gate, reducing leakage current and improving drive strength.  
Samsung was the first to commercialize GAA in its **3GAE** generation in 2022, aiming for first-mover advantage.  
TSMC plans to introduce GAA in its **N2 node (2025)**, prioritizing stable yield before deployment.

---

## âš–ï¸ ã‚¢ãƒ—ãƒ­ãƒ¼ãƒæ¯”è¼ƒ / Approach Comparison

| é …ç›® / Item | ã‚µãƒ ã‚¹ãƒ³ / Samsung | TSMC |
|-------------|--------------------|------|
| **å°å…¥æ™‚æœŸ / Introduction Timing** | 2022ï¼ˆ3GAEï¼‰ | 2025ï¼ˆN2ï¼‰ |
| **æ§‹é€ ã‚¿ã‚¤ãƒ— / Structure Type** | MBCFETâ„¢ï¼ˆMulti-Bridge Channel FETï¼‰ | Nanosheet GAA |
| **ä¸»ãªé¡§å®¢ / Key Customers** | Qualcomm, IBMï¼ˆè©¦ä½œï¼‰ | Apple, NVIDIAï¼ˆäºˆå®šï¼‰ |
| **åˆæœŸèª²é¡Œ / Initial Challenges** | æ­©ç•™ã¾ã‚Šã®å®‰å®šåŒ–ã€è¨­è¨ˆIPä¸è¶³ | EUVå±¤æ•°èª¿æ•´ã€EDAå¯¾å¿œ |
| **è¨­è¨ˆæ”¯æ´ / Design Support** | SAFETM GAA PDKæä¾› | OIPå¯¾å¿œGAA PDKæä¾› |

---

## ğŸ§© è¨­è¨ˆã¨è£½é€ ã®ç›¸äº’ä½œç”¨ / Designâ€“Manufacturing Interplay

**JP:**  
GAAä¸–ä»£ã§ã¯ãƒãƒ£ãƒãƒ«å¹…èª¿æ•´ã‚„ãƒãƒ«ãƒãƒ–ãƒªãƒƒã‚¸æ§‹é€ ã«ã‚ˆã‚‹æœ€é©åŒ–ãŒå¯èƒ½ã§ã™ãŒã€é…ç·šæŠµæŠ—ãƒ»å¯„ç”Ÿå®¹é‡ã®å½±éŸ¿ã‚’æŠ‘ãˆã‚‹ãŸã‚ã®EDAå¯¾å¿œãŒé‡è¦ã§ã™ã€‚  
ã‚µãƒ ã‚¹ãƒ³ã¯æ—©æœŸå°å…¥ã«ä¼´ã„ã€IPã‚¨ã‚³ã‚·ã‚¹ãƒ†ãƒ ã®æˆç†ŸãŒè¿½ã„ã¤ã‹ãªã„é¢ãŒã‚ã‚Šã¾ã—ãŸã€‚  
TSMCã¯ã“ã®çµŒé¨“ã‚’è¸ã¾ãˆã€EDAãƒ™ãƒ³ãƒ€ãƒ¼ã‚„IPãƒ—ãƒ­ãƒã‚¤ãƒ€ã¨ã®äº‹å‰èª¿æ•´ã‚’å¼·åŒ–ã—ã¦ã„ã¾ã™ã€‚

**EN:**  
In the GAA era, channel width tuning and multi-bridge structures enable optimization, but EDA support is essential to mitigate wiring resistance and parasitic capacitance.  
Samsungâ€™s early adoption meant its IP ecosystem was not fully mature.  
TSMC has taken note of this, strengthening pre-launch coordination with EDA vendors and IP providers.

---

## ğŸ” è£œè¶³ã‚­ãƒ¼ãƒ¯ãƒ¼ãƒ‰ / Key Terms

- **MBCFETâ„¢** â€” Samsungã®GAAå•†æ¨™ / Samsung's trademarked GAA structure  
- **Nanosheet GAA** â€” TSMCæ¡ç”¨äºˆå®šã®ãƒãƒ£ãƒãƒ«æ§‹é€  / TSMCâ€™s planned channel structure  
- **PDK (Process Design Kit)** â€” è¨­è¨ˆãƒ«ãƒ¼ãƒ«ã‚„ãƒ‡ãƒã‚¤ã‚¹ãƒ¢ãƒ‡ãƒ«ã‚’å«ã‚€EDAç”¨ãƒ‡ãƒ¼ã‚¿ã‚»ãƒƒãƒˆ  
- **Parasitic Capacitance / å¯„ç”Ÿå®¹é‡**

---

## ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯ / Related Links

- [3.2 EUVå°å…¥æˆ¦ç•¥ã¨å±¤æ•°](3_2_euv_strategy.md)  
- [3.4 æ­©ç•™ã¾ã‚Šãƒ»é¡§å®¢æ•°ãƒ»ãƒ•ã‚¡ãƒ–ãƒ¬ã‚¹é€£æºã®é•ã„](3_4_yield_customer_collab.md)  
- [ç¬¬3ç«  README](README.md)

---

## ğŸ”™ æˆ»ã‚‹ / Back
- **JP:** [ç¬¬3ç«  READMEã«æˆ»ã‚‹](README.md)  
- **EN:** [Return to Chapter 3 README](README.md)
