
Project_drone.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007034  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b8  080071c8  080071c8  000081c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007680  08007680  000091d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007680  08007680  00008680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007688  08007688  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007688  08007688  00008688  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800768c  0800768c  0000868c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007690  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000091d4  2**0
                  CONTENTS
 10 .bss          00000228  200001d4  200001d4  000091d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200003fc  200003fc  000091d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ada6  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000284d  00000000  00000000  00013faa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d08  00000000  00000000  000167f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000999  00000000  00000000  00017500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023a74  00000000  00000000  00017e99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d62d  00000000  00000000  0003b90d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ca4da  00000000  00000000  00048f3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00113414  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000043d8  00000000  00000000  00113458  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004d  00000000  00000000  00117830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080071ac 	.word	0x080071ac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	080071ac 	.word	0x080071ac

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b083      	sub	sp, #12
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	601a      	str	r2, [r3, #0]
}
 8000eac:	bf00      	nop
 8000eae:	370c      	adds	r7, #12
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr

08000eb8 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
 8000ec0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	f023 0210 	bic.w	r2, r3, #16
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	431a      	orrs	r2, r3
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	605a      	str	r2, [r3, #4]
}
 8000ed2:	bf00      	nop
 8000ed4:	370c      	adds	r7, #12
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr

08000ede <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(const SPI_TypeDef *SPIx)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	b083      	sub	sp, #12
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	689b      	ldr	r3, [r3, #8]
 8000eea:	f003 0301 	and.w	r3, r3, #1
 8000eee:	2b01      	cmp	r3, #1
 8000ef0:	d101      	bne.n	8000ef6 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	e000      	b.n	8000ef8 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8000ef6:	2300      	movs	r3, #0
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	370c      	adds	r7, #12
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr

08000f04 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(const SPI_TypeDef *SPIx)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	689b      	ldr	r3, [r3, #8]
 8000f10:	f003 0302 	and.w	r3, r3, #2
 8000f14:	2b02      	cmp	r3, #2
 8000f16:	d101      	bne.n	8000f1c <LL_SPI_IsActiveFlag_TXE+0x18>
 8000f18:	2301      	movs	r3, #1
 8000f1a:	e000      	b.n	8000f1e <LL_SPI_IsActiveFlag_TXE+0x1a>
 8000f1c:	2300      	movs	r3, #0
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	370c      	adds	r7, #12
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr

08000f2a <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8000f2a:	b480      	push	{r7}
 8000f2c:	b083      	sub	sp, #12
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	330c      	adds	r3, #12
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	b2db      	uxtb	r3, r3
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	370c      	adds	r7, #12
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr

08000f46 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8000f46:	b480      	push	{r7}
 8000f48:	b085      	sub	sp, #20
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	6078      	str	r0, [r7, #4]
 8000f4e:	460b      	mov	r3, r1
 8000f50:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	330c      	adds	r3, #12
 8000f56:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	78fa      	ldrb	r2, [r7, #3]
 8000f5c:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8000f5e:	bf00      	nop
 8000f60:	3714      	adds	r7, #20
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr

08000f6a <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000f6a:	b480      	push	{r7}
 8000f6c:	b083      	sub	sp, #12
 8000f6e:	af00      	add	r7, sp, #0
 8000f70:	6078      	str	r0, [r7, #4]
 8000f72:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	691a      	ldr	r2, [r3, #16]
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	683a      	ldr	r2, [r7, #0]
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	bf0c      	ite	eq
 8000f82:	2301      	moveq	r3, #1
 8000f84:	2300      	movne	r3, #0
 8000f86:	b2db      	uxtb	r3, r3
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	370c      	adds	r7, #12
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr

08000f94 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
 8000f9c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	683a      	ldr	r2, [r7, #0]
 8000fa2:	619a      	str	r2, [r3, #24]
}
 8000fa4:	bf00      	nop
 8000fa6:	370c      	adds	r7, #12
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr

08000fb0 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b083      	sub	sp, #12
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
 8000fb8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	041a      	lsls	r2, r3, #16
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	619a      	str	r2, [r3, #24]
}
 8000fc2:	bf00      	nop
 8000fc4:	370c      	adds	r7, #12
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr
	...

08000fd0 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b085      	sub	sp, #20
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000fd8:	4b08      	ldr	r3, [pc, #32]	@ (8000ffc <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000fda:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000fdc:	4907      	ldr	r1, [pc, #28]	@ (8000ffc <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	4313      	orrs	r3, r2
 8000fe2:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000fe4:	4b05      	ldr	r3, [pc, #20]	@ (8000ffc <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000fe6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	4013      	ands	r3, r2
 8000fec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fee:	68fb      	ldr	r3, [r7, #12]
}
 8000ff0:	bf00      	nop
 8000ff2:	3714      	adds	r7, #20
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr
 8000ffc:	40023800 	.word	0x40023800

08001000 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001000:	b480      	push	{r7}
 8001002:	b085      	sub	sp, #20
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001008:	4b08      	ldr	r3, [pc, #32]	@ (800102c <LL_APB1_GRP1_EnableClock+0x2c>)
 800100a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800100c:	4907      	ldr	r1, [pc, #28]	@ (800102c <LL_APB1_GRP1_EnableClock+0x2c>)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	4313      	orrs	r3, r2
 8001012:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001014:	4b05      	ldr	r3, [pc, #20]	@ (800102c <LL_APB1_GRP1_EnableClock+0x2c>)
 8001016:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	4013      	ands	r3, r2
 800101c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800101e:	68fb      	ldr	r3, [r7, #12]
}
 8001020:	bf00      	nop
 8001022:	3714      	adds	r7, #20
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr
 800102c:	40023800 	.word	0x40023800

08001030 <BNO080_GPIO_SPI_Initialization>:
int16_t gyro_Q1 = 9;
int16_t magnetometer_Q1 = 4;


void BNO080_GPIO_SPI_Initialization(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b090      	sub	sp, #64	@ 0x40
 8001034:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001036:	f107 0318 	add.w	r3, r7, #24
 800103a:	2228      	movs	r2, #40	@ 0x28
 800103c:	2100      	movs	r1, #0
 800103e:	4618      	mov	r0, r3
 8001040:	f004 fa24 	bl	800548c <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001044:	463b      	mov	r3, r7
 8001046:	2200      	movs	r2, #0
 8001048:	601a      	str	r2, [r3, #0]
 800104a:	605a      	str	r2, [r3, #4]
 800104c:	609a      	str	r2, [r3, #8]
 800104e:	60da      	str	r2, [r3, #12]
 8001050:	611a      	str	r2, [r3, #16]
 8001052:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8001054:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001058:	f7ff ffd2 	bl	8001000 <LL_APB1_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800105c:	2002      	movs	r0, #2
 800105e:	f7ff ffb7 	bl	8000fd0 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001062:	2004      	movs	r0, #4
 8001064:	f7ff ffb4 	bl	8000fd0 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001068:	2001      	movs	r0, #1
 800106a:	f7ff ffb1 	bl	8000fd0 <LL_AHB1_GRP1_EnableClock>
	/**SPI2 GPIO Configuration
	PB13   ------> SPI2_SCK
	PB14   ------> SPI2_MISO
	PB15   ------> SPI2_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 800106e:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001072:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001074:	2302      	movs	r3, #2
 8001076:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001078:	2303      	movs	r3, #3
 800107a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800107c:	2300      	movs	r3, #0
 800107e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001080:	2300      	movs	r3, #0
 8001082:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001084:	2305      	movs	r3, #5
 8001086:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001088:	463b      	mov	r3, r7
 800108a:	4619      	mov	r1, r3
 800108c:	4841      	ldr	r0, [pc, #260]	@ (8001194 <BNO080_GPIO_SPI_Initialization+0x164>)
 800108e:	f002 fb90 	bl	80037b2 <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001092:	2300      	movs	r3, #0
 8001094:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001096:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800109a:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 800109c:	2300      	movs	r3, #0
 800109e:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80010a0:	2302      	movs	r3, #2
 80010a2:	627b      	str	r3, [r7, #36]	@ 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80010a4:	2301      	movs	r3, #1
 80010a6:	62bb      	str	r3, [r7, #40]	@ 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80010a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80010ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 80010ae:	2318      	movs	r3, #24
 80010b0:	633b      	str	r3, [r7, #48]	@ 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80010b2:	2300      	movs	r3, #0
 80010b4:	637b      	str	r3, [r7, #52]	@ 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80010b6:	2300      	movs	r3, #0
 80010b8:	63bb      	str	r3, [r7, #56]	@ 0x38
	SPI_InitStruct.CRCPoly = 10;
 80010ba:	230a      	movs	r3, #10
 80010bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
	LL_SPI_Init(BNO080_SPI_CHANNEL, &SPI_InitStruct);
 80010be:	f107 0318 	add.w	r3, r7, #24
 80010c2:	4619      	mov	r1, r3
 80010c4:	4834      	ldr	r0, [pc, #208]	@ (8001198 <BNO080_GPIO_SPI_Initialization+0x168>)
 80010c6:	f002 fd52 	bl	8003b6e <LL_SPI_Init>
	LL_SPI_SetStandard(BNO080_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 80010ca:	2100      	movs	r1, #0
 80010cc:	4832      	ldr	r0, [pc, #200]	@ (8001198 <BNO080_GPIO_SPI_Initialization+0x168>)
 80010ce:	f7ff fef3 	bl	8000eb8 <LL_SPI_SetStandard>
	 * PA8  ------> BNO080_PS0/WAKE (output)
	 * PC9  ------> BNO080_RST (output)
	 * PC8  ------> BNO080_INT (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(BNO080_RST_PORT, BNO080_RST_PIN);
 80010d2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010d6:	4831      	ldr	r0, [pc, #196]	@ (800119c <BNO080_GPIO_SPI_Initialization+0x16c>)
 80010d8:	f7ff ff6a 	bl	8000fb0 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_SPI_CS_PORT, BNO080_SPI_CS_PIN);
 80010dc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010e0:	482c      	ldr	r0, [pc, #176]	@ (8001194 <BNO080_GPIO_SPI_Initialization+0x164>)
 80010e2:	f7ff ff65 	bl	8000fb0 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_PS0_WAKE_PORT, BNO080_PS0_WAKE_PIN);
 80010e6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80010ea:	482d      	ldr	r0, [pc, #180]	@ (80011a0 <BNO080_GPIO_SPI_Initialization+0x170>)
 80010ec:	f7ff ff60 	bl	8000fb0 <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_SPI_CS_PIN;
 80010f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010f4:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80010f6:	2301      	movs	r3, #1
 80010f8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80010fa:	2303      	movs	r3, #3
 80010fc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80010fe:	2300      	movs	r3, #0
 8001100:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001102:	2300      	movs	r3, #0
 8001104:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_SPI_CS_PORT, &GPIO_InitStruct);
 8001106:	463b      	mov	r3, r7
 8001108:	4619      	mov	r1, r3
 800110a:	4822      	ldr	r0, [pc, #136]	@ (8001194 <BNO080_GPIO_SPI_Initialization+0x164>)
 800110c:	f002 fb51 	bl	80037b2 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_RST_PIN;
 8001110:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001114:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001116:	2301      	movs	r3, #1
 8001118:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800111a:	2303      	movs	r3, #3
 800111c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800111e:	2300      	movs	r3, #0
 8001120:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001122:	2300      	movs	r3, #0
 8001124:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_RST_PORT, &GPIO_InitStruct);
 8001126:	463b      	mov	r3, r7
 8001128:	4619      	mov	r1, r3
 800112a:	481c      	ldr	r0, [pc, #112]	@ (800119c <BNO080_GPIO_SPI_Initialization+0x16c>)
 800112c:	f002 fb41 	bl	80037b2 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_PS0_WAKE_PIN;
 8001130:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001134:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001136:	2301      	movs	r3, #1
 8001138:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800113a:	2303      	movs	r3, #3
 800113c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800113e:	2300      	movs	r3, #0
 8001140:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001142:	2300      	movs	r3, #0
 8001144:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_PS0_WAKE_PORT, &GPIO_InitStruct);
 8001146:	463b      	mov	r3, r7
 8001148:	4619      	mov	r1, r3
 800114a:	4815      	ldr	r0, [pc, #84]	@ (80011a0 <BNO080_GPIO_SPI_Initialization+0x170>)
 800114c:	f002 fb31 	bl	80037b2 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_INT_PIN;
 8001150:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001154:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001156:	2300      	movs	r3, #0
 8001158:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800115a:	2301      	movs	r3, #1
 800115c:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_INT_PORT, &GPIO_InitStruct);
 800115e:	463b      	mov	r3, r7
 8001160:	4619      	mov	r1, r3
 8001162:	480e      	ldr	r0, [pc, #56]	@ (800119c <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001164:	f002 fb25 	bl	80037b2 <LL_GPIO_Init>

	LL_SPI_Enable(BNO080_SPI_CHANNEL);
 8001168:	480b      	ldr	r0, [pc, #44]	@ (8001198 <BNO080_GPIO_SPI_Initialization+0x168>)
 800116a:	f7ff fe95 	bl	8000e98 <LL_SPI_Enable>

	CHIP_DESELECT(BNO080);
 800116e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001172:	4808      	ldr	r0, [pc, #32]	@ (8001194 <BNO080_GPIO_SPI_Initialization+0x164>)
 8001174:	f7ff ff0e 	bl	8000f94 <LL_GPIO_SetOutputPin>
	WAKE_HIGH();
 8001178:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800117c:	4808      	ldr	r0, [pc, #32]	@ (80011a0 <BNO080_GPIO_SPI_Initialization+0x170>)
 800117e:	f7ff ff09 	bl	8000f94 <LL_GPIO_SetOutputPin>
	RESET_HIGH();
 8001182:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001186:	4805      	ldr	r0, [pc, #20]	@ (800119c <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001188:	f7ff ff04 	bl	8000f94 <LL_GPIO_SetOutputPin>
}
 800118c:	bf00      	nop
 800118e:	3740      	adds	r7, #64	@ 0x40
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40020400 	.word	0x40020400
 8001198:	40003800 	.word	0x40003800
 800119c:	40020800 	.word	0x40020800
 80011a0:	40020000 	.word	0x40020000

080011a4 <BNO080_Initialization>:

int BNO080_Initialization(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af02      	add	r7, sp, #8
	BNO080_GPIO_SPI_Initialization();
 80011aa:	f7ff ff41 	bl	8001030 <BNO080_GPIO_SPI_Initialization>
	
	printf("Checking BNO080...");
 80011ae:	482e      	ldr	r0, [pc, #184]	@ (8001268 <BNO080_Initialization+0xc4>)
 80011b0:	f004 f824 	bl	80051fc <iprintf>
	
	CHIP_DESELECT(BNO080);
 80011b4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011b8:	482c      	ldr	r0, [pc, #176]	@ (800126c <BNO080_Initialization+0xc8>)
 80011ba:	f7ff feeb 	bl	8000f94 <LL_GPIO_SetOutputPin>
	
	//Configure the BNO080 for SPI communication
	WAKE_HIGH();	//Before boot up the PS0/WAK pin must be high to enter SPI mode
 80011be:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011c2:	482b      	ldr	r0, [pc, #172]	@ (8001270 <BNO080_Initialization+0xcc>)
 80011c4:	f7ff fee6 	bl	8000f94 <LL_GPIO_SetOutputPin>
	RESET_LOW();	//Reset BNO080
 80011c8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011cc:	4829      	ldr	r0, [pc, #164]	@ (8001274 <BNO080_Initialization+0xd0>)
 80011ce:	f7ff feef 	bl	8000fb0 <LL_GPIO_ResetOutputPin>
	HAL_Delay(200);	//Min length not specified in datasheet?
 80011d2:	20c8      	movs	r0, #200	@ 0xc8
 80011d4:	f001 fc34 	bl	8002a40 <HAL_Delay>
	RESET_HIGH();	//Bring out of reset
 80011d8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011dc:	4825      	ldr	r0, [pc, #148]	@ (8001274 <BNO080_Initialization+0xd0>)
 80011de:	f7ff fed9 	bl	8000f94 <LL_GPIO_SetOutputPin>
	
	BNO080_waitForSPI(); //Wait until INT pin goes low.
 80011e2:	f000 f8d7 	bl	8001394 <BNO080_waitForSPI>
	
	//At system startup, the hub must send its full advertisement message (see 5.2 and 5.3) to the
	//host. It must not send any other data until this step is complete.
	//When BNO080 first boots it broadcasts big startup packet
	//Read it and dump it
	BNO080_waitForSPI(); //Wait for assertion of INT before reading advert message.
 80011e6:	f000 f8d5 	bl	8001394 <BNO080_waitForSPI>
	BNO080_receivePacket();
 80011ea:	f000 f8f7 	bl	80013dc <BNO080_receivePacket>
	
	//The BNO080 will then transmit an unsolicited Initialize Response (see 6.4.5.2)
	//Read it and dump it
	BNO080_waitForSPI();  //Wait for assertion of INT before reading Init response
 80011ee:	f000 f8d1 	bl	8001394 <BNO080_waitForSPI>
	BNO080_receivePacket();
 80011f2:	f000 f8f3 	bl	80013dc <BNO080_receivePacket>
	
	//Check communication with device
	shtpData[0] = SHTP_REPORT_PRODUCT_ID_REQUEST; //Request the product ID and reset info
 80011f6:	4b20      	ldr	r3, [pc, #128]	@ (8001278 <BNO080_Initialization+0xd4>)
 80011f8:	22f9      	movs	r2, #249	@ 0xf9
 80011fa:	701a      	strb	r2, [r3, #0]
	shtpData[1] = 0;						 //Reserved
 80011fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001278 <BNO080_Initialization+0xd4>)
 80011fe:	2200      	movs	r2, #0
 8001200:	705a      	strb	r2, [r3, #1]
	
	//Transmit packet on channel 2, 2 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 2);
 8001202:	2102      	movs	r1, #2
 8001204:	2002      	movs	r0, #2
 8001206:	f000 f959 	bl	80014bc <BNO080_sendPacket>
	
	//Now we wait for response
	BNO080_waitForSPI();
 800120a:	f000 f8c3 	bl	8001394 <BNO080_waitForSPI>
	if (BNO080_receivePacket() == 1)
 800120e:	f000 f8e5 	bl	80013dc <BNO080_receivePacket>
 8001212:	4603      	mov	r3, r0
 8001214:	2b01      	cmp	r3, #1
 8001216:	d11b      	bne.n	8001250 <BNO080_Initialization+0xac>
	{
		printf("header: %d %d %d %d\n", shtpHeader[0], shtpHeader[1], shtpHeader[2], shtpHeader[3]);
 8001218:	4b18      	ldr	r3, [pc, #96]	@ (800127c <BNO080_Initialization+0xd8>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	4619      	mov	r1, r3
 800121e:	4b17      	ldr	r3, [pc, #92]	@ (800127c <BNO080_Initialization+0xd8>)
 8001220:	785b      	ldrb	r3, [r3, #1]
 8001222:	461a      	mov	r2, r3
 8001224:	4b15      	ldr	r3, [pc, #84]	@ (800127c <BNO080_Initialization+0xd8>)
 8001226:	789b      	ldrb	r3, [r3, #2]
 8001228:	4618      	mov	r0, r3
 800122a:	4b14      	ldr	r3, [pc, #80]	@ (800127c <BNO080_Initialization+0xd8>)
 800122c:	78db      	ldrb	r3, [r3, #3]
 800122e:	9300      	str	r3, [sp, #0]
 8001230:	4603      	mov	r3, r0
 8001232:	4813      	ldr	r0, [pc, #76]	@ (8001280 <BNO080_Initialization+0xdc>)
 8001234:	f003 ffe2 	bl	80051fc <iprintf>
		if (shtpData[0] == SHTP_REPORT_PRODUCT_ID_RESPONSE)
 8001238:	4b0f      	ldr	r3, [pc, #60]	@ (8001278 <BNO080_Initialization+0xd4>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	2bf8      	cmp	r3, #248	@ 0xf8
 800123e:	d107      	bne.n	8001250 <BNO080_Initialization+0xac>
		{
			printf("BNO080 who_am_i = 0x%02x...ok\n\n", shtpData[0]);
 8001240:	4b0d      	ldr	r3, [pc, #52]	@ (8001278 <BNO080_Initialization+0xd4>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	4619      	mov	r1, r3
 8001246:	480f      	ldr	r0, [pc, #60]	@ (8001284 <BNO080_Initialization+0xe0>)
 8001248:	f003 ffd8 	bl	80051fc <iprintf>
			return (0);
 800124c:	2300      	movs	r3, #0
 800124e:	e007      	b.n	8001260 <BNO080_Initialization+0xbc>
		}// Sensor OK
	}
	
	printf("BNO080 Not OK: 0x%02x Should be 0x%02x\n", shtpData[0], SHTP_REPORT_PRODUCT_ID_RESPONSE);
 8001250:	4b09      	ldr	r3, [pc, #36]	@ (8001278 <BNO080_Initialization+0xd4>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	22f8      	movs	r2, #248	@ 0xf8
 8001256:	4619      	mov	r1, r3
 8001258:	480b      	ldr	r0, [pc, #44]	@ (8001288 <BNO080_Initialization+0xe4>)
 800125a:	f003 ffcf 	bl	80051fc <iprintf>
	return (1); //Something went wrong
 800125e:	2301      	movs	r3, #1
}
 8001260:	4618      	mov	r0, r3
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	080071c8 	.word	0x080071c8
 800126c:	40020400 	.word	0x40020400
 8001270:	40020000 	.word	0x40020000
 8001274:	40020800 	.word	0x40020800
 8001278:	200001f4 	.word	0x200001f4
 800127c:	200001f0 	.word	0x200001f0
 8001280:	080071dc 	.word	0x080071dc
 8001284:	080071f4 	.word	0x080071f4
 8001288:	08007214 	.word	0x08007214

0800128c <SPI2_SendByte>:

unsigned char SPI2_SendByte(unsigned char data)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(BNO080_SPI_CHANNEL)==RESET);
 8001296:	bf00      	nop
 8001298:	480c      	ldr	r0, [pc, #48]	@ (80012cc <SPI2_SendByte+0x40>)
 800129a:	f7ff fe33 	bl	8000f04 <LL_SPI_IsActiveFlag_TXE>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d0f9      	beq.n	8001298 <SPI2_SendByte+0xc>
	LL_SPI_TransmitData8(BNO080_SPI_CHANNEL, data);
 80012a4:	79fb      	ldrb	r3, [r7, #7]
 80012a6:	4619      	mov	r1, r3
 80012a8:	4808      	ldr	r0, [pc, #32]	@ (80012cc <SPI2_SendByte+0x40>)
 80012aa:	f7ff fe4c 	bl	8000f46 <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(BNO080_SPI_CHANNEL)==RESET);
 80012ae:	bf00      	nop
 80012b0:	4806      	ldr	r0, [pc, #24]	@ (80012cc <SPI2_SendByte+0x40>)
 80012b2:	f7ff fe14 	bl	8000ede <LL_SPI_IsActiveFlag_RXNE>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d0f9      	beq.n	80012b0 <SPI2_SendByte+0x24>
	return LL_SPI_ReceiveData8(BNO080_SPI_CHANNEL);
 80012bc:	4803      	ldr	r0, [pc, #12]	@ (80012cc <SPI2_SendByte+0x40>)
 80012be:	f7ff fe34 	bl	8000f2a <LL_SPI_ReceiveData8>
 80012c2:	4603      	mov	r3, r0
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	3708      	adds	r7, #8
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	40003800 	.word	0x40003800

080012d0 <BNO080_enableRotationVector>:
	return fixedPointValue * powf(2, qPoint * -1);
}

//Sends the packet to enable the rotation vector
void BNO080_enableRotationVector(uint16_t timeBetweenReports)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	4603      	mov	r3, r0
 80012d8:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_ROTATION_VECTOR, timeBetweenReports, 0);
 80012da:	88fb      	ldrh	r3, [r7, #6]
 80012dc:	2200      	movs	r2, #0
 80012de:	4619      	mov	r1, r3
 80012e0:	2005      	movs	r0, #5
 80012e2:	f000 f805 	bl	80012f0 <BNO080_setFeatureCommand>
}
 80012e6:	bf00      	nop
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
	...

080012f0 <BNO080_setFeatureCommand>:
}

//Given a sensor's report ID, this tells the BNO080 to begin reporting the values
//Also sets the specific config word. Useful for personal activity classifier
void BNO080_setFeatureCommand(uint8_t reportID, uint32_t microsBetweenReports, uint32_t specificConfig)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	4603      	mov	r3, r0
 80012f8:	60b9      	str	r1, [r7, #8]
 80012fa:	607a      	str	r2, [r7, #4]
 80012fc:	73fb      	strb	r3, [r7, #15]
	shtpData[0] = SHTP_REPORT_SET_FEATURE_COMMAND;	 //Set feature command. Reference page 55
 80012fe:	4b24      	ldr	r3, [pc, #144]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 8001300:	22fd      	movs	r2, #253	@ 0xfd
 8001302:	701a      	strb	r2, [r3, #0]
	shtpData[1] = reportID;						 //Feature Report ID. 0x01 = Accelerometer, 0x05 = Rotation vector
 8001304:	4a22      	ldr	r2, [pc, #136]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 8001306:	7bfb      	ldrb	r3, [r7, #15]
 8001308:	7053      	strb	r3, [r2, #1]
	shtpData[2] = 0;							 //Feature flags
 800130a:	4b21      	ldr	r3, [pc, #132]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 800130c:	2200      	movs	r2, #0
 800130e:	709a      	strb	r2, [r3, #2]
	shtpData[3] = 0;							 //Change sensitivity (LSB)
 8001310:	4b1f      	ldr	r3, [pc, #124]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 8001312:	2200      	movs	r2, #0
 8001314:	70da      	strb	r2, [r3, #3]
	shtpData[4] = 0;							 //Change sensitivity (MSB)
 8001316:	4b1e      	ldr	r3, [pc, #120]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 8001318:	2200      	movs	r2, #0
 800131a:	711a      	strb	r2, [r3, #4]
	shtpData[5] = (microsBetweenReports >> 0) & 0xFF;  //Report interval (LSB) in microseconds. 0x7A120 = 500ms
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	b2da      	uxtb	r2, r3
 8001320:	4b1b      	ldr	r3, [pc, #108]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 8001322:	715a      	strb	r2, [r3, #5]
	shtpData[6] = (microsBetweenReports >> 8) & 0xFF;  //Report interval
 8001324:	68bb      	ldr	r3, [r7, #8]
 8001326:	0a1b      	lsrs	r3, r3, #8
 8001328:	b2da      	uxtb	r2, r3
 800132a:	4b19      	ldr	r3, [pc, #100]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 800132c:	719a      	strb	r2, [r3, #6]
	shtpData[7] = (microsBetweenReports >> 16) & 0xFF; //Report interval
 800132e:	68bb      	ldr	r3, [r7, #8]
 8001330:	0c1b      	lsrs	r3, r3, #16
 8001332:	b2da      	uxtb	r2, r3
 8001334:	4b16      	ldr	r3, [pc, #88]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 8001336:	71da      	strb	r2, [r3, #7]
	shtpData[8] = (microsBetweenReports >> 24) & 0xFF; //Report interval (MSB)
 8001338:	68bb      	ldr	r3, [r7, #8]
 800133a:	0e1b      	lsrs	r3, r3, #24
 800133c:	b2da      	uxtb	r2, r3
 800133e:	4b14      	ldr	r3, [pc, #80]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 8001340:	721a      	strb	r2, [r3, #8]
	shtpData[9] = 0;							 //Batch Interval (LSB)
 8001342:	4b13      	ldr	r3, [pc, #76]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 8001344:	2200      	movs	r2, #0
 8001346:	725a      	strb	r2, [r3, #9]
	shtpData[10] = 0;							 //Batch Interval
 8001348:	4b11      	ldr	r3, [pc, #68]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 800134a:	2200      	movs	r2, #0
 800134c:	729a      	strb	r2, [r3, #10]
	shtpData[11] = 0;							 //Batch Interval
 800134e:	4b10      	ldr	r3, [pc, #64]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 8001350:	2200      	movs	r2, #0
 8001352:	72da      	strb	r2, [r3, #11]
	shtpData[12] = 0;							 //Batch Interval (MSB)
 8001354:	4b0e      	ldr	r3, [pc, #56]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 8001356:	2200      	movs	r2, #0
 8001358:	731a      	strb	r2, [r3, #12]
	shtpData[13] = (specificConfig >> 0) & 0xFF;	   	 //Sensor-specific config (LSB)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	b2da      	uxtb	r2, r3
 800135e:	4b0c      	ldr	r3, [pc, #48]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 8001360:	735a      	strb	r2, [r3, #13]
	shtpData[14] = (specificConfig >> 8) & 0xFF;	   	 //Sensor-specific config
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	0a1b      	lsrs	r3, r3, #8
 8001366:	b2da      	uxtb	r2, r3
 8001368:	4b09      	ldr	r3, [pc, #36]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 800136a:	739a      	strb	r2, [r3, #14]
	shtpData[15] = (specificConfig >> 16) & 0xFF;	 //Sensor-specific config
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	0c1b      	lsrs	r3, r3, #16
 8001370:	b2da      	uxtb	r2, r3
 8001372:	4b07      	ldr	r3, [pc, #28]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 8001374:	73da      	strb	r2, [r3, #15]
	shtpData[16] = (specificConfig >> 24) & 0xFF;	 //Sensor-specific config (MSB)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	0e1b      	lsrs	r3, r3, #24
 800137a:	b2da      	uxtb	r2, r3
 800137c:	4b04      	ldr	r3, [pc, #16]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 800137e:	741a      	strb	r2, [r3, #16]

	//Transmit packet on channel 2, 17 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 17);
 8001380:	2111      	movs	r1, #17
 8001382:	2002      	movs	r0, #2
 8001384:	f000 f89a 	bl	80014bc <BNO080_sendPacket>
}
 8001388:	bf00      	nop
 800138a:	3710      	adds	r7, #16
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	200001f4 	.word	0x200001f4

08001394 <BNO080_waitForSPI>:

//Blocking wait for BNO080 to assert (pull low) the INT pin
//indicating it's ready for comm. Can take more than 104ms
//after a hardware reset
int BNO080_waitForSPI(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 800139a:	2300      	movs	r3, #0
 800139c:	607b      	str	r3, [r7, #4]
 800139e:	e00c      	b.n	80013ba <BNO080_waitForSPI+0x26>
	{
		if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 0)
 80013a0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013a4:	480b      	ldr	r0, [pc, #44]	@ (80013d4 <BNO080_waitForSPI+0x40>)
 80013a6:	f7ff fde0 	bl	8000f6a <LL_GPIO_IsInputPinSet>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d101      	bne.n	80013b4 <BNO080_waitForSPI+0x20>
		{
			//printf("\nData available\n");
			return (1);
 80013b0:	2301      	movs	r3, #1
 80013b2:	e00a      	b.n	80013ca <BNO080_waitForSPI+0x36>
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	3301      	adds	r3, #1
 80013b8:	607b      	str	r3, [r7, #4]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013c0:	d1ee      	bne.n	80013a0 <BNO080_waitForSPI+0xc>
		}
		//printf("SPI Wait %d\n", counter);
	}
	printf("\nData not available\n");
 80013c2:	4805      	ldr	r0, [pc, #20]	@ (80013d8 <BNO080_waitForSPI+0x44>)
 80013c4:	f003 ff82 	bl	80052cc <puts>
	return (0);
 80013c8:	2300      	movs	r3, #0
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	40020800 	.word	0x40020800
 80013d8:	08007260 	.word	0x08007260

080013dc <BNO080_receivePacket>:


//Check to see if there is any new data available
//Read the contents of the incoming packet into the shtpData array
int BNO080_receivePacket(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b084      	sub	sp, #16
 80013e0:	af00      	add	r7, sp, #0
	uint8_t incoming;

	if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 80013e2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013e6:	4831      	ldr	r0, [pc, #196]	@ (80014ac <BNO080_receivePacket+0xd0>)
 80013e8:	f7ff fdbf 	bl	8000f6a <LL_GPIO_IsInputPinSet>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d101      	bne.n	80013f6 <BNO080_receivePacket+0x1a>
		return (0); //Data is not available
 80013f2:	2300      	movs	r3, #0
 80013f4:	e056      	b.n	80014a4 <BNO080_receivePacket+0xc8>

	//Old way: if (BNO080_waitForSPI() == 0) return (0); //Something went wrong

	//Get first four bytes to find out how much data we need to read

	CHIP_SELECT(BNO080);
 80013f6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013fa:	482d      	ldr	r0, [pc, #180]	@ (80014b0 <BNO080_receivePacket+0xd4>)
 80013fc:	f7ff fdd8 	bl	8000fb0 <LL_GPIO_ResetOutputPin>

	//Get the first four bytes, aka the packet header
	uint8_t packetLSB = SPI2_SendByte(0);
 8001400:	2000      	movs	r0, #0
 8001402:	f7ff ff43 	bl	800128c <SPI2_SendByte>
 8001406:	4603      	mov	r3, r0
 8001408:	737b      	strb	r3, [r7, #13]
	uint8_t packetMSB = SPI2_SendByte(0);
 800140a:	2000      	movs	r0, #0
 800140c:	f7ff ff3e 	bl	800128c <SPI2_SendByte>
 8001410:	4603      	mov	r3, r0
 8001412:	733b      	strb	r3, [r7, #12]
	uint8_t channelNumber = SPI2_SendByte(0);
 8001414:	2000      	movs	r0, #0
 8001416:	f7ff ff39 	bl	800128c <SPI2_SendByte>
 800141a:	4603      	mov	r3, r0
 800141c:	72fb      	strb	r3, [r7, #11]
	uint8_t sequenceNumber = SPI2_SendByte(0); //Not sure if we need to store this or not
 800141e:	2000      	movs	r0, #0
 8001420:	f7ff ff34 	bl	800128c <SPI2_SendByte>
 8001424:	4603      	mov	r3, r0
 8001426:	72bb      	strb	r3, [r7, #10]

	//Store the header info
	shtpHeader[0] = packetLSB;
 8001428:	4a22      	ldr	r2, [pc, #136]	@ (80014b4 <BNO080_receivePacket+0xd8>)
 800142a:	7b7b      	ldrb	r3, [r7, #13]
 800142c:	7013      	strb	r3, [r2, #0]
	shtpHeader[1] = packetMSB;
 800142e:	4a21      	ldr	r2, [pc, #132]	@ (80014b4 <BNO080_receivePacket+0xd8>)
 8001430:	7b3b      	ldrb	r3, [r7, #12]
 8001432:	7053      	strb	r3, [r2, #1]
	shtpHeader[2] = channelNumber;
 8001434:	4a1f      	ldr	r2, [pc, #124]	@ (80014b4 <BNO080_receivePacket+0xd8>)
 8001436:	7afb      	ldrb	r3, [r7, #11]
 8001438:	7093      	strb	r3, [r2, #2]
	shtpHeader[3] = sequenceNumber;
 800143a:	4a1e      	ldr	r2, [pc, #120]	@ (80014b4 <BNO080_receivePacket+0xd8>)
 800143c:	7abb      	ldrb	r3, [r7, #10]
 800143e:	70d3      	strb	r3, [r2, #3]

	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)packetMSB << 8 | packetLSB);
 8001440:	7b3b      	ldrb	r3, [r7, #12]
 8001442:	021b      	lsls	r3, r3, #8
 8001444:	b21a      	sxth	r2, r3
 8001446:	7b7b      	ldrb	r3, [r7, #13]
 8001448:	b21b      	sxth	r3, r3
 800144a:	4313      	orrs	r3, r2
 800144c:	813b      	strh	r3, [r7, #8]
	dataLength &= 0x7fff; //Clear the MSbit.
 800144e:	893b      	ldrh	r3, [r7, #8]
 8001450:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001454:	813b      	strh	r3, [r7, #8]
	//This bit indicates if this package is a continuation of the last. Ignore it for now.
	//TODO catch this as an error and exit
	if (dataLength == 0)
 8001456:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d101      	bne.n	8001462 <BNO080_receivePacket+0x86>
	{
		//Packet is empty
		return (0); //All done
 800145e:	2300      	movs	r3, #0
 8001460:	e020      	b.n	80014a4 <BNO080_receivePacket+0xc8>
	}
	dataLength -= 4; //Remove the header bytes from the data count
 8001462:	893b      	ldrh	r3, [r7, #8]
 8001464:	3b04      	subs	r3, #4
 8001466:	b29b      	uxth	r3, r3
 8001468:	813b      	strh	r3, [r7, #8]

	//printf("length: %d\n", dataLength);

	//Read incoming data into the shtpData array
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 800146a:	2300      	movs	r3, #0
 800146c:	81fb      	strh	r3, [r7, #14]
 800146e:	e00e      	b.n	800148e <BNO080_receivePacket+0xb2>
	{
		incoming = SPI2_SendByte(0xFF);
 8001470:	20ff      	movs	r0, #255	@ 0xff
 8001472:	f7ff ff0b 	bl	800128c <SPI2_SendByte>
 8001476:	4603      	mov	r3, r0
 8001478:	71fb      	strb	r3, [r7, #7]
		//printf("%d ", incoming);
		if (dataSpot < MAX_PACKET_SIZE)	//BNO080 can respond with upto 270 bytes, avoid overflow
 800147a:	89fb      	ldrh	r3, [r7, #14]
 800147c:	2b7f      	cmp	r3, #127	@ 0x7f
 800147e:	d803      	bhi.n	8001488 <BNO080_receivePacket+0xac>
			shtpData[dataSpot] = incoming; //Store data into the shtpData array
 8001480:	89fb      	ldrh	r3, [r7, #14]
 8001482:	490d      	ldr	r1, [pc, #52]	@ (80014b8 <BNO080_receivePacket+0xdc>)
 8001484:	79fa      	ldrb	r2, [r7, #7]
 8001486:	54ca      	strb	r2, [r1, r3]
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8001488:	89fb      	ldrh	r3, [r7, #14]
 800148a:	3301      	adds	r3, #1
 800148c:	81fb      	strh	r3, [r7, #14]
 800148e:	89fa      	ldrh	r2, [r7, #14]
 8001490:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001494:	429a      	cmp	r2, r3
 8001496:	dbeb      	blt.n	8001470 <BNO080_receivePacket+0x94>
	}
	//printf("\n");

	CHIP_DESELECT(BNO080); //Release BNO080
 8001498:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800149c:	4804      	ldr	r0, [pc, #16]	@ (80014b0 <BNO080_receivePacket+0xd4>)
 800149e:	f7ff fd79 	bl	8000f94 <LL_GPIO_SetOutputPin>
	return (1); //We're done!
 80014a2:	2301      	movs	r3, #1
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	3710      	adds	r7, #16
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	40020800 	.word	0x40020800
 80014b0:	40020400 	.word	0x40020400
 80014b4:	200001f0 	.word	0x200001f0
 80014b8:	200001f4 	.word	0x200001f4

080014bc <BNO080_sendPacket>:

//Given the data packet, send the header then the data
//Returns false if sensor does not ACK
//TODO - Arduino has a max 32 byte send. Break sending into multi packets if needed.
int BNO080_sendPacket(uint8_t channelNumber, uint8_t dataLength)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b084      	sub	sp, #16
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	4603      	mov	r3, r0
 80014c4:	460a      	mov	r2, r1
 80014c6:	71fb      	strb	r3, [r7, #7]
 80014c8:	4613      	mov	r3, r2
 80014ca:	71bb      	strb	r3, [r7, #6]
	uint8_t packetLength = dataLength + 4; //Add four bytes for the header
 80014cc:	79bb      	ldrb	r3, [r7, #6]
 80014ce:	3304      	adds	r3, #4
 80014d0:	73bb      	strb	r3, [r7, #14]

	//Wait for BNO080 to indicate it is available for communication
	if (BNO080_waitForSPI() == 0)
 80014d2:	f7ff ff5f 	bl	8001394 <BNO080_waitForSPI>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d101      	bne.n	80014e0 <BNO080_sendPacket+0x24>
		return (0); //Data is not available
 80014dc:	2300      	movs	r3, #0
 80014de:	e032      	b.n	8001546 <BNO080_sendPacket+0x8a>

	//BNO080 has max CLK of 3MHz, MSB first,
	//The BNO080 uses CPOL = 1 and CPHA = 1. This is mode3
	CHIP_SELECT(BNO080);
 80014e0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80014e4:	481a      	ldr	r0, [pc, #104]	@ (8001550 <BNO080_sendPacket+0x94>)
 80014e6:	f7ff fd63 	bl	8000fb0 <LL_GPIO_ResetOutputPin>

	//Send the 4 byte packet header
	SPI2_SendByte(packetLength & 0xFF);			//Packet length LSB
 80014ea:	7bbb      	ldrb	r3, [r7, #14]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff fecd 	bl	800128c <SPI2_SendByte>
	SPI2_SendByte(packetLength >> 8);				//Packet length MSB
 80014f2:	7bbb      	ldrb	r3, [r7, #14]
 80014f4:	121b      	asrs	r3, r3, #8
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7ff fec7 	bl	800128c <SPI2_SendByte>
	SPI2_SendByte(channelNumber);					//Channel number
 80014fe:	79fb      	ldrb	r3, [r7, #7]
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff fec3 	bl	800128c <SPI2_SendByte>
	SPI2_SendByte(sequenceNumber[channelNumber]++); 	//Send the sequence number, increments with each packet sent, different counter for each channel
 8001506:	79fb      	ldrb	r3, [r7, #7]
 8001508:	4a12      	ldr	r2, [pc, #72]	@ (8001554 <BNO080_sendPacket+0x98>)
 800150a:	5cd2      	ldrb	r2, [r2, r3]
 800150c:	1c51      	adds	r1, r2, #1
 800150e:	b2c8      	uxtb	r0, r1
 8001510:	4910      	ldr	r1, [pc, #64]	@ (8001554 <BNO080_sendPacket+0x98>)
 8001512:	54c8      	strb	r0, [r1, r3]
 8001514:	4610      	mov	r0, r2
 8001516:	f7ff feb9 	bl	800128c <SPI2_SendByte>

	//Send the user's data packet
	for (uint8_t i = 0; i < dataLength; i++)
 800151a:	2300      	movs	r3, #0
 800151c:	73fb      	strb	r3, [r7, #15]
 800151e:	e008      	b.n	8001532 <BNO080_sendPacket+0x76>
	{
		SPI2_SendByte(shtpData[i]);
 8001520:	7bfb      	ldrb	r3, [r7, #15]
 8001522:	4a0d      	ldr	r2, [pc, #52]	@ (8001558 <BNO080_sendPacket+0x9c>)
 8001524:	5cd3      	ldrb	r3, [r2, r3]
 8001526:	4618      	mov	r0, r3
 8001528:	f7ff feb0 	bl	800128c <SPI2_SendByte>
	for (uint8_t i = 0; i < dataLength; i++)
 800152c:	7bfb      	ldrb	r3, [r7, #15]
 800152e:	3301      	adds	r3, #1
 8001530:	73fb      	strb	r3, [r7, #15]
 8001532:	7bfa      	ldrb	r2, [r7, #15]
 8001534:	79bb      	ldrb	r3, [r7, #6]
 8001536:	429a      	cmp	r2, r3
 8001538:	d3f2      	bcc.n	8001520 <BNO080_sendPacket+0x64>
	}

	CHIP_DESELECT(BNO080);
 800153a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800153e:	4804      	ldr	r0, [pc, #16]	@ (8001550 <BNO080_sendPacket+0x94>)
 8001540:	f7ff fd28 	bl	8000f94 <LL_GPIO_SetOutputPin>

	return (1);
 8001544:	2301      	movs	r3, #1
}
 8001546:	4618      	mov	r0, r3
 8001548:	3710      	adds	r7, #16
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	40020400 	.word	0x40020400
 8001554:	20000274 	.word	0x20000274
 8001558:	200001f4 	.word	0x200001f4

0800155c <LL_SPI_Enable>:
{
 800155c:	b480      	push	{r7}
 800155e:	b083      	sub	sp, #12
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	601a      	str	r2, [r3, #0]
}
 8001570:	bf00      	nop
 8001572:	370c      	adds	r7, #12
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr

0800157c <LL_SPI_SetStandard>:
{
 800157c:	b480      	push	{r7}
 800157e:	b083      	sub	sp, #12
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
 8001584:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	f023 0210 	bic.w	r2, r3, #16
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	431a      	orrs	r2, r3
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	605a      	str	r2, [r3, #4]
}
 8001596:	bf00      	nop
 8001598:	370c      	adds	r7, #12
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr

080015a2 <LL_SPI_IsActiveFlag_RXNE>:
{
 80015a2:	b480      	push	{r7}
 80015a4:	b083      	sub	sp, #12
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	689b      	ldr	r3, [r3, #8]
 80015ae:	f003 0301 	and.w	r3, r3, #1
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	d101      	bne.n	80015ba <LL_SPI_IsActiveFlag_RXNE+0x18>
 80015b6:	2301      	movs	r3, #1
 80015b8:	e000      	b.n	80015bc <LL_SPI_IsActiveFlag_RXNE+0x1a>
 80015ba:	2300      	movs	r3, #0
}
 80015bc:	4618      	mov	r0, r3
 80015be:	370c      	adds	r7, #12
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr

080015c8 <LL_SPI_IsActiveFlag_TXE>:
{
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	689b      	ldr	r3, [r3, #8]
 80015d4:	f003 0302 	and.w	r3, r3, #2
 80015d8:	2b02      	cmp	r3, #2
 80015da:	d101      	bne.n	80015e0 <LL_SPI_IsActiveFlag_TXE+0x18>
 80015dc:	2301      	movs	r3, #1
 80015de:	e000      	b.n	80015e2 <LL_SPI_IsActiveFlag_TXE+0x1a>
 80015e0:	2300      	movs	r3, #0
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	370c      	adds	r7, #12
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr

080015ee <LL_SPI_ReceiveData8>:
{
 80015ee:	b480      	push	{r7}
 80015f0:	b083      	sub	sp, #12
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	330c      	adds	r3, #12
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	b2db      	uxtb	r3, r3
}
 80015fe:	4618      	mov	r0, r3
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr

0800160a <LL_SPI_TransmitData8>:
{
 800160a:	b480      	push	{r7}
 800160c:	b085      	sub	sp, #20
 800160e:	af00      	add	r7, sp, #0
 8001610:	6078      	str	r0, [r7, #4]
 8001612:	460b      	mov	r3, r1
 8001614:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	330c      	adds	r3, #12
 800161a:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	78fa      	ldrb	r2, [r7, #3]
 8001620:	701a      	strb	r2, [r3, #0]
}
 8001622:	bf00      	nop
 8001624:	3714      	adds	r7, #20
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr

0800162e <LL_GPIO_IsInputPinSet>:
{
 800162e:	b480      	push	{r7}
 8001630:	b083      	sub	sp, #12
 8001632:	af00      	add	r7, sp, #0
 8001634:	6078      	str	r0, [r7, #4]
 8001636:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	691a      	ldr	r2, [r3, #16]
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	4013      	ands	r3, r2
 8001640:	683a      	ldr	r2, [r7, #0]
 8001642:	429a      	cmp	r2, r3
 8001644:	bf0c      	ite	eq
 8001646:	2301      	moveq	r3, #1
 8001648:	2300      	movne	r3, #0
 800164a:	b2db      	uxtb	r3, r3
}
 800164c:	4618      	mov	r0, r3
 800164e:	370c      	adds	r7, #12
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr

08001658 <LL_GPIO_SetOutputPin>:
{
 8001658:	b480      	push	{r7}
 800165a:	b083      	sub	sp, #12
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
 8001660:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	683a      	ldr	r2, [r7, #0]
 8001666:	619a      	str	r2, [r3, #24]
}
 8001668:	bf00      	nop
 800166a:	370c      	adds	r7, #12
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr

08001674 <LL_GPIO_ResetOutputPin>:
{
 8001674:	b480      	push	{r7}
 8001676:	b083      	sub	sp, #12
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
 800167c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	041a      	lsls	r2, r3, #16
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	619a      	str	r2, [r3, #24]
}
 8001686:	bf00      	nop
 8001688:	370c      	adds	r7, #12
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
	...

08001694 <LL_AHB1_GRP1_EnableClock>:
{
 8001694:	b480      	push	{r7}
 8001696:	b085      	sub	sp, #20
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800169c:	4b08      	ldr	r3, [pc, #32]	@ (80016c0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800169e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80016a0:	4907      	ldr	r1, [pc, #28]	@ (80016c0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	4313      	orrs	r3, r2
 80016a6:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80016a8:	4b05      	ldr	r3, [pc, #20]	@ (80016c0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80016aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	4013      	ands	r3, r2
 80016b0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80016b2:	68fb      	ldr	r3, [r7, #12]
}
 80016b4:	bf00      	nop
 80016b6:	3714      	adds	r7, #20
 80016b8:	46bd      	mov	sp, r7
 80016ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016be:	4770      	bx	lr
 80016c0:	40023800 	.word	0x40023800

080016c4 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b085      	sub	sp, #20
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80016cc:	4b08      	ldr	r3, [pc, #32]	@ (80016f0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80016ce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80016d0:	4907      	ldr	r1, [pc, #28]	@ (80016f0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	4313      	orrs	r3, r2
 80016d6:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80016d8:	4b05      	ldr	r3, [pc, #20]	@ (80016f0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80016da:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	4013      	ands	r3, r2
 80016e0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80016e2:	68fb      	ldr	r3, [r7, #12]
}
 80016e4:	bf00      	nop
 80016e6:	3714      	adds	r7, #20
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr
 80016f0:	40023800 	.word	0x40023800

080016f4 <ICM20602_GPIO_SPI_Initialization>:
Struct_ICM20602 ICM20602;
int32_t gyro_x_offset, gyro_y_offset, gyro_z_offset; // To remove offset


void ICM20602_GPIO_SPI_Initialization(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b090      	sub	sp, #64	@ 0x40
 80016f8:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80016fa:	f107 0318 	add.w	r3, r7, #24
 80016fe:	2228      	movs	r2, #40	@ 0x28
 8001700:	2100      	movs	r1, #0
 8001702:	4618      	mov	r0, r3
 8001704:	f003 fec2 	bl	800548c <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001708:	463b      	mov	r3, r7
 800170a:	2200      	movs	r2, #0
 800170c:	601a      	str	r2, [r3, #0]
 800170e:	605a      	str	r2, [r3, #4]
 8001710:	609a      	str	r2, [r3, #8]
 8001712:	60da      	str	r2, [r3, #12]
 8001714:	611a      	str	r2, [r3, #16]
 8001716:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8001718:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800171c:	f7ff ffd2 	bl	80016c4 <LL_APB2_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001720:	2001      	movs	r0, #1
 8001722:	f7ff ffb7 	bl	8001694 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001726:	2004      	movs	r0, #4
 8001728:	f7ff ffb4 	bl	8001694 <LL_AHB1_GRP1_EnableClock>
	/**SPI1 GPIO Configuration
	PA5   ------> SPI1_SCK
	PA6   ------> SPI1_MISO
	PA7   ------> SPI1_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 800172c:	23e0      	movs	r3, #224	@ 0xe0
 800172e:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001730:	2302      	movs	r3, #2
 8001732:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001734:	2303      	movs	r3, #3
 8001736:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001738:	2300      	movs	r3, #0
 800173a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800173c:	2300      	movs	r3, #0
 800173e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001740:	2305      	movs	r3, #5
 8001742:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001744:	463b      	mov	r3, r7
 8001746:	4619      	mov	r1, r3
 8001748:	4825      	ldr	r0, [pc, #148]	@ (80017e0 <ICM20602_GPIO_SPI_Initialization+0xec>)
 800174a:	f002 f832 	bl	80037b2 <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800174e:	2300      	movs	r3, #0
 8001750:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001752:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8001756:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001758:	2300      	movs	r3, #0
 800175a:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 800175c:	2302      	movs	r3, #2
 800175e:	627b      	str	r3, [r7, #36]	@ 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8001760:	2301      	movs	r3, #1
 8001762:	62bb      	str	r3, [r7, #40]	@ 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001764:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001768:	62fb      	str	r3, [r7, #44]	@ 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8; //ICM-20602 MAX SPI CLK is 10MHz. But DIV2(42MHz) is available.
 800176a:	2310      	movs	r3, #16
 800176c:	633b      	str	r3, [r7, #48]	@ 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 800176e:	2300      	movs	r3, #0
 8001770:	637b      	str	r3, [r7, #52]	@ 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001772:	2300      	movs	r3, #0
 8001774:	63bb      	str	r3, [r7, #56]	@ 0x38
	SPI_InitStruct.CRCPoly = 10;
 8001776:	230a      	movs	r3, #10
 8001778:	63fb      	str	r3, [r7, #60]	@ 0x3c
	LL_SPI_Init(ICM20602_SPI_CHANNEL, &SPI_InitStruct);
 800177a:	f107 0318 	add.w	r3, r7, #24
 800177e:	4619      	mov	r1, r3
 8001780:	4818      	ldr	r0, [pc, #96]	@ (80017e4 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 8001782:	f002 f9f4 	bl	8003b6e <LL_SPI_Init>
	LL_SPI_SetStandard(ICM20602_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 8001786:	2100      	movs	r1, #0
 8001788:	4816      	ldr	r0, [pc, #88]	@ (80017e4 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 800178a:	f7ff fef7 	bl	800157c <LL_SPI_SetStandard>
	/**ICM20602 GPIO Control Configuration
	 * PC4  ------> ICM20602_SPI_CS_PIN (output)
	 * PC5  ------> ICM20602_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(ICM20602_SPI_CS_PORT, ICM20602_SPI_CS_PIN);
 800178e:	2110      	movs	r1, #16
 8001790:	4815      	ldr	r0, [pc, #84]	@ (80017e8 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8001792:	f7ff ff6f 	bl	8001674 <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_SPI_CS_PIN;
 8001796:	2310      	movs	r3, #16
 8001798:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800179a:	2301      	movs	r3, #1
 800179c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800179e:	2303      	movs	r3, #3
 80017a0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80017a2:	2300      	movs	r3, #0
 80017a4:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80017a6:	2300      	movs	r3, #0
 80017a8:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_SPI_CS_PORT, &GPIO_InitStruct);
 80017aa:	463b      	mov	r3, r7
 80017ac:	4619      	mov	r1, r3
 80017ae:	480e      	ldr	r0, [pc, #56]	@ (80017e8 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 80017b0:	f001 ffff 	bl	80037b2 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_INT_PIN;
 80017b4:	2320      	movs	r3, #32
 80017b6:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80017b8:	2300      	movs	r3, #0
 80017ba:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80017bc:	2301      	movs	r3, #1
 80017be:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_INT_PORT, &GPIO_InitStruct);
 80017c0:	463b      	mov	r3, r7
 80017c2:	4619      	mov	r1, r3
 80017c4:	4808      	ldr	r0, [pc, #32]	@ (80017e8 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 80017c6:	f001 fff4 	bl	80037b2 <LL_GPIO_Init>

	LL_SPI_Enable(ICM20602_SPI_CHANNEL);
 80017ca:	4806      	ldr	r0, [pc, #24]	@ (80017e4 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 80017cc:	f7ff fec6 	bl	800155c <LL_SPI_Enable>

	CHIP_DESELECT(ICM20602);
 80017d0:	2110      	movs	r1, #16
 80017d2:	4805      	ldr	r0, [pc, #20]	@ (80017e8 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 80017d4:	f7ff ff40 	bl	8001658 <LL_GPIO_SetOutputPin>
}
 80017d8:	bf00      	nop
 80017da:	3740      	adds	r7, #64	@ 0x40
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	40020000 	.word	0x40020000
 80017e4:	40013000 	.word	0x40013000
 80017e8:	40020800 	.word	0x40020800

080017ec <SPI1_SendByte>:


unsigned char SPI1_SendByte(unsigned char data)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	4603      	mov	r3, r0
 80017f4:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(ICM20602_SPI_CHANNEL)==RESET);
 80017f6:	bf00      	nop
 80017f8:	480c      	ldr	r0, [pc, #48]	@ (800182c <SPI1_SendByte+0x40>)
 80017fa:	f7ff fee5 	bl	80015c8 <LL_SPI_IsActiveFlag_TXE>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d0f9      	beq.n	80017f8 <SPI1_SendByte+0xc>
	LL_SPI_TransmitData8(ICM20602_SPI_CHANNEL, data);
 8001804:	79fb      	ldrb	r3, [r7, #7]
 8001806:	4619      	mov	r1, r3
 8001808:	4808      	ldr	r0, [pc, #32]	@ (800182c <SPI1_SendByte+0x40>)
 800180a:	f7ff fefe 	bl	800160a <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(ICM20602_SPI_CHANNEL)==RESET);
 800180e:	bf00      	nop
 8001810:	4806      	ldr	r0, [pc, #24]	@ (800182c <SPI1_SendByte+0x40>)
 8001812:	f7ff fec6 	bl	80015a2 <LL_SPI_IsActiveFlag_RXNE>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d0f9      	beq.n	8001810 <SPI1_SendByte+0x24>
	return LL_SPI_ReceiveData8(ICM20602_SPI_CHANNEL);
 800181c:	4803      	ldr	r0, [pc, #12]	@ (800182c <SPI1_SendByte+0x40>)
 800181e:	f7ff fee6 	bl	80015ee <LL_SPI_ReceiveData8>
 8001822:	4603      	mov	r3, r0
}
 8001824:	4618      	mov	r0, r3
 8001826:	3708      	adds	r7, #8
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	40013000 	.word	0x40013000

08001830 <ICM20602_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t ICM20602_Readbyte(uint8_t reg_addr)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b084      	sub	sp, #16
 8001834:	af00      	add	r7, sp, #0
 8001836:	4603      	mov	r3, r0
 8001838:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(ICM20602);
 800183a:	2110      	movs	r1, #16
 800183c:	480b      	ldr	r0, [pc, #44]	@ (800186c <ICM20602_Readbyte+0x3c>)
 800183e:	f7ff ff19 	bl	8001674 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 8001842:	79fb      	ldrb	r3, [r7, #7]
 8001844:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001848:	b2db      	uxtb	r3, r3
 800184a:	4618      	mov	r0, r3
 800184c:	f7ff ffce 	bl	80017ec <SPI1_SendByte>
	val = SPI1_SendByte(0x00); //Send DUMMY to read data
 8001850:	2000      	movs	r0, #0
 8001852:	f7ff ffcb 	bl	80017ec <SPI1_SendByte>
 8001856:	4603      	mov	r3, r0
 8001858:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(ICM20602);
 800185a:	2110      	movs	r1, #16
 800185c:	4803      	ldr	r0, [pc, #12]	@ (800186c <ICM20602_Readbyte+0x3c>)
 800185e:	f7ff fefb 	bl	8001658 <LL_GPIO_SetOutputPin>
	
	return val;
 8001862:	7bfb      	ldrb	r3, [r7, #15]
}
 8001864:	4618      	mov	r0, r3
 8001866:	3710      	adds	r7, #16
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	40020800 	.word	0x40020800

08001870 <ICM20602_Readbytes>:

void ICM20602_Readbytes(unsigned char reg_addr, unsigned char len, unsigned char* data)
{
 8001870:	b590      	push	{r4, r7, lr}
 8001872:	b085      	sub	sp, #20
 8001874:	af00      	add	r7, sp, #0
 8001876:	4603      	mov	r3, r0
 8001878:	603a      	str	r2, [r7, #0]
 800187a:	71fb      	strb	r3, [r7, #7]
 800187c:	460b      	mov	r3, r1
 800187e:	71bb      	strb	r3, [r7, #6]
	unsigned int i = 0;
 8001880:	2300      	movs	r3, #0
 8001882:	60fb      	str	r3, [r7, #12]

	CHIP_SELECT(ICM20602);
 8001884:	2110      	movs	r1, #16
 8001886:	4810      	ldr	r0, [pc, #64]	@ (80018c8 <ICM20602_Readbytes+0x58>)
 8001888:	f7ff fef4 	bl	8001674 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 800188c:	79fb      	ldrb	r3, [r7, #7]
 800188e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001892:	b2db      	uxtb	r3, r3
 8001894:	4618      	mov	r0, r3
 8001896:	f7ff ffa9 	bl	80017ec <SPI1_SendByte>
	while(i < len)
 800189a:	e009      	b.n	80018b0 <ICM20602_Readbytes+0x40>
	{
		data[i++] = SPI1_SendByte(0x00); //Send DUMMY to read data
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	1c5a      	adds	r2, r3, #1
 80018a0:	60fa      	str	r2, [r7, #12]
 80018a2:	683a      	ldr	r2, [r7, #0]
 80018a4:	18d4      	adds	r4, r2, r3
 80018a6:	2000      	movs	r0, #0
 80018a8:	f7ff ffa0 	bl	80017ec <SPI1_SendByte>
 80018ac:	4603      	mov	r3, r0
 80018ae:	7023      	strb	r3, [r4, #0]
	while(i < len)
 80018b0:	79bb      	ldrb	r3, [r7, #6]
 80018b2:	68fa      	ldr	r2, [r7, #12]
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d3f1      	bcc.n	800189c <ICM20602_Readbytes+0x2c>
	}
	CHIP_DESELECT(ICM20602);
 80018b8:	2110      	movs	r1, #16
 80018ba:	4803      	ldr	r0, [pc, #12]	@ (80018c8 <ICM20602_Readbytes+0x58>)
 80018bc:	f7ff fecc 	bl	8001658 <LL_GPIO_SetOutputPin>
}
 80018c0:	bf00      	nop
 80018c2:	3714      	adds	r7, #20
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd90      	pop	{r4, r7, pc}
 80018c8:	40020800 	.word	0x40020800

080018cc <ICM20602_Writebyte>:

void ICM20602_Writebyte(uint8_t reg_addr, uint8_t val)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	4603      	mov	r3, r0
 80018d4:	460a      	mov	r2, r1
 80018d6:	71fb      	strb	r3, [r7, #7]
 80018d8:	4613      	mov	r3, r2
 80018da:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(ICM20602);
 80018dc:	2110      	movs	r1, #16
 80018de:	480b      	ldr	r0, [pc, #44]	@ (800190c <ICM20602_Writebyte+0x40>)
 80018e0:	f7ff fec8 	bl	8001674 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 80018e4:	79fb      	ldrb	r3, [r7, #7]
 80018e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7ff ff7d 	bl	80017ec <SPI1_SendByte>
	SPI1_SendByte(val); //Send Data to write
 80018f2:	79bb      	ldrb	r3, [r7, #6]
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7ff ff79 	bl	80017ec <SPI1_SendByte>
	CHIP_DESELECT(ICM20602);
 80018fa:	2110      	movs	r1, #16
 80018fc:	4803      	ldr	r0, [pc, #12]	@ (800190c <ICM20602_Writebyte+0x40>)
 80018fe:	f7ff feab 	bl	8001658 <LL_GPIO_SetOutputPin>
}
 8001902:	bf00      	nop
 8001904:	3708      	adds	r7, #8
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	40020800 	.word	0x40020800

08001910 <ICM20602_Initialization>:
	CHIP_DESELECT(ICM20602);
}


int ICM20602_Initialization(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0

	uint8_t who_am_i = 0;
 8001916:	2300      	movs	r3, #0
 8001918:	73fb      	strb	r3, [r7, #15]
	int16_t accel_raw_data[3] = {0};  // To remove offset
 800191a:	f107 0308 	add.w	r3, r7, #8
 800191e:	2200      	movs	r2, #0
 8001920:	601a      	str	r2, [r3, #0]
 8001922:	809a      	strh	r2, [r3, #4]
	int16_t gyro_raw_data[3] = {0};   // To remove offset
 8001924:	463b      	mov	r3, r7
 8001926:	2200      	movs	r2, #0
 8001928:	601a      	str	r2, [r3, #0]
 800192a:	809a      	strh	r2, [r3, #4]
	
	ICM20602_GPIO_SPI_Initialization();
 800192c:	f7ff fee2 	bl	80016f4 <ICM20602_GPIO_SPI_Initialization>
	
	printf("Checking ICM20602...");
 8001930:	4833      	ldr	r0, [pc, #204]	@ (8001a00 <ICM20602_Initialization+0xf0>)
 8001932:	f003 fc63 	bl	80051fc <iprintf>
	
	// check WHO_AM_I (0x75)
	who_am_i = ICM20602_Readbyte(WHO_AM_I); 
 8001936:	2075      	movs	r0, #117	@ 0x75
 8001938:	f7ff ff7a 	bl	8001830 <ICM20602_Readbyte>
 800193c:	4603      	mov	r3, r0
 800193e:	73fb      	strb	r3, [r7, #15]

	// who am i = 0x12
	if(who_am_i == 0x12)
 8001940:	7bfb      	ldrb	r3, [r7, #15]
 8001942:	2b12      	cmp	r3, #18
 8001944:	d105      	bne.n	8001952 <ICM20602_Initialization+0x42>
	{
		printf("\nICM20602 who_am_i = 0x%02x...OK\n\n", who_am_i);
 8001946:	7bfb      	ldrb	r3, [r7, #15]
 8001948:	4619      	mov	r1, r3
 800194a:	482e      	ldr	r0, [pc, #184]	@ (8001a04 <ICM20602_Initialization+0xf4>)
 800194c:	f003 fc56 	bl	80051fc <iprintf>
 8001950:	e012      	b.n	8001978 <ICM20602_Initialization+0x68>
	}
	// recheck
	else if(who_am_i != 0x12)
 8001952:	7bfb      	ldrb	r3, [r7, #15]
 8001954:	2b12      	cmp	r3, #18
 8001956:	d00f      	beq.n	8001978 <ICM20602_Initialization+0x68>
	{
		who_am_i = ICM20602_Readbyte(WHO_AM_I); // check again WHO_AM_I (0x75)
 8001958:	2075      	movs	r0, #117	@ 0x75
 800195a:	f7ff ff69 	bl	8001830 <ICM20602_Readbyte>
 800195e:	4603      	mov	r3, r0
 8001960:	73fb      	strb	r3, [r7, #15]

		if (who_am_i != 0x12){
 8001962:	7bfb      	ldrb	r3, [r7, #15]
 8001964:	2b12      	cmp	r3, #18
 8001966:	d007      	beq.n	8001978 <ICM20602_Initialization+0x68>
			printf( "ICM20602 Not OK: 0x%02x Should be 0x%02x\n", who_am_i, 0x12);
 8001968:	7bfb      	ldrb	r3, [r7, #15]
 800196a:	2212      	movs	r2, #18
 800196c:	4619      	mov	r1, r3
 800196e:	4826      	ldr	r0, [pc, #152]	@ (8001a08 <ICM20602_Initialization+0xf8>)
 8001970:	f003 fc44 	bl	80051fc <iprintf>
			return 1; //ERROR
 8001974:	2301      	movs	r3, #1
 8001976:	e03f      	b.n	80019f8 <ICM20602_Initialization+0xe8>
		}
	}
	
	// Reset ICM20602
	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x80); //Reset ICM20602
 8001978:	2180      	movs	r1, #128	@ 0x80
 800197a:	206b      	movs	r0, #107	@ 0x6b
 800197c:	f7ff ffa6 	bl	80018cc <ICM20602_Writebyte>
	HAL_Delay(50);
 8001980:	2032      	movs	r0, #50	@ 0x32
 8001982:	f001 f85d 	bl	8002a40 <HAL_Delay>

	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x01); // Enable Temperature sensor(bit4-0), Use PLL(bit2:0-01)
 8001986:	2101      	movs	r1, #1
 8001988:	206b      	movs	r0, #107	@ 0x6b
 800198a:	f7ff ff9f 	bl	80018cc <ICM20602_Writebyte>
									// 온도센서 끄면 자이로 값 이상하게 출력됨
	HAL_Delay(50);
 800198e:	2032      	movs	r0, #50	@ 0x32
 8001990:	f001 f856 	bl	8002a40 <HAL_Delay>

	// PWR_MGMT_2 0x6C
	ICM20602_Writebyte(PWR_MGMT_2, 0x38); // Disable Acc(bit5:3-111), Enable Gyro(bit2:0-000)
 8001994:	2138      	movs	r1, #56	@ 0x38
 8001996:	206c      	movs	r0, #108	@ 0x6c
 8001998:	f7ff ff98 	bl	80018cc <ICM20602_Writebyte>
	//ICM20602_Writebyte( PWR_MGMT_2, 0x00 ); // Enable Acc(bit5:3-000), Enable Gyro(bit2:0-000)
	HAL_Delay(50);
 800199c:	2032      	movs	r0, #50	@ 0x32
 800199e:	f001 f84f 	bl	8002a40 <HAL_Delay>
	
	// set sample rate to 1000Hz and apply a software filter
	ICM20602_Writebyte(SMPLRT_DIV, 0x00);
 80019a2:	2100      	movs	r1, #0
 80019a4:	2019      	movs	r0, #25
 80019a6:	f7ff ff91 	bl	80018cc <ICM20602_Writebyte>
	HAL_Delay(50);
 80019aa:	2032      	movs	r0, #50	@ 0x32
 80019ac:	f001 f848 	bl	8002a40 <HAL_Delay>
	
	// Gyro DLPF Config
	//ICM20602_Writebyte(CONFIG, 0x00); // Gyro LPF fc 250Hz(bit2:0-000)
	ICM20602_Writebyte(CONFIG, 0x05); // Gyro LPF fc 20Hz(bit2:0-100) at 1kHz sample rate
 80019b0:	2105      	movs	r1, #5
 80019b2:	201a      	movs	r0, #26
 80019b4:	f7ff ff8a 	bl	80018cc <ICM20602_Writebyte>
	HAL_Delay(50);
 80019b8:	2032      	movs	r0, #50	@ 0x32
 80019ba:	f001 f841 	bl	8002a40 <HAL_Delay>

	// GYRO_CONFIG 0x1B
	ICM20602_Writebyte(GYRO_CONFIG, 0x18); // Gyro sensitivity 2000 dps(bit4:3-11), FCHOICE (bit1:0-00)
 80019be:	2118      	movs	r1, #24
 80019c0:	201b      	movs	r0, #27
 80019c2:	f7ff ff83 	bl	80018cc <ICM20602_Writebyte>
	HAL_Delay(50);
 80019c6:	2032      	movs	r0, #50	@ 0x32
 80019c8:	f001 f83a 	bl	8002a40 <HAL_Delay>

	// ACCEL_CONFIG 0x1C
	ICM20602_Writebyte(ACCEL_CONFIG, 0x18); // Acc sensitivity 16g
 80019cc:	2118      	movs	r1, #24
 80019ce:	201c      	movs	r0, #28
 80019d0:	f7ff ff7c 	bl	80018cc <ICM20602_Writebyte>
	HAL_Delay(50);
 80019d4:	2032      	movs	r0, #50	@ 0x32
 80019d6:	f001 f833 	bl	8002a40 <HAL_Delay>
	
	// ACCEL_CONFIG2 0x1D
	ICM20602_Writebyte(ACCEL_CONFIG2, 0x03); // Acc FCHOICE 1kHz(bit3-0), DLPF fc 44.8Hz(bit2:0-011)
 80019da:	2103      	movs	r1, #3
 80019dc:	201d      	movs	r0, #29
 80019de:	f7ff ff75 	bl	80018cc <ICM20602_Writebyte>
	HAL_Delay(50);
 80019e2:	2032      	movs	r0, #50	@ 0x32
 80019e4:	f001 f82c 	bl	8002a40 <HAL_Delay>
	
	// Enable Interrupts when data is ready
	ICM20602_Writebyte(INT_ENABLE, 0x01); // Enable DRDY Interrupt
 80019e8:	2101      	movs	r1, #1
 80019ea:	2038      	movs	r0, #56	@ 0x38
 80019ec:	f7ff ff6e 	bl	80018cc <ICM20602_Writebyte>
	HAL_Delay(50);
 80019f0:	2032      	movs	r0, #50	@ 0x32
 80019f2:	f001 f825 	bl	8002a40 <HAL_Delay>
//	
//	// Remove Gyro Z offset
//	ICM20602_Writebyte( ZG_OFFS_USRH, offset_z>>8 );	// gyro z offset high byte
//	ICM20602_Writebyte( ZG_OFFS_USRL, offset_z );	// gyro z offset low byte

	return 0; //OK
 80019f6:	2300      	movs	r3, #0
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	3710      	adds	r7, #16
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	08007274 	.word	0x08007274
 8001a04:	0800728c 	.word	0x0800728c
 8001a08:	080072b0 	.word	0x080072b0

08001a0c <ICM20602_Get3AxisGyroRawData>:
	gyro[1] = ((data[10] << 8) | data[11]);
	gyro[2] = ((data[12] << 8) | data[13]);
}

void ICM20602_Get3AxisGyroRawData(short* gyro)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b084      	sub	sp, #16
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
	unsigned char data[6];
	ICM20602_Readbytes(GYRO_XOUT_H, 6, data);
 8001a14:	f107 0308 	add.w	r3, r7, #8
 8001a18:	461a      	mov	r2, r3
 8001a1a:	2106      	movs	r1, #6
 8001a1c:	2043      	movs	r0, #67	@ 0x43
 8001a1e:	f7ff ff27 	bl	8001870 <ICM20602_Readbytes>
	
	gyro[0] = ((data[0] << 8) | data[1]);
 8001a22:	7a3b      	ldrb	r3, [r7, #8]
 8001a24:	021b      	lsls	r3, r3, #8
 8001a26:	b21a      	sxth	r2, r3
 8001a28:	7a7b      	ldrb	r3, [r7, #9]
 8001a2a:	b21b      	sxth	r3, r3
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	b21a      	sxth	r2, r3
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	801a      	strh	r2, [r3, #0]
	gyro[1] = ((data[2] << 8) | data[3]);
 8001a34:	7abb      	ldrb	r3, [r7, #10]
 8001a36:	021b      	lsls	r3, r3, #8
 8001a38:	b219      	sxth	r1, r3
 8001a3a:	7afb      	ldrb	r3, [r7, #11]
 8001a3c:	b21a      	sxth	r2, r3
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	3302      	adds	r3, #2
 8001a42:	430a      	orrs	r2, r1
 8001a44:	b212      	sxth	r2, r2
 8001a46:	801a      	strh	r2, [r3, #0]
	gyro[2] = ((data[4] << 8) | data[5]);
 8001a48:	7b3b      	ldrb	r3, [r7, #12]
 8001a4a:	021b      	lsls	r3, r3, #8
 8001a4c:	b219      	sxth	r1, r3
 8001a4e:	7b7b      	ldrb	r3, [r7, #13]
 8001a50:	b21a      	sxth	r2, r3
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	3304      	adds	r3, #4
 8001a56:	430a      	orrs	r2, r1
 8001a58:	b212      	sxth	r2, r2
 8001a5a:	801a      	strh	r2, [r3, #0]
}
 8001a5c:	bf00      	nop
 8001a5e:	3710      	adds	r7, #16
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}

08001a64 <ICM20602_DataReady>:
	accel[1] = ((data[2] << 8) | data[3]);
	accel[2] = ((data[4] << 8) | data[5]);
}

int ICM20602_DataReady(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(ICM20602_INT_PORT, ICM20602_INT_PIN);
 8001a68:	2120      	movs	r1, #32
 8001a6a:	4803      	ldr	r0, [pc, #12]	@ (8001a78 <ICM20602_DataReady+0x14>)
 8001a6c:	f7ff fddf 	bl	800162e <LL_GPIO_IsInputPinSet>
 8001a70:	4603      	mov	r3, r0
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40020800 	.word	0x40020800

08001a7c <LL_GPIO_ResetOutputPin>:
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	041a      	lsls	r2, r3, #16
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	619a      	str	r2, [r3, #24]
}
 8001a8e:	bf00      	nop
 8001a90:	370c      	adds	r7, #12
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr
	...

08001a9c <LL_AHB1_GRP1_EnableClock>:
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b085      	sub	sp, #20
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001aa4:	4b08      	ldr	r3, [pc, #32]	@ (8001ac8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001aa6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001aa8:	4907      	ldr	r1, [pc, #28]	@ (8001ac8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4313      	orrs	r3, r2
 8001aae:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001ab0:	4b05      	ldr	r3, [pc, #20]	@ (8001ac8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001ab2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001aba:	68fb      	ldr	r3, [r7, #12]
}
 8001abc:	bf00      	nop
 8001abe:	3714      	adds	r7, #20
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr
 8001ac8:	40023800 	.word	0x40023800

08001acc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b086      	sub	sp, #24
 8001ad0:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad2:	463b      	mov	r3, r7
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	601a      	str	r2, [r3, #0]
 8001ad8:	605a      	str	r2, [r3, #4]
 8001ada:	609a      	str	r2, [r3, #8]
 8001adc:	60da      	str	r2, [r3, #12]
 8001ade:	611a      	str	r2, [r3, #16]
 8001ae0:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8001ae2:	2080      	movs	r0, #128	@ 0x80
 8001ae4:	f7ff ffda 	bl	8001a9c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001ae8:	2004      	movs	r0, #4
 8001aea:	f7ff ffd7 	bl	8001a9c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001aee:	2001      	movs	r0, #1
 8001af0:	f7ff ffd4 	bl	8001a9c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001af4:	2002      	movs	r0, #2
 8001af6:	f7ff ffd1 	bl	8001a9c <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_4
 8001afa:	f240 2117 	movw	r1, #535	@ 0x217
 8001afe:	4826      	ldr	r0, [pc, #152]	@ (8001b98 <MX_GPIO_Init+0xcc>)
 8001b00:	f7ff ffbc 	bl	8001a7c <LL_GPIO_ResetOutputPin>
                          |LL_GPIO_PIN_9);

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_12);
 8001b04:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b08:	4824      	ldr	r0, [pc, #144]	@ (8001b9c <MX_GPIO_Init+0xd0>)
 8001b0a:	f7ff ffb7 	bl	8001a7c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_8);
 8001b0e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b12:	4823      	ldr	r0, [pc, #140]	@ (8001ba0 <MX_GPIO_Init+0xd4>)
 8001b14:	f7ff ffb2 	bl	8001a7c <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_4
 8001b18:	f240 2317 	movw	r3, #535	@ 0x217
 8001b1c:	603b      	str	r3, [r7, #0]
                          |LL_GPIO_PIN_9;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001b22:	2300      	movs	r3, #0
 8001b24:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001b26:	2300      	movs	r3, #0
 8001b28:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b2e:	463b      	mov	r3, r7
 8001b30:	4619      	mov	r1, r3
 8001b32:	4819      	ldr	r0, [pc, #100]	@ (8001b98 <MX_GPIO_Init+0xcc>)
 8001b34:	f001 fe3d 	bl	80037b2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_8;
 8001b38:	f44f 7390 	mov.w	r3, #288	@ 0x120
 8001b3c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001b42:	2300      	movs	r3, #0
 8001b44:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b46:	463b      	mov	r3, r7
 8001b48:	4619      	mov	r1, r3
 8001b4a:	4813      	ldr	r0, [pc, #76]	@ (8001b98 <MX_GPIO_Init+0xcc>)
 8001b4c:	f001 fe31 	bl	80037b2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 8001b50:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b54:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001b56:	2301      	movs	r3, #1
 8001b58:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001b62:	2300      	movs	r3, #0
 8001b64:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b66:	463b      	mov	r3, r7
 8001b68:	4619      	mov	r1, r3
 8001b6a:	480c      	ldr	r0, [pc, #48]	@ (8001b9c <MX_GPIO_Init+0xd0>)
 8001b6c:	f001 fe21 	bl	80037b2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8001b70:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b74:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001b76:	2301      	movs	r3, #1
 8001b78:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001b82:	2300      	movs	r3, #0
 8001b84:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b86:	463b      	mov	r3, r7
 8001b88:	4619      	mov	r1, r3
 8001b8a:	4805      	ldr	r0, [pc, #20]	@ (8001ba0 <MX_GPIO_Init+0xd4>)
 8001b8c:	f001 fe11 	bl	80037b2 <LL_GPIO_Init>

}
 8001b90:	bf00      	nop
 8001b92:	3718      	adds	r7, #24
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	40020800 	.word	0x40020800
 8001b9c:	40020400 	.word	0x40020400
 8001ba0:	40020000 	.word	0x40020000

08001ba4 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f043 0201 	orr.w	r2, r3, #1
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	601a      	str	r2, [r3, #0]
}
 8001bb8:	bf00      	nop
 8001bba:	370c      	adds	r7, #12
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr

08001bc4 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6a1a      	ldr	r2, [r3, #32]
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	431a      	orrs	r2, r3
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	621a      	str	r2, [r3, #32]
}
 8001bda:	bf00      	nop
 8001bdc:	370c      	adds	r7, #12
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr

08001be6 <LL_TIM_CC_DisableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8001be6:	b480      	push	{r7}
 8001be8:	b083      	sub	sp, #12
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	6078      	str	r0, [r7, #4]
 8001bee:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6a1a      	ldr	r2, [r3, #32]
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	43db      	mvns	r3, r3
 8001bf8:	401a      	ands	r2, r3
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	621a      	str	r2, [r3, #32]
}
 8001bfe:	bf00      	nop
 8001c00:	370c      	adds	r7, #12
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr

08001c0a <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 8001c0a:	b480      	push	{r7}
 8001c0c:	b089      	sub	sp, #36	@ 0x24
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	330c      	adds	r3, #12
 8001c16:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	e853 3f00 	ldrex	r3, [r3]
 8001c1e:	60bb      	str	r3, [r7, #8]
   return(result);
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	f043 0320 	orr.w	r3, r3, #32
 8001c26:	61fb      	str	r3, [r7, #28]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	330c      	adds	r3, #12
 8001c2c:	69fa      	ldr	r2, [r7, #28]
 8001c2e:	61ba      	str	r2, [r7, #24]
 8001c30:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c32:	6979      	ldr	r1, [r7, #20]
 8001c34:	69ba      	ldr	r2, [r7, #24]
 8001c36:	e841 2300 	strex	r3, r2, [r1]
 8001c3a:	613b      	str	r3, [r7, #16]
   return(result);
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d1e7      	bne.n	8001c12 <LL_USART_EnableIT_RXNE+0x8>
}
 8001c42:	bf00      	nop
 8001c44:	bf00      	nop
 8001c46:	3724      	adds	r7, #36	@ 0x24
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr

08001c50 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	460b      	mov	r3, r1
 8001c5a:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8001c5c:	78fa      	ldrb	r2, [r7, #3]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	605a      	str	r2, [r3, #4]
}
 8001c62:	bf00      	nop
 8001c64:	370c      	adds	r7, #12
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
	...

08001c70 <_write>:
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char* p, int len)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b086      	sub	sp, #24
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	60f8      	str	r0, [r7, #12]
 8001c78:	60b9      	str	r1, [r7, #8]
 8001c7a:	607a      	str	r2, [r7, #4]
	for(int i=0; i<len; i++)
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	617b      	str	r3, [r7, #20]
 8001c80:	e00d      	b.n	8001c9e <_write+0x2e>
	{
		LL_USART_TransmitData8(USART6, *(p+i));
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	68ba      	ldr	r2, [r7, #8]
 8001c86:	4413      	add	r3, r2
 8001c88:	781b      	ldrb	r3, [r3, #0]
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4808      	ldr	r0, [pc, #32]	@ (8001cb0 <_write+0x40>)
 8001c8e:	f7ff ffdf 	bl	8001c50 <LL_USART_TransmitData8>
		HAL_Delay(1);
 8001c92:	2001      	movs	r0, #1
 8001c94:	f000 fed4 	bl	8002a40 <HAL_Delay>
	for(int i=0; i<len; i++)
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	3301      	adds	r3, #1
 8001c9c:	617b      	str	r3, [r7, #20]
 8001c9e:	697a      	ldr	r2, [r7, #20]
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	429a      	cmp	r2, r3
 8001ca4:	dbed      	blt.n	8001c82 <_write+0x12>
	}
	return len;
 8001ca6:	687b      	ldr	r3, [r7, #4]
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3718      	adds	r7, #24
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	40011400 	.word	0x40011400

08001cb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cb4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001cb8:	b08a      	sub	sp, #40	@ 0x28
 8001cba:	af04      	add	r7, sp, #16

  /* USER CODE BEGIN 1 */
	int cnt =0;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	617b      	str	r3, [r7, #20]
	float f = 1.234;
 8001cc0:	4b46      	ldr	r3, [pc, #280]	@ (8001ddc <main+0x128>)
 8001cc2:	613b      	str	r3, [r7, #16]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001cc4:	f000 fe4a 	bl	800295c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001cc8:	f000 f898 	bl	8001dfc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ccc:	f7ff fefe 	bl	8001acc <MX_GPIO_Init>
  MX_TIM3_Init();
 8001cd0:	f000 fc66 	bl	80025a0 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 8001cd4:	f000 fdb8 	bl	8002848 <MX_USART6_UART_Init>
  MX_SPI2_Init();
 8001cd8:	f000 f9ae 	bl	8002038 <MX_SPI2_Init>
  MX_SPI1_Init();
 8001cdc:	f000 f95a 	bl	8001f94 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  LL_TIM_EnableCounter(TIM3);
 8001ce0:	483f      	ldr	r0, [pc, #252]	@ (8001de0 <main+0x12c>)
 8001ce2:	f7ff ff5f 	bl	8001ba4 <LL_TIM_EnableCounter>
  LL_TIM_CC_EnableChannel(TIM3,LL_TIM_CHANNEL_CH4);
 8001ce6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001cea:	483d      	ldr	r0, [pc, #244]	@ (8001de0 <main+0x12c>)
 8001cec:	f7ff ff6a 	bl	8001bc4 <LL_TIM_CC_EnableChannel>
  TIM3->PSC = 2000; // buzzer pwm
 8001cf0:	4b3b      	ldr	r3, [pc, #236]	@ (8001de0 <main+0x12c>)
 8001cf2:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001cf6:	629a      	str	r2, [r3, #40]	@ 0x28
  //TIM3->CCR4 = TIM3->ARR/2; // PWM Width
  HAL_Delay(500);
 8001cf8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001cfc:	f000 fea0 	bl	8002a40 <HAL_Delay>
  LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8001d00:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001d04:	4836      	ldr	r0, [pc, #216]	@ (8001de0 <main+0x12c>)
 8001d06:	f7ff ff6e 	bl	8001be6 <LL_TIM_CC_DisableChannel>

  LL_USART_EnableIT_RXNE(USART6);
 8001d0a:	4836      	ldr	r0, [pc, #216]	@ (8001de4 <main+0x130>)
 8001d0c:	f7ff ff7d 	bl	8001c0a <LL_USART_EnableIT_RXNE>


  BNO080_Initialization();
 8001d10:	f7ff fa48 	bl	80011a4 <BNO080_Initialization>
  BNO080_enableRotationVector(2500); // 400Hz
 8001d14:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8001d18:	f7ff fada 	bl	80012d0 <BNO080_enableRotationVector>

  ICM20602_Initialization();
 8001d1c:	f7ff fdf8 	bl	8001910 <ICM20602_Initialization>
//
//		 Quaternion_Update(&q[0]);
//
//		 printf("%f, %f, %f \n",BNO080_Roll*100,BNO080_Pitch*100,BNO080_Yaw*100);
//	 }
	 if(ICM20602_DataReady() == 1)
 8001d20:	f7ff fea0 	bl	8001a64 <ICM20602_DataReady>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b01      	cmp	r3, #1
 8001d28:	d1fa      	bne.n	8001d20 <main+0x6c>
	 {
		 ICM20602_Get3AxisGyroRawData(&ICM20602.gyro_x_raw);
 8001d2a:	482f      	ldr	r0, [pc, #188]	@ (8001de8 <main+0x134>)
 8001d2c:	f7ff fe6e 	bl	8001a0c <ICM20602_Get3AxisGyroRawData>

		 ICM20602.gyro_x = ICM20602.gyro_x_raw * 2000.f / 32768.f;
 8001d30:	4b2e      	ldr	r3, [pc, #184]	@ (8001dec <main+0x138>)
 8001d32:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001d36:	ee07 3a90 	vmov	s15, r3
 8001d3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d3e:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8001df0 <main+0x13c>
 8001d42:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d46:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8001df4 <main+0x140>
 8001d4a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d4e:	4b27      	ldr	r3, [pc, #156]	@ (8001dec <main+0x138>)
 8001d50:	edc3 7a07 	vstr	s15, [r3, #28]
		 ICM20602.gyro_y = ICM20602.gyro_y_raw * 2000.f / 32768.f;
 8001d54:	4b25      	ldr	r3, [pc, #148]	@ (8001dec <main+0x138>)
 8001d56:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001d5a:	ee07 3a90 	vmov	s15, r3
 8001d5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d62:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8001df0 <main+0x13c>
 8001d66:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d6a:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8001df4 <main+0x140>
 8001d6e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d72:	4b1e      	ldr	r3, [pc, #120]	@ (8001dec <main+0x138>)
 8001d74:	edc3 7a08 	vstr	s15, [r3, #32]
		 ICM20602.gyro_z = ICM20602.gyro_z_raw * 2000.f / 32768.f;
 8001d78:	4b1c      	ldr	r3, [pc, #112]	@ (8001dec <main+0x138>)
 8001d7a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001d7e:	ee07 3a90 	vmov	s15, r3
 8001d82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d86:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001df0 <main+0x13c>
 8001d8a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d8e:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8001df4 <main+0x140>
 8001d92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d96:	4b15      	ldr	r3, [pc, #84]	@ (8001dec <main+0x138>)
 8001d98:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		 printf("%f %f %f \n",ICM20602.gyro_x,ICM20602.gyro_y,ICM20602.gyro_z);
 8001d9c:	4b13      	ldr	r3, [pc, #76]	@ (8001dec <main+0x138>)
 8001d9e:	69db      	ldr	r3, [r3, #28]
 8001da0:	4618      	mov	r0, r3
 8001da2:	f7fe fbd1 	bl	8000548 <__aeabi_f2d>
 8001da6:	4680      	mov	r8, r0
 8001da8:	4689      	mov	r9, r1
 8001daa:	4b10      	ldr	r3, [pc, #64]	@ (8001dec <main+0x138>)
 8001dac:	6a1b      	ldr	r3, [r3, #32]
 8001dae:	4618      	mov	r0, r3
 8001db0:	f7fe fbca 	bl	8000548 <__aeabi_f2d>
 8001db4:	4604      	mov	r4, r0
 8001db6:	460d      	mov	r5, r1
 8001db8:	4b0c      	ldr	r3, [pc, #48]	@ (8001dec <main+0x138>)
 8001dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7fe fbc3 	bl	8000548 <__aeabi_f2d>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	460b      	mov	r3, r1
 8001dc6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001dca:	e9cd 4500 	strd	r4, r5, [sp]
 8001dce:	4642      	mov	r2, r8
 8001dd0:	464b      	mov	r3, r9
 8001dd2:	4809      	ldr	r0, [pc, #36]	@ (8001df8 <main+0x144>)
 8001dd4:	f003 fa12 	bl	80051fc <iprintf>
	 if(ICM20602_DataReady() == 1)
 8001dd8:	e7a2      	b.n	8001d20 <main+0x6c>
 8001dda:	bf00      	nop
 8001ddc:	3f9df3b6 	.word	0x3f9df3b6
 8001de0:	40000400 	.word	0x40000400
 8001de4:	40011400 	.word	0x40011400
 8001de8:	20000284 	.word	0x20000284
 8001dec:	2000027c 	.word	0x2000027c
 8001df0:	44fa0000 	.word	0x44fa0000
 8001df4:	47000000 	.word	0x47000000
 8001df8:	080072dc 	.word	0x080072dc

08001dfc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b094      	sub	sp, #80	@ 0x50
 8001e00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e02:	f107 0320 	add.w	r3, r7, #32
 8001e06:	2230      	movs	r2, #48	@ 0x30
 8001e08:	2100      	movs	r1, #0
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f003 fb3e 	bl	800548c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e10:	f107 030c 	add.w	r3, r7, #12
 8001e14:	2200      	movs	r2, #0
 8001e16:	601a      	str	r2, [r3, #0]
 8001e18:	605a      	str	r2, [r3, #4]
 8001e1a:	609a      	str	r2, [r3, #8]
 8001e1c:	60da      	str	r2, [r3, #12]
 8001e1e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e20:	2300      	movs	r3, #0
 8001e22:	60bb      	str	r3, [r7, #8]
 8001e24:	4b28      	ldr	r3, [pc, #160]	@ (8001ec8 <SystemClock_Config+0xcc>)
 8001e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e28:	4a27      	ldr	r2, [pc, #156]	@ (8001ec8 <SystemClock_Config+0xcc>)
 8001e2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e2e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e30:	4b25      	ldr	r3, [pc, #148]	@ (8001ec8 <SystemClock_Config+0xcc>)
 8001e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e38:	60bb      	str	r3, [r7, #8]
 8001e3a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	607b      	str	r3, [r7, #4]
 8001e40:	4b22      	ldr	r3, [pc, #136]	@ (8001ecc <SystemClock_Config+0xd0>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a21      	ldr	r2, [pc, #132]	@ (8001ecc <SystemClock_Config+0xd0>)
 8001e46:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e4a:	6013      	str	r3, [r2, #0]
 8001e4c:	4b1f      	ldr	r3, [pc, #124]	@ (8001ecc <SystemClock_Config+0xd0>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e54:	607b      	str	r3, [r7, #4]
 8001e56:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e5c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e60:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e62:	2302      	movs	r3, #2
 8001e64:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e66:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001e6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001e6c:	2304      	movs	r3, #4
 8001e6e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001e70:	23a8      	movs	r3, #168	@ 0xa8
 8001e72:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e74:	2302      	movs	r3, #2
 8001e76:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001e78:	2304      	movs	r3, #4
 8001e7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e7c:	f107 0320 	add.w	r3, r7, #32
 8001e80:	4618      	mov	r0, r3
 8001e82:	f000 fee7 	bl	8002c54 <HAL_RCC_OscConfig>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d001      	beq.n	8001e90 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001e8c:	f000 f820 	bl	8001ed0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e90:	230f      	movs	r3, #15
 8001e92:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e94:	2302      	movs	r3, #2
 8001e96:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001e9c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001ea0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001ea2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ea6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001ea8:	f107 030c 	add.w	r3, r7, #12
 8001eac:	2105      	movs	r1, #5
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f001 f948 	bl	8003144 <HAL_RCC_ClockConfig>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d001      	beq.n	8001ebe <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001eba:	f000 f809 	bl	8001ed0 <Error_Handler>
  }
}
 8001ebe:	bf00      	nop
 8001ec0:	3750      	adds	r7, #80	@ 0x50
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	40023800 	.word	0x40023800
 8001ecc:	40007000 	.word	0x40007000

08001ed0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ed4:	b672      	cpsid	i
}
 8001ed6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ed8:	bf00      	nop
 8001eda:	e7fd      	b.n	8001ed8 <Error_Handler+0x8>

08001edc <LL_SPI_SetStandard>:
{
 8001edc:	b480      	push	{r7}
 8001ede:	b083      	sub	sp, #12
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	f023 0210 	bic.w	r2, r3, #16
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	431a      	orrs	r2, r3
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	605a      	str	r2, [r3, #4]
}
 8001ef6:	bf00      	nop
 8001ef8:	370c      	adds	r7, #12
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
	...

08001f04 <LL_AHB1_GRP1_EnableClock>:
{
 8001f04:	b480      	push	{r7}
 8001f06:	b085      	sub	sp, #20
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001f0c:	4b08      	ldr	r3, [pc, #32]	@ (8001f30 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001f0e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f10:	4907      	ldr	r1, [pc, #28]	@ (8001f30 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4313      	orrs	r3, r2
 8001f16:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001f18:	4b05      	ldr	r3, [pc, #20]	@ (8001f30 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001f1a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	4013      	ands	r3, r2
 8001f20:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f22:	68fb      	ldr	r3, [r7, #12]
}
 8001f24:	bf00      	nop
 8001f26:	3714      	adds	r7, #20
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr
 8001f30:	40023800 	.word	0x40023800

08001f34 <LL_APB1_GRP1_EnableClock>:
{
 8001f34:	b480      	push	{r7}
 8001f36:	b085      	sub	sp, #20
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001f3c:	4b08      	ldr	r3, [pc, #32]	@ (8001f60 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001f3e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f40:	4907      	ldr	r1, [pc, #28]	@ (8001f60 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4313      	orrs	r3, r2
 8001f46:	640b      	str	r3, [r1, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001f48:	4b05      	ldr	r3, [pc, #20]	@ (8001f60 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001f4a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	4013      	ands	r3, r2
 8001f50:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f52:	68fb      	ldr	r3, [r7, #12]
}
 8001f54:	bf00      	nop
 8001f56:	3714      	adds	r7, #20
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr
 8001f60:	40023800 	.word	0x40023800

08001f64 <LL_APB2_GRP1_EnableClock>:
{
 8001f64:	b480      	push	{r7}
 8001f66:	b085      	sub	sp, #20
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8001f6c:	4b08      	ldr	r3, [pc, #32]	@ (8001f90 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001f6e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001f70:	4907      	ldr	r1, [pc, #28]	@ (8001f90 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4313      	orrs	r3, r2
 8001f76:	644b      	str	r3, [r1, #68]	@ 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001f78:	4b05      	ldr	r3, [pc, #20]	@ (8001f90 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001f7a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	4013      	ands	r3, r2
 8001f80:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f82:	68fb      	ldr	r3, [r7, #12]
}
 8001f84:	bf00      	nop
 8001f86:	3714      	adds	r7, #20
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8e:	4770      	bx	lr
 8001f90:	40023800 	.word	0x40023800

08001f94 <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b090      	sub	sp, #64	@ 0x40
 8001f98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001f9a:	f107 0318 	add.w	r3, r7, #24
 8001f9e:	2228      	movs	r2, #40	@ 0x28
 8001fa0:	2100      	movs	r1, #0
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f003 fa72 	bl	800548c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fa8:	463b      	mov	r3, r7
 8001faa:	2200      	movs	r2, #0
 8001fac:	601a      	str	r2, [r3, #0]
 8001fae:	605a      	str	r2, [r3, #4]
 8001fb0:	609a      	str	r2, [r3, #8]
 8001fb2:	60da      	str	r2, [r3, #12]
 8001fb4:	611a      	str	r2, [r3, #16]
 8001fb6:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8001fb8:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001fbc:	f7ff ffd2 	bl	8001f64 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001fc0:	2001      	movs	r0, #1
 8001fc2:	f7ff ff9f 	bl	8001f04 <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8001fc6:	23e0      	movs	r3, #224	@ 0xe0
 8001fc8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001fca:	2302      	movs	r3, #2
 8001fcc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001fce:	2303      	movs	r3, #3
 8001fd0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001fda:	2305      	movs	r3, #5
 8001fdc:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fde:	463b      	mov	r3, r7
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	4813      	ldr	r0, [pc, #76]	@ (8002030 <MX_SPI1_Init+0x9c>)
 8001fe4:	f001 fbe5 	bl	80037b2 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001fec:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8001ff0:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8001ff6:	2302      	movs	r3, #2
 8001ff8:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001ffe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002002:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8;
 8002004:	2310      	movs	r3, #16
 8002006:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002008:	2300      	movs	r3, #0
 800200a:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 800200c:	2300      	movs	r3, #0
 800200e:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 10;
 8002010:	230a      	movs	r3, #10
 8002012:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8002014:	f107 0318 	add.w	r3, r7, #24
 8002018:	4619      	mov	r1, r3
 800201a:	4806      	ldr	r0, [pc, #24]	@ (8002034 <MX_SPI1_Init+0xa0>)
 800201c:	f001 fda7 	bl	8003b6e <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8002020:	2100      	movs	r1, #0
 8002022:	4804      	ldr	r0, [pc, #16]	@ (8002034 <MX_SPI1_Init+0xa0>)
 8002024:	f7ff ff5a 	bl	8001edc <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002028:	bf00      	nop
 800202a:	3740      	adds	r7, #64	@ 0x40
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	40020000 	.word	0x40020000
 8002034:	40013000 	.word	0x40013000

08002038 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b090      	sub	sp, #64	@ 0x40
 800203c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800203e:	f107 0318 	add.w	r3, r7, #24
 8002042:	2228      	movs	r2, #40	@ 0x28
 8002044:	2100      	movs	r1, #0
 8002046:	4618      	mov	r0, r3
 8002048:	f003 fa20 	bl	800548c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800204c:	463b      	mov	r3, r7
 800204e:	2200      	movs	r2, #0
 8002050:	601a      	str	r2, [r3, #0]
 8002052:	605a      	str	r2, [r3, #4]
 8002054:	609a      	str	r2, [r3, #8]
 8002056:	60da      	str	r2, [r3, #12]
 8002058:	611a      	str	r2, [r3, #16]
 800205a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 800205c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002060:	f7ff ff68 	bl	8001f34 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002064:	2002      	movs	r0, #2
 8002066:	f7ff ff4d 	bl	8001f04 <LL_AHB1_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 800206a:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800206e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002070:	2302      	movs	r3, #2
 8002072:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002074:	2303      	movs	r3, #3
 8002076:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002078:	2300      	movs	r3, #0
 800207a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800207c:	2300      	movs	r3, #0
 800207e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002080:	2305      	movs	r3, #5
 8002082:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002084:	463b      	mov	r3, r7
 8002086:	4619      	mov	r1, r3
 8002088:	4813      	ldr	r0, [pc, #76]	@ (80020d8 <MX_SPI2_Init+0xa0>)
 800208a:	f001 fb92 	bl	80037b2 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800208e:	2300      	movs	r3, #0
 8002090:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002092:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8002096:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002098:	2300      	movs	r3, #0
 800209a:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 800209c:	2302      	movs	r3, #2
 800209e:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80020a0:	2301      	movs	r3, #1
 80020a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80020a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80020a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 80020aa:	2318      	movs	r3, #24
 80020ac:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80020ae:	2300      	movs	r3, #0
 80020b0:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80020b2:	2300      	movs	r3, #0
 80020b4:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 10;
 80020b6:	230a      	movs	r3, #10
 80020b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 80020ba:	f107 0318 	add.w	r3, r7, #24
 80020be:	4619      	mov	r1, r3
 80020c0:	4806      	ldr	r0, [pc, #24]	@ (80020dc <MX_SPI2_Init+0xa4>)
 80020c2:	f001 fd54 	bl	8003b6e <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 80020c6:	2100      	movs	r1, #0
 80020c8:	4804      	ldr	r0, [pc, #16]	@ (80020dc <MX_SPI2_Init+0xa4>)
 80020ca:	f7ff ff07 	bl	8001edc <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80020ce:	bf00      	nop
 80020d0:	3740      	adds	r7, #64	@ 0x40
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	40020400 	.word	0x40020400
 80020dc:	40003800 	.word	0x40003800

080020e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020e6:	2300      	movs	r3, #0
 80020e8:	607b      	str	r3, [r7, #4]
 80020ea:	4b10      	ldr	r3, [pc, #64]	@ (800212c <HAL_MspInit+0x4c>)
 80020ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ee:	4a0f      	ldr	r2, [pc, #60]	@ (800212c <HAL_MspInit+0x4c>)
 80020f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80020f6:	4b0d      	ldr	r3, [pc, #52]	@ (800212c <HAL_MspInit+0x4c>)
 80020f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020fe:	607b      	str	r3, [r7, #4]
 8002100:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002102:	2300      	movs	r3, #0
 8002104:	603b      	str	r3, [r7, #0]
 8002106:	4b09      	ldr	r3, [pc, #36]	@ (800212c <HAL_MspInit+0x4c>)
 8002108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800210a:	4a08      	ldr	r2, [pc, #32]	@ (800212c <HAL_MspInit+0x4c>)
 800210c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002110:	6413      	str	r3, [r2, #64]	@ 0x40
 8002112:	4b06      	ldr	r3, [pc, #24]	@ (800212c <HAL_MspInit+0x4c>)
 8002114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002116:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800211a:	603b      	str	r3, [r7, #0]
 800211c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800211e:	bf00      	nop
 8002120:	370c      	adds	r7, #12
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
 800212a:	bf00      	nop
 800212c:	40023800 	.word	0x40023800

08002130 <LL_USART_IsActiveFlag_RXNE>:
{
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0320 	and.w	r3, r3, #32
 8002140:	2b20      	cmp	r3, #32
 8002142:	bf0c      	ite	eq
 8002144:	2301      	moveq	r3, #1
 8002146:	2300      	movne	r3, #0
 8002148:	b2db      	uxtb	r3, r3
}
 800214a:	4618      	mov	r0, r3
 800214c:	370c      	adds	r7, #12
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr

08002156 <LL_USART_ClearFlag_RXNE>:
{
 8002156:	b480      	push	{r7}
 8002158:	b083      	sub	sp, #12
 800215a:	af00      	add	r7, sp, #0
 800215c:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	f06f 0220 	mvn.w	r2, #32
 8002164:	601a      	str	r2, [r3, #0]
}
 8002166:	bf00      	nop
 8002168:	370c      	adds	r7, #12
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr

08002172 <LL_USART_ReceiveData8>:
{
 8002172:	b480      	push	{r7}
 8002174:	b083      	sub	sp, #12
 8002176:	af00      	add	r7, sp, #0
 8002178:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	b2db      	uxtb	r3, r3
}
 8002180:	4618      	mov	r0, r3
 8002182:	370c      	adds	r7, #12
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr

0800218c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002190:	bf00      	nop
 8002192:	e7fd      	b.n	8002190 <NMI_Handler+0x4>

08002194 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002198:	bf00      	nop
 800219a:	e7fd      	b.n	8002198 <HardFault_Handler+0x4>

0800219c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021a0:	bf00      	nop
 80021a2:	e7fd      	b.n	80021a0 <MemManage_Handler+0x4>

080021a4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021a8:	bf00      	nop
 80021aa:	e7fd      	b.n	80021a8 <BusFault_Handler+0x4>

080021ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021b0:	bf00      	nop
 80021b2:	e7fd      	b.n	80021b0 <UsageFault_Handler+0x4>

080021b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021b8:	bf00      	nop
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr

080021c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021c2:	b480      	push	{r7}
 80021c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021c6:	bf00      	nop
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021d4:	bf00      	nop
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr

080021de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021de:	b580      	push	{r7, lr}
 80021e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021e2:	f000 fc0d 	bl	8002a00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021e6:	bf00      	nop
 80021e8:	bd80      	pop	{r7, pc}
	...

080021ec <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	if(LL_USART_IsActiveFlag_RXNE(USART6))
 80021f0:	480a      	ldr	r0, [pc, #40]	@ (800221c <USART6_IRQHandler+0x30>)
 80021f2:	f7ff ff9d 	bl	8002130 <LL_USART_IsActiveFlag_RXNE>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d00c      	beq.n	8002216 <USART6_IRQHandler+0x2a>
	{
		LL_USART_ClearFlag_RXNE(USART6);
 80021fc:	4807      	ldr	r0, [pc, #28]	@ (800221c <USART6_IRQHandler+0x30>)
 80021fe:	f7ff ffaa 	bl	8002156 <LL_USART_ClearFlag_RXNE>
		uart6_rx_data = LL_USART_ReceiveData8(USART6);
 8002202:	4806      	ldr	r0, [pc, #24]	@ (800221c <USART6_IRQHandler+0x30>)
 8002204:	f7ff ffb5 	bl	8002172 <LL_USART_ReceiveData8>
 8002208:	4603      	mov	r3, r0
 800220a:	461a      	mov	r2, r3
 800220c:	4b04      	ldr	r3, [pc, #16]	@ (8002220 <USART6_IRQHandler+0x34>)
 800220e:	701a      	strb	r2, [r3, #0]
		uart6_rx_flag = 1;
 8002210:	4b04      	ldr	r3, [pc, #16]	@ (8002224 <USART6_IRQHandler+0x38>)
 8002212:	2201      	movs	r2, #1
 8002214:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END USART6_IRQn 0 */
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002216:	bf00      	nop
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	40011400 	.word	0x40011400
 8002220:	200002a5 	.word	0x200002a5
 8002224:	200002a4 	.word	0x200002a4

08002228 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  return 1;
 800222c:	2301      	movs	r3, #1
}
 800222e:	4618      	mov	r0, r3
 8002230:	46bd      	mov	sp, r7
 8002232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002236:	4770      	bx	lr

08002238 <_kill>:

int _kill(int pid, int sig)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
 8002240:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002242:	f003 f975 	bl	8005530 <__errno>
 8002246:	4603      	mov	r3, r0
 8002248:	2216      	movs	r2, #22
 800224a:	601a      	str	r2, [r3, #0]
  return -1;
 800224c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002250:	4618      	mov	r0, r3
 8002252:	3708      	adds	r7, #8
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}

08002258 <_exit>:

void _exit (int status)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002260:	f04f 31ff 	mov.w	r1, #4294967295
 8002264:	6878      	ldr	r0, [r7, #4]
 8002266:	f7ff ffe7 	bl	8002238 <_kill>
  while (1) {}    /* Make sure we hang here */
 800226a:	bf00      	nop
 800226c:	e7fd      	b.n	800226a <_exit+0x12>

0800226e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800226e:	b580      	push	{r7, lr}
 8002270:	b086      	sub	sp, #24
 8002272:	af00      	add	r7, sp, #0
 8002274:	60f8      	str	r0, [r7, #12]
 8002276:	60b9      	str	r1, [r7, #8]
 8002278:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800227a:	2300      	movs	r3, #0
 800227c:	617b      	str	r3, [r7, #20]
 800227e:	e00a      	b.n	8002296 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002280:	f3af 8000 	nop.w
 8002284:	4601      	mov	r1, r0
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	1c5a      	adds	r2, r3, #1
 800228a:	60ba      	str	r2, [r7, #8]
 800228c:	b2ca      	uxtb	r2, r1
 800228e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	3301      	adds	r3, #1
 8002294:	617b      	str	r3, [r7, #20]
 8002296:	697a      	ldr	r2, [r7, #20]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	429a      	cmp	r2, r3
 800229c:	dbf0      	blt.n	8002280 <_read+0x12>
  }

  return len;
 800229e:	687b      	ldr	r3, [r7, #4]
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	3718      	adds	r7, #24
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}

080022a8 <_close>:
  }
  return len;
}

int _close(int file)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80022b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	370c      	adds	r7, #12
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr

080022c0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
 80022c8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80022d0:	605a      	str	r2, [r3, #4]
  return 0;
 80022d2:	2300      	movs	r3, #0
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	370c      	adds	r7, #12
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr

080022e0 <_isatty>:

int _isatty(int file)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022e8:	2301      	movs	r3, #1
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr

080022f6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022f6:	b480      	push	{r7}
 80022f8:	b085      	sub	sp, #20
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	60f8      	str	r0, [r7, #12]
 80022fe:	60b9      	str	r1, [r7, #8]
 8002300:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002302:	2300      	movs	r3, #0
}
 8002304:	4618      	mov	r0, r3
 8002306:	3714      	adds	r7, #20
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr

08002310 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b086      	sub	sp, #24
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002318:	4a14      	ldr	r2, [pc, #80]	@ (800236c <_sbrk+0x5c>)
 800231a:	4b15      	ldr	r3, [pc, #84]	@ (8002370 <_sbrk+0x60>)
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002324:	4b13      	ldr	r3, [pc, #76]	@ (8002374 <_sbrk+0x64>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d102      	bne.n	8002332 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800232c:	4b11      	ldr	r3, [pc, #68]	@ (8002374 <_sbrk+0x64>)
 800232e:	4a12      	ldr	r2, [pc, #72]	@ (8002378 <_sbrk+0x68>)
 8002330:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002332:	4b10      	ldr	r3, [pc, #64]	@ (8002374 <_sbrk+0x64>)
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	4413      	add	r3, r2
 800233a:	693a      	ldr	r2, [r7, #16]
 800233c:	429a      	cmp	r2, r3
 800233e:	d207      	bcs.n	8002350 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002340:	f003 f8f6 	bl	8005530 <__errno>
 8002344:	4603      	mov	r3, r0
 8002346:	220c      	movs	r2, #12
 8002348:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800234a:	f04f 33ff 	mov.w	r3, #4294967295
 800234e:	e009      	b.n	8002364 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002350:	4b08      	ldr	r3, [pc, #32]	@ (8002374 <_sbrk+0x64>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002356:	4b07      	ldr	r3, [pc, #28]	@ (8002374 <_sbrk+0x64>)
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4413      	add	r3, r2
 800235e:	4a05      	ldr	r2, [pc, #20]	@ (8002374 <_sbrk+0x64>)
 8002360:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002362:	68fb      	ldr	r3, [r7, #12]
}
 8002364:	4618      	mov	r0, r3
 8002366:	3718      	adds	r7, #24
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}
 800236c:	20020000 	.word	0x20020000
 8002370:	00000400 	.word	0x00000400
 8002374:	200002a8 	.word	0x200002a8
 8002378:	20000400 	.word	0x20000400

0800237c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002380:	4b06      	ldr	r3, [pc, #24]	@ (800239c <SystemInit+0x20>)
 8002382:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002386:	4a05      	ldr	r2, [pc, #20]	@ (800239c <SystemInit+0x20>)
 8002388:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800238c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002390:	bf00      	nop
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr
 800239a:	bf00      	nop
 800239c:	e000ed00 	.word	0xe000ed00

080023a0 <LL_TIM_EnableARRPreload>:
{
 80023a0:	b480      	push	{r7}
 80023a2:	b083      	sub	sp, #12
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	601a      	str	r2, [r3, #0]
}
 80023b4:	bf00      	nop
 80023b6:	370c      	adds	r7, #12
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr

080023c0 <LL_TIM_OC_EnableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d01c      	beq.n	800240a <LL_TIM_OC_EnableFast+0x4a>
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	2b04      	cmp	r3, #4
 80023d4:	d017      	beq.n	8002406 <LL_TIM_OC_EnableFast+0x46>
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	2b10      	cmp	r3, #16
 80023da:	d012      	beq.n	8002402 <LL_TIM_OC_EnableFast+0x42>
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	2b40      	cmp	r3, #64	@ 0x40
 80023e0:	d00d      	beq.n	80023fe <LL_TIM_OC_EnableFast+0x3e>
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80023e8:	d007      	beq.n	80023fa <LL_TIM_OC_EnableFast+0x3a>
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023f0:	d101      	bne.n	80023f6 <LL_TIM_OC_EnableFast+0x36>
 80023f2:	2305      	movs	r3, #5
 80023f4:	e00a      	b.n	800240c <LL_TIM_OC_EnableFast+0x4c>
 80023f6:	2306      	movs	r3, #6
 80023f8:	e008      	b.n	800240c <LL_TIM_OC_EnableFast+0x4c>
 80023fa:	2304      	movs	r3, #4
 80023fc:	e006      	b.n	800240c <LL_TIM_OC_EnableFast+0x4c>
 80023fe:	2303      	movs	r3, #3
 8002400:	e004      	b.n	800240c <LL_TIM_OC_EnableFast+0x4c>
 8002402:	2302      	movs	r3, #2
 8002404:	e002      	b.n	800240c <LL_TIM_OC_EnableFast+0x4c>
 8002406:	2301      	movs	r3, #1
 8002408:	e000      	b.n	800240c <LL_TIM_OC_EnableFast+0x4c>
 800240a:	2300      	movs	r3, #0
 800240c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	3318      	adds	r3, #24
 8002412:	4619      	mov	r1, r3
 8002414:	7bfb      	ldrb	r3, [r7, #15]
 8002416:	4a0a      	ldr	r2, [pc, #40]	@ (8002440 <LL_TIM_OC_EnableFast+0x80>)
 8002418:	5cd3      	ldrb	r3, [r2, r3]
 800241a:	440b      	add	r3, r1
 800241c:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	7bfb      	ldrb	r3, [r7, #15]
 8002424:	4907      	ldr	r1, [pc, #28]	@ (8002444 <LL_TIM_OC_EnableFast+0x84>)
 8002426:	5ccb      	ldrb	r3, [r1, r3]
 8002428:	4619      	mov	r1, r3
 800242a:	2304      	movs	r3, #4
 800242c:	408b      	lsls	r3, r1
 800242e:	431a      	orrs	r2, r3
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	601a      	str	r2, [r3, #0]

}
 8002434:	bf00      	nop
 8002436:	3714      	adds	r7, #20
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr
 8002440:	08007300 	.word	0x08007300
 8002444:	08007308 	.word	0x08007308

08002448 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8002448:	b480      	push	{r7}
 800244a:	b085      	sub	sp, #20
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	2b01      	cmp	r3, #1
 8002456:	d01c      	beq.n	8002492 <LL_TIM_OC_EnablePreload+0x4a>
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	2b04      	cmp	r3, #4
 800245c:	d017      	beq.n	800248e <LL_TIM_OC_EnablePreload+0x46>
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	2b10      	cmp	r3, #16
 8002462:	d012      	beq.n	800248a <LL_TIM_OC_EnablePreload+0x42>
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	2b40      	cmp	r3, #64	@ 0x40
 8002468:	d00d      	beq.n	8002486 <LL_TIM_OC_EnablePreload+0x3e>
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002470:	d007      	beq.n	8002482 <LL_TIM_OC_EnablePreload+0x3a>
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002478:	d101      	bne.n	800247e <LL_TIM_OC_EnablePreload+0x36>
 800247a:	2305      	movs	r3, #5
 800247c:	e00a      	b.n	8002494 <LL_TIM_OC_EnablePreload+0x4c>
 800247e:	2306      	movs	r3, #6
 8002480:	e008      	b.n	8002494 <LL_TIM_OC_EnablePreload+0x4c>
 8002482:	2304      	movs	r3, #4
 8002484:	e006      	b.n	8002494 <LL_TIM_OC_EnablePreload+0x4c>
 8002486:	2303      	movs	r3, #3
 8002488:	e004      	b.n	8002494 <LL_TIM_OC_EnablePreload+0x4c>
 800248a:	2302      	movs	r3, #2
 800248c:	e002      	b.n	8002494 <LL_TIM_OC_EnablePreload+0x4c>
 800248e:	2301      	movs	r3, #1
 8002490:	e000      	b.n	8002494 <LL_TIM_OC_EnablePreload+0x4c>
 8002492:	2300      	movs	r3, #0
 8002494:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	3318      	adds	r3, #24
 800249a:	4619      	mov	r1, r3
 800249c:	7bfb      	ldrb	r3, [r7, #15]
 800249e:	4a0a      	ldr	r2, [pc, #40]	@ (80024c8 <LL_TIM_OC_EnablePreload+0x80>)
 80024a0:	5cd3      	ldrb	r3, [r2, r3]
 80024a2:	440b      	add	r3, r1
 80024a4:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	7bfb      	ldrb	r3, [r7, #15]
 80024ac:	4907      	ldr	r1, [pc, #28]	@ (80024cc <LL_TIM_OC_EnablePreload+0x84>)
 80024ae:	5ccb      	ldrb	r3, [r1, r3]
 80024b0:	4619      	mov	r1, r3
 80024b2:	2308      	movs	r3, #8
 80024b4:	408b      	lsls	r3, r1
 80024b6:	431a      	orrs	r2, r3
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	601a      	str	r2, [r3, #0]
}
 80024bc:	bf00      	nop
 80024be:	3714      	adds	r7, #20
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr
 80024c8:	08007300 	.word	0x08007300
 80024cc:	08007308 	.word	0x08007308

080024d0 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
 80024d8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	689b      	ldr	r3, [r3, #8]
 80024de:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80024e2:	f023 0307 	bic.w	r3, r3, #7
 80024e6:	683a      	ldr	r2, [r7, #0]
 80024e8:	431a      	orrs	r2, r3
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	609a      	str	r2, [r3, #8]
}
 80024ee:	bf00      	nop
 80024f0:	370c      	adds	r7, #12
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr

080024fa <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 80024fa:	b480      	push	{r7}
 80024fc:	b083      	sub	sp, #12
 80024fe:	af00      	add	r7, sp, #0
 8002500:	6078      	str	r0, [r7, #4]
 8002502:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	431a      	orrs	r2, r3
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	605a      	str	r2, [r3, #4]
}
 8002514:	bf00      	nop
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	609a      	str	r2, [r3, #8]
}
 8002534:	bf00      	nop
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr

08002540 <LL_AHB1_GRP1_EnableClock>:
{
 8002540:	b480      	push	{r7}
 8002542:	b085      	sub	sp, #20
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002548:	4b08      	ldr	r3, [pc, #32]	@ (800256c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800254a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800254c:	4907      	ldr	r1, [pc, #28]	@ (800256c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	4313      	orrs	r3, r2
 8002552:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002554:	4b05      	ldr	r3, [pc, #20]	@ (800256c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002556:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	4013      	ands	r3, r2
 800255c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800255e:	68fb      	ldr	r3, [r7, #12]
}
 8002560:	bf00      	nop
 8002562:	3714      	adds	r7, #20
 8002564:	46bd      	mov	sp, r7
 8002566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256a:	4770      	bx	lr
 800256c:	40023800 	.word	0x40023800

08002570 <LL_APB1_GRP1_EnableClock>:
{
 8002570:	b480      	push	{r7}
 8002572:	b085      	sub	sp, #20
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002578:	4b08      	ldr	r3, [pc, #32]	@ (800259c <LL_APB1_GRP1_EnableClock+0x2c>)
 800257a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800257c:	4907      	ldr	r1, [pc, #28]	@ (800259c <LL_APB1_GRP1_EnableClock+0x2c>)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	4313      	orrs	r3, r2
 8002582:	640b      	str	r3, [r1, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002584:	4b05      	ldr	r3, [pc, #20]	@ (800259c <LL_APB1_GRP1_EnableClock+0x2c>)
 8002586:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	4013      	ands	r3, r2
 800258c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800258e:	68fb      	ldr	r3, [r7, #12]
}
 8002590:	bf00      	nop
 8002592:	3714      	adds	r7, #20
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr
 800259c:	40023800 	.word	0x40023800

080025a0 <MX_TIM3_Init>:

/* USER CODE END 0 */

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b094      	sub	sp, #80	@ 0x50
 80025a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80025a6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80025aa:	2200      	movs	r2, #0
 80025ac:	601a      	str	r2, [r3, #0]
 80025ae:	605a      	str	r2, [r3, #4]
 80025b0:	609a      	str	r2, [r3, #8]
 80025b2:	60da      	str	r2, [r3, #12]
 80025b4:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80025b6:	f107 031c 	add.w	r3, r7, #28
 80025ba:	2220      	movs	r2, #32
 80025bc:	2100      	movs	r1, #0
 80025be:	4618      	mov	r0, r3
 80025c0:	f002 ff64 	bl	800548c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025c4:	1d3b      	adds	r3, r7, #4
 80025c6:	2200      	movs	r2, #0
 80025c8:	601a      	str	r2, [r3, #0]
 80025ca:	605a      	str	r2, [r3, #4]
 80025cc:	609a      	str	r2, [r3, #8]
 80025ce:	60da      	str	r2, [r3, #12]
 80025d0:	611a      	str	r2, [r3, #16]
 80025d2:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 80025d4:	2002      	movs	r0, #2
 80025d6:	f7ff ffcb 	bl	8002570 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 1000-LL_TIM_IC_FILTER_FDIV1_N2;
 80025da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025de:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80025e0:	2300      	movs	r3, #0
 80025e2:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_InitStruct.Autoreload = 21-LL_TIM_IC_FILTER_FDIV1_N2;
 80025e4:	4b25      	ldr	r3, [pc, #148]	@ (800267c <MX_TIM3_Init+0xdc>)
 80025e6:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80025e8:	2300      	movs	r3, #0
 80025ea:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 80025ec:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80025f0:	4619      	mov	r1, r3
 80025f2:	4823      	ldr	r0, [pc, #140]	@ (8002680 <MX_TIM3_Init+0xe0>)
 80025f4:	f001 fb80 	bl	8003cf8 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 80025f8:	4821      	ldr	r0, [pc, #132]	@ (8002680 <MX_TIM3_Init+0xe0>)
 80025fa:	f7ff fed1 	bl	80023a0 <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 80025fe:	2100      	movs	r1, #0
 8002600:	481f      	ldr	r0, [pc, #124]	@ (8002680 <MX_TIM3_Init+0xe0>)
 8002602:	f7ff ff65 	bl	80024d0 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 8002606:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800260a:	481d      	ldr	r0, [pc, #116]	@ (8002680 <MX_TIM3_Init+0xe0>)
 800260c:	f7ff ff1c 	bl	8002448 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8002610:	2360      	movs	r3, #96	@ 0x60
 8002612:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002614:	2300      	movs	r3, #0
 8002616:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8002618:	2300      	movs	r3, #0
 800261a:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_OC_InitStruct.CompareValue = 10;
 800261c:	230a      	movs	r3, #10
 800261e:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002620:	2300      	movs	r3, #0
 8002622:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8002624:	f107 031c 	add.w	r3, r7, #28
 8002628:	461a      	mov	r2, r3
 800262a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800262e:	4814      	ldr	r0, [pc, #80]	@ (8002680 <MX_TIM3_Init+0xe0>)
 8002630:	f001 fbfc 	bl	8003e2c <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM3, LL_TIM_CHANNEL_CH4);
 8002634:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002638:	4811      	ldr	r0, [pc, #68]	@ (8002680 <MX_TIM3_Init+0xe0>)
 800263a:	f7ff fec1 	bl	80023c0 <LL_TIM_OC_EnableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 800263e:	2100      	movs	r1, #0
 8002640:	480f      	ldr	r0, [pc, #60]	@ (8002680 <MX_TIM3_Init+0xe0>)
 8002642:	f7ff ff5a 	bl	80024fa <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8002646:	480e      	ldr	r0, [pc, #56]	@ (8002680 <MX_TIM3_Init+0xe0>)
 8002648:	f7ff ff6a 	bl	8002520 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800264c:	2002      	movs	r0, #2
 800264e:	f7ff ff77 	bl	8002540 <LL_AHB1_GRP1_EnableClock>
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8002652:	2302      	movs	r3, #2
 8002654:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002656:	2302      	movs	r3, #2
 8002658:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800265a:	2300      	movs	r3, #0
 800265c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800265e:	2300      	movs	r3, #0
 8002660:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002662:	2300      	movs	r3, #0
 8002664:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8002666:	2302      	movs	r3, #2
 8002668:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800266a:	1d3b      	adds	r3, r7, #4
 800266c:	4619      	mov	r1, r3
 800266e:	4805      	ldr	r0, [pc, #20]	@ (8002684 <MX_TIM3_Init+0xe4>)
 8002670:	f001 f89f 	bl	80037b2 <LL_GPIO_Init>

}
 8002674:	bf00      	nop
 8002676:	3750      	adds	r7, #80	@ 0x50
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}
 800267c:	fff00015 	.word	0xfff00015
 8002680:	40000400 	.word	0x40000400
 8002684:	40020400 	.word	0x40020400

08002688 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002688:	b480      	push	{r7}
 800268a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800268c:	4b04      	ldr	r3, [pc, #16]	@ (80026a0 <__NVIC_GetPriorityGrouping+0x18>)
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	0a1b      	lsrs	r3, r3, #8
 8002692:	f003 0307 	and.w	r3, r3, #7
}
 8002696:	4618      	mov	r0, r3
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr
 80026a0:	e000ed00 	.word	0xe000ed00

080026a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b083      	sub	sp, #12
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	4603      	mov	r3, r0
 80026ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	db0b      	blt.n	80026ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026b6:	79fb      	ldrb	r3, [r7, #7]
 80026b8:	f003 021f 	and.w	r2, r3, #31
 80026bc:	4907      	ldr	r1, [pc, #28]	@ (80026dc <__NVIC_EnableIRQ+0x38>)
 80026be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c2:	095b      	lsrs	r3, r3, #5
 80026c4:	2001      	movs	r0, #1
 80026c6:	fa00 f202 	lsl.w	r2, r0, r2
 80026ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80026ce:	bf00      	nop
 80026d0:	370c      	adds	r7, #12
 80026d2:	46bd      	mov	sp, r7
 80026d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d8:	4770      	bx	lr
 80026da:	bf00      	nop
 80026dc:	e000e100 	.word	0xe000e100

080026e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b083      	sub	sp, #12
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	4603      	mov	r3, r0
 80026e8:	6039      	str	r1, [r7, #0]
 80026ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	db0a      	blt.n	800270a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	b2da      	uxtb	r2, r3
 80026f8:	490c      	ldr	r1, [pc, #48]	@ (800272c <__NVIC_SetPriority+0x4c>)
 80026fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fe:	0112      	lsls	r2, r2, #4
 8002700:	b2d2      	uxtb	r2, r2
 8002702:	440b      	add	r3, r1
 8002704:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002708:	e00a      	b.n	8002720 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	b2da      	uxtb	r2, r3
 800270e:	4908      	ldr	r1, [pc, #32]	@ (8002730 <__NVIC_SetPriority+0x50>)
 8002710:	79fb      	ldrb	r3, [r7, #7]
 8002712:	f003 030f 	and.w	r3, r3, #15
 8002716:	3b04      	subs	r3, #4
 8002718:	0112      	lsls	r2, r2, #4
 800271a:	b2d2      	uxtb	r2, r2
 800271c:	440b      	add	r3, r1
 800271e:	761a      	strb	r2, [r3, #24]
}
 8002720:	bf00      	nop
 8002722:	370c      	adds	r7, #12
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr
 800272c:	e000e100 	.word	0xe000e100
 8002730:	e000ed00 	.word	0xe000ed00

08002734 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002734:	b480      	push	{r7}
 8002736:	b089      	sub	sp, #36	@ 0x24
 8002738:	af00      	add	r7, sp, #0
 800273a:	60f8      	str	r0, [r7, #12]
 800273c:	60b9      	str	r1, [r7, #8]
 800273e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	f003 0307 	and.w	r3, r3, #7
 8002746:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002748:	69fb      	ldr	r3, [r7, #28]
 800274a:	f1c3 0307 	rsb	r3, r3, #7
 800274e:	2b04      	cmp	r3, #4
 8002750:	bf28      	it	cs
 8002752:	2304      	movcs	r3, #4
 8002754:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002756:	69fb      	ldr	r3, [r7, #28]
 8002758:	3304      	adds	r3, #4
 800275a:	2b06      	cmp	r3, #6
 800275c:	d902      	bls.n	8002764 <NVIC_EncodePriority+0x30>
 800275e:	69fb      	ldr	r3, [r7, #28]
 8002760:	3b03      	subs	r3, #3
 8002762:	e000      	b.n	8002766 <NVIC_EncodePriority+0x32>
 8002764:	2300      	movs	r3, #0
 8002766:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002768:	f04f 32ff 	mov.w	r2, #4294967295
 800276c:	69bb      	ldr	r3, [r7, #24]
 800276e:	fa02 f303 	lsl.w	r3, r2, r3
 8002772:	43da      	mvns	r2, r3
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	401a      	ands	r2, r3
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800277c:	f04f 31ff 	mov.w	r1, #4294967295
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	fa01 f303 	lsl.w	r3, r1, r3
 8002786:	43d9      	mvns	r1, r3
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800278c:	4313      	orrs	r3, r2
         );
}
 800278e:	4618      	mov	r0, r3
 8002790:	3724      	adds	r7, #36	@ 0x24
 8002792:	46bd      	mov	sp, r7
 8002794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002798:	4770      	bx	lr

0800279a <LL_USART_Enable>:
{
 800279a:	b480      	push	{r7}
 800279c:	b083      	sub	sp, #12
 800279e:	af00      	add	r7, sp, #0
 80027a0:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	68db      	ldr	r3, [r3, #12]
 80027a6:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	60da      	str	r2, [r3, #12]
}
 80027ae:	bf00      	nop
 80027b0:	370c      	adds	r7, #12
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr

080027ba <LL_USART_ConfigAsyncMode>:
{
 80027ba:	b480      	push	{r7}
 80027bc:	b083      	sub	sp, #12
 80027be:	af00      	add	r7, sp, #0
 80027c0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	691b      	ldr	r3, [r3, #16]
 80027c6:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	695b      	ldr	r3, [r3, #20]
 80027d2:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	615a      	str	r2, [r3, #20]
}
 80027da:	bf00      	nop
 80027dc:	370c      	adds	r7, #12
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
	...

080027e8 <LL_AHB1_GRP1_EnableClock>:
{
 80027e8:	b480      	push	{r7}
 80027ea:	b085      	sub	sp, #20
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80027f0:	4b08      	ldr	r3, [pc, #32]	@ (8002814 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80027f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80027f4:	4907      	ldr	r1, [pc, #28]	@ (8002814 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4313      	orrs	r3, r2
 80027fa:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80027fc:	4b05      	ldr	r3, [pc, #20]	@ (8002814 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80027fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	4013      	ands	r3, r2
 8002804:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002806:	68fb      	ldr	r3, [r7, #12]
}
 8002808:	bf00      	nop
 800280a:	3714      	adds	r7, #20
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr
 8002814:	40023800 	.word	0x40023800

08002818 <LL_APB2_GRP1_EnableClock>:
{
 8002818:	b480      	push	{r7}
 800281a:	b085      	sub	sp, #20
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002820:	4b08      	ldr	r3, [pc, #32]	@ (8002844 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002822:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002824:	4907      	ldr	r1, [pc, #28]	@ (8002844 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	4313      	orrs	r3, r2
 800282a:	644b      	str	r3, [r1, #68]	@ 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800282c:	4b05      	ldr	r3, [pc, #20]	@ (8002844 <LL_APB2_GRP1_EnableClock+0x2c>)
 800282e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	4013      	ands	r3, r2
 8002834:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002836:	68fb      	ldr	r3, [r7, #12]
}
 8002838:	bf00      	nop
 800283a:	3714      	adds	r7, #20
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr
 8002844:	40023800 	.word	0x40023800

08002848 <MX_USART6_UART_Init>:
/* USER CODE END 0 */

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b08e      	sub	sp, #56	@ 0x38
 800284c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART6_Init 0 */

  /* USER CODE END USART6_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800284e:	f107 031c 	add.w	r3, r7, #28
 8002852:	2200      	movs	r2, #0
 8002854:	601a      	str	r2, [r3, #0]
 8002856:	605a      	str	r2, [r3, #4]
 8002858:	609a      	str	r2, [r3, #8]
 800285a:	60da      	str	r2, [r3, #12]
 800285c:	611a      	str	r2, [r3, #16]
 800285e:	615a      	str	r2, [r3, #20]
 8002860:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002862:	1d3b      	adds	r3, r7, #4
 8002864:	2200      	movs	r2, #0
 8002866:	601a      	str	r2, [r3, #0]
 8002868:	605a      	str	r2, [r3, #4]
 800286a:	609a      	str	r2, [r3, #8]
 800286c:	60da      	str	r2, [r3, #12]
 800286e:	611a      	str	r2, [r3, #16]
 8002870:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 8002872:	2020      	movs	r0, #32
 8002874:	f7ff ffd0 	bl	8002818 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002878:	2004      	movs	r0, #4
 800287a:	f7ff ffb5 	bl	80027e8 <LL_AHB1_GRP1_EnableClock>
  /**USART6 GPIO Configuration
  PC6   ------> USART6_TX
  PC7   ------> USART6_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 800287e:	23c0      	movs	r3, #192	@ 0xc0
 8002880:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002882:	2302      	movs	r3, #2
 8002884:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002886:	2303      	movs	r3, #3
 8002888:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800288a:	2300      	movs	r3, #0
 800288c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800288e:	2300      	movs	r3, #0
 8002890:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8002892:	2308      	movs	r3, #8
 8002894:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002896:	1d3b      	adds	r3, r7, #4
 8002898:	4619      	mov	r1, r3
 800289a:	4819      	ldr	r0, [pc, #100]	@ (8002900 <MX_USART6_UART_Init+0xb8>)
 800289c:	f000 ff89 	bl	80037b2 <LL_GPIO_Init>

  /* USART6 interrupt Init */
  NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80028a0:	f7ff fef2 	bl	8002688 <__NVIC_GetPriorityGrouping>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2200      	movs	r2, #0
 80028a8:	2100      	movs	r1, #0
 80028aa:	4618      	mov	r0, r3
 80028ac:	f7ff ff42 	bl	8002734 <NVIC_EncodePriority>
 80028b0:	4603      	mov	r3, r0
 80028b2:	4619      	mov	r1, r3
 80028b4:	2047      	movs	r0, #71	@ 0x47
 80028b6:	f7ff ff13 	bl	80026e0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART6_IRQn);
 80028ba:	2047      	movs	r0, #71	@ 0x47
 80028bc:	f7ff fef2 	bl	80026a4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  USART_InitStruct.BaudRate = 921600;
 80028c0:	f44f 2361 	mov.w	r3, #921600	@ 0xe1000
 80028c4:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80028c6:	2300      	movs	r3, #0
 80028c8:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80028ca:	2300      	movs	r3, #0
 80028cc:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80028ce:	2300      	movs	r3, #0
 80028d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80028d2:	230c      	movs	r3, #12
 80028d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80028d6:	2300      	movs	r3, #0
 80028d8:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80028da:	2300      	movs	r3, #0
 80028dc:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART6, &USART_InitStruct);
 80028de:	f107 031c 	add.w	r3, r7, #28
 80028e2:	4619      	mov	r1, r3
 80028e4:	4807      	ldr	r0, [pc, #28]	@ (8002904 <MX_USART6_UART_Init+0xbc>)
 80028e6:	f001 feef 	bl	80046c8 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART6);
 80028ea:	4806      	ldr	r0, [pc, #24]	@ (8002904 <MX_USART6_UART_Init+0xbc>)
 80028ec:	f7ff ff65 	bl	80027ba <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART6);
 80028f0:	4804      	ldr	r0, [pc, #16]	@ (8002904 <MX_USART6_UART_Init+0xbc>)
 80028f2:	f7ff ff52 	bl	800279a <LL_USART_Enable>
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80028f6:	bf00      	nop
 80028f8:	3738      	adds	r7, #56	@ 0x38
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	40020800 	.word	0x40020800
 8002904:	40011400 	.word	0x40011400

08002908 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002908:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002940 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800290c:	f7ff fd36 	bl	800237c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002910:	480c      	ldr	r0, [pc, #48]	@ (8002944 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002912:	490d      	ldr	r1, [pc, #52]	@ (8002948 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002914:	4a0d      	ldr	r2, [pc, #52]	@ (800294c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002916:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002918:	e002      	b.n	8002920 <LoopCopyDataInit>

0800291a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800291a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800291c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800291e:	3304      	adds	r3, #4

08002920 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002920:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002922:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002924:	d3f9      	bcc.n	800291a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002926:	4a0a      	ldr	r2, [pc, #40]	@ (8002950 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002928:	4c0a      	ldr	r4, [pc, #40]	@ (8002954 <LoopFillZerobss+0x22>)
  movs r3, #0
 800292a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800292c:	e001      	b.n	8002932 <LoopFillZerobss>

0800292e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800292e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002930:	3204      	adds	r2, #4

08002932 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002932:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002934:	d3fb      	bcc.n	800292e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8002936:	f002 fe01 	bl	800553c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800293a:	f7ff f9bb 	bl	8001cb4 <main>
  bx  lr    
 800293e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002940:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002944:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002948:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800294c:	08007690 	.word	0x08007690
  ldr r2, =_sbss
 8002950:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002954:	200003fc 	.word	0x200003fc

08002958 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002958:	e7fe      	b.n	8002958 <ADC_IRQHandler>
	...

0800295c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002960:	4b0e      	ldr	r3, [pc, #56]	@ (800299c <HAL_Init+0x40>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a0d      	ldr	r2, [pc, #52]	@ (800299c <HAL_Init+0x40>)
 8002966:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800296a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800296c:	4b0b      	ldr	r3, [pc, #44]	@ (800299c <HAL_Init+0x40>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a0a      	ldr	r2, [pc, #40]	@ (800299c <HAL_Init+0x40>)
 8002972:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002976:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002978:	4b08      	ldr	r3, [pc, #32]	@ (800299c <HAL_Init+0x40>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a07      	ldr	r2, [pc, #28]	@ (800299c <HAL_Init+0x40>)
 800297e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002982:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002984:	2003      	movs	r0, #3
 8002986:	f000 f931 	bl	8002bec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800298a:	200f      	movs	r0, #15
 800298c:	f000 f808 	bl	80029a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002990:	f7ff fba6 	bl	80020e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002994:	2300      	movs	r3, #0
}
 8002996:	4618      	mov	r0, r3
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	40023c00 	.word	0x40023c00

080029a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029a8:	4b12      	ldr	r3, [pc, #72]	@ (80029f4 <HAL_InitTick+0x54>)
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	4b12      	ldr	r3, [pc, #72]	@ (80029f8 <HAL_InitTick+0x58>)
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	4619      	mov	r1, r3
 80029b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80029b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80029ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80029be:	4618      	mov	r0, r3
 80029c0:	f000 f93b 	bl	8002c3a <HAL_SYSTICK_Config>
 80029c4:	4603      	mov	r3, r0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d001      	beq.n	80029ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	e00e      	b.n	80029ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2b0f      	cmp	r3, #15
 80029d2:	d80a      	bhi.n	80029ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029d4:	2200      	movs	r2, #0
 80029d6:	6879      	ldr	r1, [r7, #4]
 80029d8:	f04f 30ff 	mov.w	r0, #4294967295
 80029dc:	f000 f911 	bl	8002c02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029e0:	4a06      	ldr	r2, [pc, #24]	@ (80029fc <HAL_InitTick+0x5c>)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029e6:	2300      	movs	r3, #0
 80029e8:	e000      	b.n	80029ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3708      	adds	r7, #8
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	20000000 	.word	0x20000000
 80029f8:	20000008 	.word	0x20000008
 80029fc:	20000004 	.word	0x20000004

08002a00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a04:	4b06      	ldr	r3, [pc, #24]	@ (8002a20 <HAL_IncTick+0x20>)
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	461a      	mov	r2, r3
 8002a0a:	4b06      	ldr	r3, [pc, #24]	@ (8002a24 <HAL_IncTick+0x24>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4413      	add	r3, r2
 8002a10:	4a04      	ldr	r2, [pc, #16]	@ (8002a24 <HAL_IncTick+0x24>)
 8002a12:	6013      	str	r3, [r2, #0]
}
 8002a14:	bf00      	nop
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop
 8002a20:	20000008 	.word	0x20000008
 8002a24:	200002ac 	.word	0x200002ac

08002a28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	af00      	add	r7, sp, #0
  return uwTick;
 8002a2c:	4b03      	ldr	r3, [pc, #12]	@ (8002a3c <HAL_GetTick+0x14>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	46bd      	mov	sp, r7
 8002a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a38:	4770      	bx	lr
 8002a3a:	bf00      	nop
 8002a3c:	200002ac 	.word	0x200002ac

08002a40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b084      	sub	sp, #16
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a48:	f7ff ffee 	bl	8002a28 <HAL_GetTick>
 8002a4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a58:	d005      	beq.n	8002a66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a5a:	4b0a      	ldr	r3, [pc, #40]	@ (8002a84 <HAL_Delay+0x44>)
 8002a5c:	781b      	ldrb	r3, [r3, #0]
 8002a5e:	461a      	mov	r2, r3
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	4413      	add	r3, r2
 8002a64:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a66:	bf00      	nop
 8002a68:	f7ff ffde 	bl	8002a28 <HAL_GetTick>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	68fa      	ldr	r2, [r7, #12]
 8002a74:	429a      	cmp	r2, r3
 8002a76:	d8f7      	bhi.n	8002a68 <HAL_Delay+0x28>
  {
  }
}
 8002a78:	bf00      	nop
 8002a7a:	bf00      	nop
 8002a7c:	3710      	adds	r7, #16
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	20000008 	.word	0x20000008

08002a88 <__NVIC_SetPriorityGrouping>:
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b085      	sub	sp, #20
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	f003 0307 	and.w	r3, r3, #7
 8002a96:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a98:	4b0c      	ldr	r3, [pc, #48]	@ (8002acc <__NVIC_SetPriorityGrouping+0x44>)
 8002a9a:	68db      	ldr	r3, [r3, #12]
 8002a9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a9e:	68ba      	ldr	r2, [r7, #8]
 8002aa0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ab0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ab4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ab8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002aba:	4a04      	ldr	r2, [pc, #16]	@ (8002acc <__NVIC_SetPriorityGrouping+0x44>)
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	60d3      	str	r3, [r2, #12]
}
 8002ac0:	bf00      	nop
 8002ac2:	3714      	adds	r7, #20
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr
 8002acc:	e000ed00 	.word	0xe000ed00

08002ad0 <__NVIC_GetPriorityGrouping>:
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ad4:	4b04      	ldr	r3, [pc, #16]	@ (8002ae8 <__NVIC_GetPriorityGrouping+0x18>)
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	0a1b      	lsrs	r3, r3, #8
 8002ada:	f003 0307 	and.w	r3, r3, #7
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae6:	4770      	bx	lr
 8002ae8:	e000ed00 	.word	0xe000ed00

08002aec <__NVIC_SetPriority>:
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	4603      	mov	r3, r0
 8002af4:	6039      	str	r1, [r7, #0]
 8002af6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002af8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	db0a      	blt.n	8002b16 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	b2da      	uxtb	r2, r3
 8002b04:	490c      	ldr	r1, [pc, #48]	@ (8002b38 <__NVIC_SetPriority+0x4c>)
 8002b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b0a:	0112      	lsls	r2, r2, #4
 8002b0c:	b2d2      	uxtb	r2, r2
 8002b0e:	440b      	add	r3, r1
 8002b10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002b14:	e00a      	b.n	8002b2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	b2da      	uxtb	r2, r3
 8002b1a:	4908      	ldr	r1, [pc, #32]	@ (8002b3c <__NVIC_SetPriority+0x50>)
 8002b1c:	79fb      	ldrb	r3, [r7, #7]
 8002b1e:	f003 030f 	and.w	r3, r3, #15
 8002b22:	3b04      	subs	r3, #4
 8002b24:	0112      	lsls	r2, r2, #4
 8002b26:	b2d2      	uxtb	r2, r2
 8002b28:	440b      	add	r3, r1
 8002b2a:	761a      	strb	r2, [r3, #24]
}
 8002b2c:	bf00      	nop
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr
 8002b38:	e000e100 	.word	0xe000e100
 8002b3c:	e000ed00 	.word	0xe000ed00

08002b40 <NVIC_EncodePriority>:
{
 8002b40:	b480      	push	{r7}
 8002b42:	b089      	sub	sp, #36	@ 0x24
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	60f8      	str	r0, [r7, #12]
 8002b48:	60b9      	str	r1, [r7, #8]
 8002b4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	f003 0307 	and.w	r3, r3, #7
 8002b52:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	f1c3 0307 	rsb	r3, r3, #7
 8002b5a:	2b04      	cmp	r3, #4
 8002b5c:	bf28      	it	cs
 8002b5e:	2304      	movcs	r3, #4
 8002b60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b62:	69fb      	ldr	r3, [r7, #28]
 8002b64:	3304      	adds	r3, #4
 8002b66:	2b06      	cmp	r3, #6
 8002b68:	d902      	bls.n	8002b70 <NVIC_EncodePriority+0x30>
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	3b03      	subs	r3, #3
 8002b6e:	e000      	b.n	8002b72 <NVIC_EncodePriority+0x32>
 8002b70:	2300      	movs	r3, #0
 8002b72:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b74:	f04f 32ff 	mov.w	r2, #4294967295
 8002b78:	69bb      	ldr	r3, [r7, #24]
 8002b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7e:	43da      	mvns	r2, r3
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	401a      	ands	r2, r3
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b88:	f04f 31ff 	mov.w	r1, #4294967295
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b92:	43d9      	mvns	r1, r3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b98:	4313      	orrs	r3, r2
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3724      	adds	r7, #36	@ 0x24
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr
	...

08002ba8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b082      	sub	sp, #8
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	3b01      	subs	r3, #1
 8002bb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002bb8:	d301      	bcc.n	8002bbe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e00f      	b.n	8002bde <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bbe:	4a0a      	ldr	r2, [pc, #40]	@ (8002be8 <SysTick_Config+0x40>)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	3b01      	subs	r3, #1
 8002bc4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bc6:	210f      	movs	r1, #15
 8002bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8002bcc:	f7ff ff8e 	bl	8002aec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bd0:	4b05      	ldr	r3, [pc, #20]	@ (8002be8 <SysTick_Config+0x40>)
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bd6:	4b04      	ldr	r3, [pc, #16]	@ (8002be8 <SysTick_Config+0x40>)
 8002bd8:	2207      	movs	r2, #7
 8002bda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bdc:	2300      	movs	r3, #0
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3708      	adds	r7, #8
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	e000e010 	.word	0xe000e010

08002bec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b082      	sub	sp, #8
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bf4:	6878      	ldr	r0, [r7, #4]
 8002bf6:	f7ff ff47 	bl	8002a88 <__NVIC_SetPriorityGrouping>
}
 8002bfa:	bf00      	nop
 8002bfc:	3708      	adds	r7, #8
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}

08002c02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c02:	b580      	push	{r7, lr}
 8002c04:	b086      	sub	sp, #24
 8002c06:	af00      	add	r7, sp, #0
 8002c08:	4603      	mov	r3, r0
 8002c0a:	60b9      	str	r1, [r7, #8]
 8002c0c:	607a      	str	r2, [r7, #4]
 8002c0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c10:	2300      	movs	r3, #0
 8002c12:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c14:	f7ff ff5c 	bl	8002ad0 <__NVIC_GetPriorityGrouping>
 8002c18:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c1a:	687a      	ldr	r2, [r7, #4]
 8002c1c:	68b9      	ldr	r1, [r7, #8]
 8002c1e:	6978      	ldr	r0, [r7, #20]
 8002c20:	f7ff ff8e 	bl	8002b40 <NVIC_EncodePriority>
 8002c24:	4602      	mov	r2, r0
 8002c26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c2a:	4611      	mov	r1, r2
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f7ff ff5d 	bl	8002aec <__NVIC_SetPriority>
}
 8002c32:	bf00      	nop
 8002c34:	3718      	adds	r7, #24
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}

08002c3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c3a:	b580      	push	{r7, lr}
 8002c3c:	b082      	sub	sp, #8
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c42:	6878      	ldr	r0, [r7, #4]
 8002c44:	f7ff ffb0 	bl	8002ba8 <SysTick_Config>
 8002c48:	4603      	mov	r3, r0
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3708      	adds	r7, #8
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
	...

08002c54 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b086      	sub	sp, #24
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d101      	bne.n	8002c66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e267      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 0301 	and.w	r3, r3, #1
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d075      	beq.n	8002d5e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002c72:	4b88      	ldr	r3, [pc, #544]	@ (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	f003 030c 	and.w	r3, r3, #12
 8002c7a:	2b04      	cmp	r3, #4
 8002c7c:	d00c      	beq.n	8002c98 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c7e:	4b85      	ldr	r3, [pc, #532]	@ (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002c86:	2b08      	cmp	r3, #8
 8002c88:	d112      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c8a:	4b82      	ldr	r3, [pc, #520]	@ (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c92:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c96:	d10b      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c98:	4b7e      	ldr	r3, [pc, #504]	@ (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d05b      	beq.n	8002d5c <HAL_RCC_OscConfig+0x108>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d157      	bne.n	8002d5c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e242      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002cb8:	d106      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x74>
 8002cba:	4b76      	ldr	r3, [pc, #472]	@ (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a75      	ldr	r2, [pc, #468]	@ (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002cc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cc4:	6013      	str	r3, [r2, #0]
 8002cc6:	e01d      	b.n	8002d04 <HAL_RCC_OscConfig+0xb0>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002cd0:	d10c      	bne.n	8002cec <HAL_RCC_OscConfig+0x98>
 8002cd2:	4b70      	ldr	r3, [pc, #448]	@ (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a6f      	ldr	r2, [pc, #444]	@ (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002cd8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002cdc:	6013      	str	r3, [r2, #0]
 8002cde:	4b6d      	ldr	r3, [pc, #436]	@ (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a6c      	ldr	r2, [pc, #432]	@ (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002ce4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ce8:	6013      	str	r3, [r2, #0]
 8002cea:	e00b      	b.n	8002d04 <HAL_RCC_OscConfig+0xb0>
 8002cec:	4b69      	ldr	r3, [pc, #420]	@ (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a68      	ldr	r2, [pc, #416]	@ (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002cf2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002cf6:	6013      	str	r3, [r2, #0]
 8002cf8:	4b66      	ldr	r3, [pc, #408]	@ (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a65      	ldr	r2, [pc, #404]	@ (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002cfe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d013      	beq.n	8002d34 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d0c:	f7ff fe8c 	bl	8002a28 <HAL_GetTick>
 8002d10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d12:	e008      	b.n	8002d26 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d14:	f7ff fe88 	bl	8002a28 <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	2b64      	cmp	r3, #100	@ 0x64
 8002d20:	d901      	bls.n	8002d26 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	e207      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d26:	4b5b      	ldr	r3, [pc, #364]	@ (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d0f0      	beq.n	8002d14 <HAL_RCC_OscConfig+0xc0>
 8002d32:	e014      	b.n	8002d5e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d34:	f7ff fe78 	bl	8002a28 <HAL_GetTick>
 8002d38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d3a:	e008      	b.n	8002d4e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d3c:	f7ff fe74 	bl	8002a28 <HAL_GetTick>
 8002d40:	4602      	mov	r2, r0
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	2b64      	cmp	r3, #100	@ 0x64
 8002d48:	d901      	bls.n	8002d4e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e1f3      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d4e:	4b51      	ldr	r3, [pc, #324]	@ (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d1f0      	bne.n	8002d3c <HAL_RCC_OscConfig+0xe8>
 8002d5a:	e000      	b.n	8002d5e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 0302 	and.w	r3, r3, #2
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d063      	beq.n	8002e32 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002d6a:	4b4a      	ldr	r3, [pc, #296]	@ (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	f003 030c 	and.w	r3, r3, #12
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d00b      	beq.n	8002d8e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d76:	4b47      	ldr	r3, [pc, #284]	@ (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002d7e:	2b08      	cmp	r3, #8
 8002d80:	d11c      	bne.n	8002dbc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d82:	4b44      	ldr	r3, [pc, #272]	@ (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d116      	bne.n	8002dbc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d8e:	4b41      	ldr	r3, [pc, #260]	@ (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f003 0302 	and.w	r3, r3, #2
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d005      	beq.n	8002da6 <HAL_RCC_OscConfig+0x152>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	68db      	ldr	r3, [r3, #12]
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d001      	beq.n	8002da6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e1c7      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002da6:	4b3b      	ldr	r3, [pc, #236]	@ (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	691b      	ldr	r3, [r3, #16]
 8002db2:	00db      	lsls	r3, r3, #3
 8002db4:	4937      	ldr	r1, [pc, #220]	@ (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002db6:	4313      	orrs	r3, r2
 8002db8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dba:	e03a      	b.n	8002e32 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	68db      	ldr	r3, [r3, #12]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d020      	beq.n	8002e06 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002dc4:	4b34      	ldr	r3, [pc, #208]	@ (8002e98 <HAL_RCC_OscConfig+0x244>)
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dca:	f7ff fe2d 	bl	8002a28 <HAL_GetTick>
 8002dce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dd0:	e008      	b.n	8002de4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dd2:	f7ff fe29 	bl	8002a28 <HAL_GetTick>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	1ad3      	subs	r3, r2, r3
 8002ddc:	2b02      	cmp	r3, #2
 8002dde:	d901      	bls.n	8002de4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002de0:	2303      	movs	r3, #3
 8002de2:	e1a8      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002de4:	4b2b      	ldr	r3, [pc, #172]	@ (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f003 0302 	and.w	r3, r3, #2
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d0f0      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002df0:	4b28      	ldr	r3, [pc, #160]	@ (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	691b      	ldr	r3, [r3, #16]
 8002dfc:	00db      	lsls	r3, r3, #3
 8002dfe:	4925      	ldr	r1, [pc, #148]	@ (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002e00:	4313      	orrs	r3, r2
 8002e02:	600b      	str	r3, [r1, #0]
 8002e04:	e015      	b.n	8002e32 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e06:	4b24      	ldr	r3, [pc, #144]	@ (8002e98 <HAL_RCC_OscConfig+0x244>)
 8002e08:	2200      	movs	r2, #0
 8002e0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e0c:	f7ff fe0c 	bl	8002a28 <HAL_GetTick>
 8002e10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e12:	e008      	b.n	8002e26 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e14:	f7ff fe08 	bl	8002a28 <HAL_GetTick>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	2b02      	cmp	r3, #2
 8002e20:	d901      	bls.n	8002e26 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e22:	2303      	movs	r3, #3
 8002e24:	e187      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e26:	4b1b      	ldr	r3, [pc, #108]	@ (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f003 0302 	and.w	r3, r3, #2
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d1f0      	bne.n	8002e14 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 0308 	and.w	r3, r3, #8
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d036      	beq.n	8002eac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	695b      	ldr	r3, [r3, #20]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d016      	beq.n	8002e74 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e46:	4b15      	ldr	r3, [pc, #84]	@ (8002e9c <HAL_RCC_OscConfig+0x248>)
 8002e48:	2201      	movs	r2, #1
 8002e4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e4c:	f7ff fdec 	bl	8002a28 <HAL_GetTick>
 8002e50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e52:	e008      	b.n	8002e66 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e54:	f7ff fde8 	bl	8002a28 <HAL_GetTick>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	1ad3      	subs	r3, r2, r3
 8002e5e:	2b02      	cmp	r3, #2
 8002e60:	d901      	bls.n	8002e66 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002e62:	2303      	movs	r3, #3
 8002e64:	e167      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e66:	4b0b      	ldr	r3, [pc, #44]	@ (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002e68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e6a:	f003 0302 	and.w	r3, r3, #2
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d0f0      	beq.n	8002e54 <HAL_RCC_OscConfig+0x200>
 8002e72:	e01b      	b.n	8002eac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e74:	4b09      	ldr	r3, [pc, #36]	@ (8002e9c <HAL_RCC_OscConfig+0x248>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e7a:	f7ff fdd5 	bl	8002a28 <HAL_GetTick>
 8002e7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e80:	e00e      	b.n	8002ea0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e82:	f7ff fdd1 	bl	8002a28 <HAL_GetTick>
 8002e86:	4602      	mov	r2, r0
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	1ad3      	subs	r3, r2, r3
 8002e8c:	2b02      	cmp	r3, #2
 8002e8e:	d907      	bls.n	8002ea0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002e90:	2303      	movs	r3, #3
 8002e92:	e150      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
 8002e94:	40023800 	.word	0x40023800
 8002e98:	42470000 	.word	0x42470000
 8002e9c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ea0:	4b88      	ldr	r3, [pc, #544]	@ (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002ea2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ea4:	f003 0302 	and.w	r3, r3, #2
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d1ea      	bne.n	8002e82 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f003 0304 	and.w	r3, r3, #4
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	f000 8097 	beq.w	8002fe8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ebe:	4b81      	ldr	r3, [pc, #516]	@ (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d10f      	bne.n	8002eea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002eca:	2300      	movs	r3, #0
 8002ecc:	60bb      	str	r3, [r7, #8]
 8002ece:	4b7d      	ldr	r3, [pc, #500]	@ (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed2:	4a7c      	ldr	r2, [pc, #496]	@ (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002ed4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ed8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002eda:	4b7a      	ldr	r3, [pc, #488]	@ (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ede:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ee2:	60bb      	str	r3, [r7, #8]
 8002ee4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eea:	4b77      	ldr	r3, [pc, #476]	@ (80030c8 <HAL_RCC_OscConfig+0x474>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d118      	bne.n	8002f28 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ef6:	4b74      	ldr	r3, [pc, #464]	@ (80030c8 <HAL_RCC_OscConfig+0x474>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a73      	ldr	r2, [pc, #460]	@ (80030c8 <HAL_RCC_OscConfig+0x474>)
 8002efc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f02:	f7ff fd91 	bl	8002a28 <HAL_GetTick>
 8002f06:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f08:	e008      	b.n	8002f1c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f0a:	f7ff fd8d 	bl	8002a28 <HAL_GetTick>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	1ad3      	subs	r3, r2, r3
 8002f14:	2b02      	cmp	r3, #2
 8002f16:	d901      	bls.n	8002f1c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002f18:	2303      	movs	r3, #3
 8002f1a:	e10c      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f1c:	4b6a      	ldr	r3, [pc, #424]	@ (80030c8 <HAL_RCC_OscConfig+0x474>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d0f0      	beq.n	8002f0a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d106      	bne.n	8002f3e <HAL_RCC_OscConfig+0x2ea>
 8002f30:	4b64      	ldr	r3, [pc, #400]	@ (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002f32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f34:	4a63      	ldr	r2, [pc, #396]	@ (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002f36:	f043 0301 	orr.w	r3, r3, #1
 8002f3a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f3c:	e01c      	b.n	8002f78 <HAL_RCC_OscConfig+0x324>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	2b05      	cmp	r3, #5
 8002f44:	d10c      	bne.n	8002f60 <HAL_RCC_OscConfig+0x30c>
 8002f46:	4b5f      	ldr	r3, [pc, #380]	@ (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002f48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f4a:	4a5e      	ldr	r2, [pc, #376]	@ (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002f4c:	f043 0304 	orr.w	r3, r3, #4
 8002f50:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f52:	4b5c      	ldr	r3, [pc, #368]	@ (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002f54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f56:	4a5b      	ldr	r2, [pc, #364]	@ (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002f58:	f043 0301 	orr.w	r3, r3, #1
 8002f5c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f5e:	e00b      	b.n	8002f78 <HAL_RCC_OscConfig+0x324>
 8002f60:	4b58      	ldr	r3, [pc, #352]	@ (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002f62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f64:	4a57      	ldr	r2, [pc, #348]	@ (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002f66:	f023 0301 	bic.w	r3, r3, #1
 8002f6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f6c:	4b55      	ldr	r3, [pc, #340]	@ (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002f6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f70:	4a54      	ldr	r2, [pc, #336]	@ (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002f72:	f023 0304 	bic.w	r3, r3, #4
 8002f76:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d015      	beq.n	8002fac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f80:	f7ff fd52 	bl	8002a28 <HAL_GetTick>
 8002f84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f86:	e00a      	b.n	8002f9e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f88:	f7ff fd4e 	bl	8002a28 <HAL_GetTick>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	1ad3      	subs	r3, r2, r3
 8002f92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d901      	bls.n	8002f9e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002f9a:	2303      	movs	r3, #3
 8002f9c:	e0cb      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f9e:	4b49      	ldr	r3, [pc, #292]	@ (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002fa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fa2:	f003 0302 	and.w	r3, r3, #2
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d0ee      	beq.n	8002f88 <HAL_RCC_OscConfig+0x334>
 8002faa:	e014      	b.n	8002fd6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fac:	f7ff fd3c 	bl	8002a28 <HAL_GetTick>
 8002fb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fb2:	e00a      	b.n	8002fca <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fb4:	f7ff fd38 	bl	8002a28 <HAL_GetTick>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d901      	bls.n	8002fca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	e0b5      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fca:	4b3e      	ldr	r3, [pc, #248]	@ (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002fcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fce:	f003 0302 	and.w	r3, r3, #2
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d1ee      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002fd6:	7dfb      	ldrb	r3, [r7, #23]
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d105      	bne.n	8002fe8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fdc:	4b39      	ldr	r3, [pc, #228]	@ (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002fde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe0:	4a38      	ldr	r2, [pc, #224]	@ (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002fe2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002fe6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	699b      	ldr	r3, [r3, #24]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	f000 80a1 	beq.w	8003134 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002ff2:	4b34      	ldr	r3, [pc, #208]	@ (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	f003 030c 	and.w	r3, r3, #12
 8002ffa:	2b08      	cmp	r3, #8
 8002ffc:	d05c      	beq.n	80030b8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	699b      	ldr	r3, [r3, #24]
 8003002:	2b02      	cmp	r3, #2
 8003004:	d141      	bne.n	800308a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003006:	4b31      	ldr	r3, [pc, #196]	@ (80030cc <HAL_RCC_OscConfig+0x478>)
 8003008:	2200      	movs	r2, #0
 800300a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800300c:	f7ff fd0c 	bl	8002a28 <HAL_GetTick>
 8003010:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003012:	e008      	b.n	8003026 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003014:	f7ff fd08 	bl	8002a28 <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	2b02      	cmp	r3, #2
 8003020:	d901      	bls.n	8003026 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003022:	2303      	movs	r3, #3
 8003024:	e087      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003026:	4b27      	ldr	r3, [pc, #156]	@ (80030c4 <HAL_RCC_OscConfig+0x470>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800302e:	2b00      	cmp	r3, #0
 8003030:	d1f0      	bne.n	8003014 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	69da      	ldr	r2, [r3, #28]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6a1b      	ldr	r3, [r3, #32]
 800303a:	431a      	orrs	r2, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003040:	019b      	lsls	r3, r3, #6
 8003042:	431a      	orrs	r2, r3
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003048:	085b      	lsrs	r3, r3, #1
 800304a:	3b01      	subs	r3, #1
 800304c:	041b      	lsls	r3, r3, #16
 800304e:	431a      	orrs	r2, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003054:	061b      	lsls	r3, r3, #24
 8003056:	491b      	ldr	r1, [pc, #108]	@ (80030c4 <HAL_RCC_OscConfig+0x470>)
 8003058:	4313      	orrs	r3, r2
 800305a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800305c:	4b1b      	ldr	r3, [pc, #108]	@ (80030cc <HAL_RCC_OscConfig+0x478>)
 800305e:	2201      	movs	r2, #1
 8003060:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003062:	f7ff fce1 	bl	8002a28 <HAL_GetTick>
 8003066:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003068:	e008      	b.n	800307c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800306a:	f7ff fcdd 	bl	8002a28 <HAL_GetTick>
 800306e:	4602      	mov	r2, r0
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	1ad3      	subs	r3, r2, r3
 8003074:	2b02      	cmp	r3, #2
 8003076:	d901      	bls.n	800307c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003078:	2303      	movs	r3, #3
 800307a:	e05c      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800307c:	4b11      	ldr	r3, [pc, #68]	@ (80030c4 <HAL_RCC_OscConfig+0x470>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d0f0      	beq.n	800306a <HAL_RCC_OscConfig+0x416>
 8003088:	e054      	b.n	8003134 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800308a:	4b10      	ldr	r3, [pc, #64]	@ (80030cc <HAL_RCC_OscConfig+0x478>)
 800308c:	2200      	movs	r2, #0
 800308e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003090:	f7ff fcca 	bl	8002a28 <HAL_GetTick>
 8003094:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003096:	e008      	b.n	80030aa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003098:	f7ff fcc6 	bl	8002a28 <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	2b02      	cmp	r3, #2
 80030a4:	d901      	bls.n	80030aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80030a6:	2303      	movs	r3, #3
 80030a8:	e045      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030aa:	4b06      	ldr	r3, [pc, #24]	@ (80030c4 <HAL_RCC_OscConfig+0x470>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d1f0      	bne.n	8003098 <HAL_RCC_OscConfig+0x444>
 80030b6:	e03d      	b.n	8003134 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	699b      	ldr	r3, [r3, #24]
 80030bc:	2b01      	cmp	r3, #1
 80030be:	d107      	bne.n	80030d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	e038      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
 80030c4:	40023800 	.word	0x40023800
 80030c8:	40007000 	.word	0x40007000
 80030cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80030d0:	4b1b      	ldr	r3, [pc, #108]	@ (8003140 <HAL_RCC_OscConfig+0x4ec>)
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	699b      	ldr	r3, [r3, #24]
 80030da:	2b01      	cmp	r3, #1
 80030dc:	d028      	beq.n	8003130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d121      	bne.n	8003130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030f6:	429a      	cmp	r2, r3
 80030f8:	d11a      	bne.n	8003130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80030fa:	68fa      	ldr	r2, [r7, #12]
 80030fc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003100:	4013      	ands	r3, r2
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003106:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003108:	4293      	cmp	r3, r2
 800310a:	d111      	bne.n	8003130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003116:	085b      	lsrs	r3, r3, #1
 8003118:	3b01      	subs	r3, #1
 800311a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800311c:	429a      	cmp	r2, r3
 800311e:	d107      	bne.n	8003130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800312a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800312c:	429a      	cmp	r2, r3
 800312e:	d001      	beq.n	8003134 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	e000      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003134:	2300      	movs	r3, #0
}
 8003136:	4618      	mov	r0, r3
 8003138:	3718      	adds	r7, #24
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	40023800 	.word	0x40023800

08003144 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
 800314c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d101      	bne.n	8003158 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003154:	2301      	movs	r3, #1
 8003156:	e0cc      	b.n	80032f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003158:	4b68      	ldr	r3, [pc, #416]	@ (80032fc <HAL_RCC_ClockConfig+0x1b8>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0307 	and.w	r3, r3, #7
 8003160:	683a      	ldr	r2, [r7, #0]
 8003162:	429a      	cmp	r2, r3
 8003164:	d90c      	bls.n	8003180 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003166:	4b65      	ldr	r3, [pc, #404]	@ (80032fc <HAL_RCC_ClockConfig+0x1b8>)
 8003168:	683a      	ldr	r2, [r7, #0]
 800316a:	b2d2      	uxtb	r2, r2
 800316c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800316e:	4b63      	ldr	r3, [pc, #396]	@ (80032fc <HAL_RCC_ClockConfig+0x1b8>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0307 	and.w	r3, r3, #7
 8003176:	683a      	ldr	r2, [r7, #0]
 8003178:	429a      	cmp	r2, r3
 800317a:	d001      	beq.n	8003180 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	e0b8      	b.n	80032f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 0302 	and.w	r3, r3, #2
 8003188:	2b00      	cmp	r3, #0
 800318a:	d020      	beq.n	80031ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f003 0304 	and.w	r3, r3, #4
 8003194:	2b00      	cmp	r3, #0
 8003196:	d005      	beq.n	80031a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003198:	4b59      	ldr	r3, [pc, #356]	@ (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	4a58      	ldr	r2, [pc, #352]	@ (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 800319e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80031a2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f003 0308 	and.w	r3, r3, #8
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d005      	beq.n	80031bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031b0:	4b53      	ldr	r3, [pc, #332]	@ (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	4a52      	ldr	r2, [pc, #328]	@ (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 80031b6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80031ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031bc:	4b50      	ldr	r3, [pc, #320]	@ (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	494d      	ldr	r1, [pc, #308]	@ (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 80031ca:	4313      	orrs	r3, r2
 80031cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 0301 	and.w	r3, r3, #1
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d044      	beq.n	8003264 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	2b01      	cmp	r3, #1
 80031e0:	d107      	bne.n	80031f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031e2:	4b47      	ldr	r3, [pc, #284]	@ (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d119      	bne.n	8003222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e07f      	b.n	80032f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	2b02      	cmp	r3, #2
 80031f8:	d003      	beq.n	8003202 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031fe:	2b03      	cmp	r3, #3
 8003200:	d107      	bne.n	8003212 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003202:	4b3f      	ldr	r3, [pc, #252]	@ (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800320a:	2b00      	cmp	r3, #0
 800320c:	d109      	bne.n	8003222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e06f      	b.n	80032f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003212:	4b3b      	ldr	r3, [pc, #236]	@ (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0302 	and.w	r3, r3, #2
 800321a:	2b00      	cmp	r3, #0
 800321c:	d101      	bne.n	8003222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e067      	b.n	80032f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003222:	4b37      	ldr	r3, [pc, #220]	@ (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	f023 0203 	bic.w	r2, r3, #3
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	4934      	ldr	r1, [pc, #208]	@ (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 8003230:	4313      	orrs	r3, r2
 8003232:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003234:	f7ff fbf8 	bl	8002a28 <HAL_GetTick>
 8003238:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800323a:	e00a      	b.n	8003252 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800323c:	f7ff fbf4 	bl	8002a28 <HAL_GetTick>
 8003240:	4602      	mov	r2, r0
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	f241 3288 	movw	r2, #5000	@ 0x1388
 800324a:	4293      	cmp	r3, r2
 800324c:	d901      	bls.n	8003252 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800324e:	2303      	movs	r3, #3
 8003250:	e04f      	b.n	80032f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003252:	4b2b      	ldr	r3, [pc, #172]	@ (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	f003 020c 	and.w	r2, r3, #12
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	009b      	lsls	r3, r3, #2
 8003260:	429a      	cmp	r2, r3
 8003262:	d1eb      	bne.n	800323c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003264:	4b25      	ldr	r3, [pc, #148]	@ (80032fc <HAL_RCC_ClockConfig+0x1b8>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 0307 	and.w	r3, r3, #7
 800326c:	683a      	ldr	r2, [r7, #0]
 800326e:	429a      	cmp	r2, r3
 8003270:	d20c      	bcs.n	800328c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003272:	4b22      	ldr	r3, [pc, #136]	@ (80032fc <HAL_RCC_ClockConfig+0x1b8>)
 8003274:	683a      	ldr	r2, [r7, #0]
 8003276:	b2d2      	uxtb	r2, r2
 8003278:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800327a:	4b20      	ldr	r3, [pc, #128]	@ (80032fc <HAL_RCC_ClockConfig+0x1b8>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 0307 	and.w	r3, r3, #7
 8003282:	683a      	ldr	r2, [r7, #0]
 8003284:	429a      	cmp	r2, r3
 8003286:	d001      	beq.n	800328c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003288:	2301      	movs	r3, #1
 800328a:	e032      	b.n	80032f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0304 	and.w	r3, r3, #4
 8003294:	2b00      	cmp	r3, #0
 8003296:	d008      	beq.n	80032aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003298:	4b19      	ldr	r3, [pc, #100]	@ (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	4916      	ldr	r1, [pc, #88]	@ (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 80032a6:	4313      	orrs	r3, r2
 80032a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 0308 	and.w	r3, r3, #8
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d009      	beq.n	80032ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032b6:	4b12      	ldr	r3, [pc, #72]	@ (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	691b      	ldr	r3, [r3, #16]
 80032c2:	00db      	lsls	r3, r3, #3
 80032c4:	490e      	ldr	r1, [pc, #56]	@ (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 80032c6:	4313      	orrs	r3, r2
 80032c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80032ca:	f000 f821 	bl	8003310 <HAL_RCC_GetSysClockFreq>
 80032ce:	4602      	mov	r2, r0
 80032d0:	4b0b      	ldr	r3, [pc, #44]	@ (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	091b      	lsrs	r3, r3, #4
 80032d6:	f003 030f 	and.w	r3, r3, #15
 80032da:	490a      	ldr	r1, [pc, #40]	@ (8003304 <HAL_RCC_ClockConfig+0x1c0>)
 80032dc:	5ccb      	ldrb	r3, [r1, r3]
 80032de:	fa22 f303 	lsr.w	r3, r2, r3
 80032e2:	4a09      	ldr	r2, [pc, #36]	@ (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 80032e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80032e6:	4b09      	ldr	r3, [pc, #36]	@ (800330c <HAL_RCC_ClockConfig+0x1c8>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4618      	mov	r0, r3
 80032ec:	f7ff fb58 	bl	80029a0 <HAL_InitTick>

  return HAL_OK;
 80032f0:	2300      	movs	r3, #0
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3710      	adds	r7, #16
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	bf00      	nop
 80032fc:	40023c00 	.word	0x40023c00
 8003300:	40023800 	.word	0x40023800
 8003304:	080072e8 	.word	0x080072e8
 8003308:	20000000 	.word	0x20000000
 800330c:	20000004 	.word	0x20000004

08003310 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003310:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003314:	b094      	sub	sp, #80	@ 0x50
 8003316:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003318:	2300      	movs	r3, #0
 800331a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800331c:	2300      	movs	r3, #0
 800331e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003320:	2300      	movs	r3, #0
 8003322:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003324:	2300      	movs	r3, #0
 8003326:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003328:	4b79      	ldr	r3, [pc, #484]	@ (8003510 <HAL_RCC_GetSysClockFreq+0x200>)
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	f003 030c 	and.w	r3, r3, #12
 8003330:	2b08      	cmp	r3, #8
 8003332:	d00d      	beq.n	8003350 <HAL_RCC_GetSysClockFreq+0x40>
 8003334:	2b08      	cmp	r3, #8
 8003336:	f200 80e1 	bhi.w	80034fc <HAL_RCC_GetSysClockFreq+0x1ec>
 800333a:	2b00      	cmp	r3, #0
 800333c:	d002      	beq.n	8003344 <HAL_RCC_GetSysClockFreq+0x34>
 800333e:	2b04      	cmp	r3, #4
 8003340:	d003      	beq.n	800334a <HAL_RCC_GetSysClockFreq+0x3a>
 8003342:	e0db      	b.n	80034fc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003344:	4b73      	ldr	r3, [pc, #460]	@ (8003514 <HAL_RCC_GetSysClockFreq+0x204>)
 8003346:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003348:	e0db      	b.n	8003502 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800334a:	4b73      	ldr	r3, [pc, #460]	@ (8003518 <HAL_RCC_GetSysClockFreq+0x208>)
 800334c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800334e:	e0d8      	b.n	8003502 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003350:	4b6f      	ldr	r3, [pc, #444]	@ (8003510 <HAL_RCC_GetSysClockFreq+0x200>)
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003358:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800335a:	4b6d      	ldr	r3, [pc, #436]	@ (8003510 <HAL_RCC_GetSysClockFreq+0x200>)
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003362:	2b00      	cmp	r3, #0
 8003364:	d063      	beq.n	800342e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003366:	4b6a      	ldr	r3, [pc, #424]	@ (8003510 <HAL_RCC_GetSysClockFreq+0x200>)
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	099b      	lsrs	r3, r3, #6
 800336c:	2200      	movs	r2, #0
 800336e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003370:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003374:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003378:	633b      	str	r3, [r7, #48]	@ 0x30
 800337a:	2300      	movs	r3, #0
 800337c:	637b      	str	r3, [r7, #52]	@ 0x34
 800337e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003382:	4622      	mov	r2, r4
 8003384:	462b      	mov	r3, r5
 8003386:	f04f 0000 	mov.w	r0, #0
 800338a:	f04f 0100 	mov.w	r1, #0
 800338e:	0159      	lsls	r1, r3, #5
 8003390:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003394:	0150      	lsls	r0, r2, #5
 8003396:	4602      	mov	r2, r0
 8003398:	460b      	mov	r3, r1
 800339a:	4621      	mov	r1, r4
 800339c:	1a51      	subs	r1, r2, r1
 800339e:	6139      	str	r1, [r7, #16]
 80033a0:	4629      	mov	r1, r5
 80033a2:	eb63 0301 	sbc.w	r3, r3, r1
 80033a6:	617b      	str	r3, [r7, #20]
 80033a8:	f04f 0200 	mov.w	r2, #0
 80033ac:	f04f 0300 	mov.w	r3, #0
 80033b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80033b4:	4659      	mov	r1, fp
 80033b6:	018b      	lsls	r3, r1, #6
 80033b8:	4651      	mov	r1, sl
 80033ba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80033be:	4651      	mov	r1, sl
 80033c0:	018a      	lsls	r2, r1, #6
 80033c2:	4651      	mov	r1, sl
 80033c4:	ebb2 0801 	subs.w	r8, r2, r1
 80033c8:	4659      	mov	r1, fp
 80033ca:	eb63 0901 	sbc.w	r9, r3, r1
 80033ce:	f04f 0200 	mov.w	r2, #0
 80033d2:	f04f 0300 	mov.w	r3, #0
 80033d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80033da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80033de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80033e2:	4690      	mov	r8, r2
 80033e4:	4699      	mov	r9, r3
 80033e6:	4623      	mov	r3, r4
 80033e8:	eb18 0303 	adds.w	r3, r8, r3
 80033ec:	60bb      	str	r3, [r7, #8]
 80033ee:	462b      	mov	r3, r5
 80033f0:	eb49 0303 	adc.w	r3, r9, r3
 80033f4:	60fb      	str	r3, [r7, #12]
 80033f6:	f04f 0200 	mov.w	r2, #0
 80033fa:	f04f 0300 	mov.w	r3, #0
 80033fe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003402:	4629      	mov	r1, r5
 8003404:	024b      	lsls	r3, r1, #9
 8003406:	4621      	mov	r1, r4
 8003408:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800340c:	4621      	mov	r1, r4
 800340e:	024a      	lsls	r2, r1, #9
 8003410:	4610      	mov	r0, r2
 8003412:	4619      	mov	r1, r3
 8003414:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003416:	2200      	movs	r2, #0
 8003418:	62bb      	str	r3, [r7, #40]	@ 0x28
 800341a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800341c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003420:	f7fd fbc2 	bl	8000ba8 <__aeabi_uldivmod>
 8003424:	4602      	mov	r2, r0
 8003426:	460b      	mov	r3, r1
 8003428:	4613      	mov	r3, r2
 800342a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800342c:	e058      	b.n	80034e0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800342e:	4b38      	ldr	r3, [pc, #224]	@ (8003510 <HAL_RCC_GetSysClockFreq+0x200>)
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	099b      	lsrs	r3, r3, #6
 8003434:	2200      	movs	r2, #0
 8003436:	4618      	mov	r0, r3
 8003438:	4611      	mov	r1, r2
 800343a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800343e:	623b      	str	r3, [r7, #32]
 8003440:	2300      	movs	r3, #0
 8003442:	627b      	str	r3, [r7, #36]	@ 0x24
 8003444:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003448:	4642      	mov	r2, r8
 800344a:	464b      	mov	r3, r9
 800344c:	f04f 0000 	mov.w	r0, #0
 8003450:	f04f 0100 	mov.w	r1, #0
 8003454:	0159      	lsls	r1, r3, #5
 8003456:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800345a:	0150      	lsls	r0, r2, #5
 800345c:	4602      	mov	r2, r0
 800345e:	460b      	mov	r3, r1
 8003460:	4641      	mov	r1, r8
 8003462:	ebb2 0a01 	subs.w	sl, r2, r1
 8003466:	4649      	mov	r1, r9
 8003468:	eb63 0b01 	sbc.w	fp, r3, r1
 800346c:	f04f 0200 	mov.w	r2, #0
 8003470:	f04f 0300 	mov.w	r3, #0
 8003474:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003478:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800347c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003480:	ebb2 040a 	subs.w	r4, r2, sl
 8003484:	eb63 050b 	sbc.w	r5, r3, fp
 8003488:	f04f 0200 	mov.w	r2, #0
 800348c:	f04f 0300 	mov.w	r3, #0
 8003490:	00eb      	lsls	r3, r5, #3
 8003492:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003496:	00e2      	lsls	r2, r4, #3
 8003498:	4614      	mov	r4, r2
 800349a:	461d      	mov	r5, r3
 800349c:	4643      	mov	r3, r8
 800349e:	18e3      	adds	r3, r4, r3
 80034a0:	603b      	str	r3, [r7, #0]
 80034a2:	464b      	mov	r3, r9
 80034a4:	eb45 0303 	adc.w	r3, r5, r3
 80034a8:	607b      	str	r3, [r7, #4]
 80034aa:	f04f 0200 	mov.w	r2, #0
 80034ae:	f04f 0300 	mov.w	r3, #0
 80034b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80034b6:	4629      	mov	r1, r5
 80034b8:	028b      	lsls	r3, r1, #10
 80034ba:	4621      	mov	r1, r4
 80034bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80034c0:	4621      	mov	r1, r4
 80034c2:	028a      	lsls	r2, r1, #10
 80034c4:	4610      	mov	r0, r2
 80034c6:	4619      	mov	r1, r3
 80034c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80034ca:	2200      	movs	r2, #0
 80034cc:	61bb      	str	r3, [r7, #24]
 80034ce:	61fa      	str	r2, [r7, #28]
 80034d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80034d4:	f7fd fb68 	bl	8000ba8 <__aeabi_uldivmod>
 80034d8:	4602      	mov	r2, r0
 80034da:	460b      	mov	r3, r1
 80034dc:	4613      	mov	r3, r2
 80034de:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80034e0:	4b0b      	ldr	r3, [pc, #44]	@ (8003510 <HAL_RCC_GetSysClockFreq+0x200>)
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	0c1b      	lsrs	r3, r3, #16
 80034e6:	f003 0303 	and.w	r3, r3, #3
 80034ea:	3301      	adds	r3, #1
 80034ec:	005b      	lsls	r3, r3, #1
 80034ee:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80034f0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80034f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80034f8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80034fa:	e002      	b.n	8003502 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80034fc:	4b05      	ldr	r3, [pc, #20]	@ (8003514 <HAL_RCC_GetSysClockFreq+0x204>)
 80034fe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003500:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003502:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003504:	4618      	mov	r0, r3
 8003506:	3750      	adds	r7, #80	@ 0x50
 8003508:	46bd      	mov	sp, r7
 800350a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800350e:	bf00      	nop
 8003510:	40023800 	.word	0x40023800
 8003514:	00f42400 	.word	0x00f42400
 8003518:	007a1200 	.word	0x007a1200

0800351c <LL_GPIO_SetPinMode>:
{
 800351c:	b480      	push	{r7}
 800351e:	b08b      	sub	sp, #44	@ 0x2c
 8003520:	af00      	add	r7, sp, #0
 8003522:	60f8      	str	r0, [r7, #12]
 8003524:	60b9      	str	r1, [r7, #8]
 8003526:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	fa93 f3a3 	rbit	r3, r3
 8003536:	613b      	str	r3, [r7, #16]
  return result;
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800353c:	69bb      	ldr	r3, [r7, #24]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d101      	bne.n	8003546 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8003542:	2320      	movs	r3, #32
 8003544:	e003      	b.n	800354e <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8003546:	69bb      	ldr	r3, [r7, #24]
 8003548:	fab3 f383 	clz	r3, r3
 800354c:	b2db      	uxtb	r3, r3
 800354e:	005b      	lsls	r3, r3, #1
 8003550:	2103      	movs	r1, #3
 8003552:	fa01 f303 	lsl.w	r3, r1, r3
 8003556:	43db      	mvns	r3, r3
 8003558:	401a      	ands	r2, r3
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800355e:	6a3b      	ldr	r3, [r7, #32]
 8003560:	fa93 f3a3 	rbit	r3, r3
 8003564:	61fb      	str	r3, [r7, #28]
  return result;
 8003566:	69fb      	ldr	r3, [r7, #28]
 8003568:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800356a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800356c:	2b00      	cmp	r3, #0
 800356e:	d101      	bne.n	8003574 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8003570:	2320      	movs	r3, #32
 8003572:	e003      	b.n	800357c <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8003574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003576:	fab3 f383 	clz	r3, r3
 800357a:	b2db      	uxtb	r3, r3
 800357c:	005b      	lsls	r3, r3, #1
 800357e:	6879      	ldr	r1, [r7, #4]
 8003580:	fa01 f303 	lsl.w	r3, r1, r3
 8003584:	431a      	orrs	r2, r3
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	601a      	str	r2, [r3, #0]
}
 800358a:	bf00      	nop
 800358c:	372c      	adds	r7, #44	@ 0x2c
 800358e:	46bd      	mov	sp, r7
 8003590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003594:	4770      	bx	lr

08003596 <LL_GPIO_SetPinOutputType>:
{
 8003596:	b480      	push	{r7}
 8003598:	b085      	sub	sp, #20
 800359a:	af00      	add	r7, sp, #0
 800359c:	60f8      	str	r0, [r7, #12]
 800359e:	60b9      	str	r1, [r7, #8]
 80035a0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	685a      	ldr	r2, [r3, #4]
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	43db      	mvns	r3, r3
 80035aa:	401a      	ands	r2, r3
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	6879      	ldr	r1, [r7, #4]
 80035b0:	fb01 f303 	mul.w	r3, r1, r3
 80035b4:	431a      	orrs	r2, r3
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	605a      	str	r2, [r3, #4]
}
 80035ba:	bf00      	nop
 80035bc:	3714      	adds	r7, #20
 80035be:	46bd      	mov	sp, r7
 80035c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c4:	4770      	bx	lr

080035c6 <LL_GPIO_SetPinSpeed>:
{
 80035c6:	b480      	push	{r7}
 80035c8:	b08b      	sub	sp, #44	@ 0x2c
 80035ca:	af00      	add	r7, sp, #0
 80035cc:	60f8      	str	r0, [r7, #12]
 80035ce:	60b9      	str	r1, [r7, #8]
 80035d0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	689a      	ldr	r2, [r3, #8]
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	fa93 f3a3 	rbit	r3, r3
 80035e0:	613b      	str	r3, [r7, #16]
  return result;
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80035e6:	69bb      	ldr	r3, [r7, #24]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d101      	bne.n	80035f0 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 80035ec:	2320      	movs	r3, #32
 80035ee:	e003      	b.n	80035f8 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80035f0:	69bb      	ldr	r3, [r7, #24]
 80035f2:	fab3 f383 	clz	r3, r3
 80035f6:	b2db      	uxtb	r3, r3
 80035f8:	005b      	lsls	r3, r3, #1
 80035fa:	2103      	movs	r1, #3
 80035fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003600:	43db      	mvns	r3, r3
 8003602:	401a      	ands	r2, r3
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003608:	6a3b      	ldr	r3, [r7, #32]
 800360a:	fa93 f3a3 	rbit	r3, r3
 800360e:	61fb      	str	r3, [r7, #28]
  return result;
 8003610:	69fb      	ldr	r3, [r7, #28]
 8003612:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003616:	2b00      	cmp	r3, #0
 8003618:	d101      	bne.n	800361e <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800361a:	2320      	movs	r3, #32
 800361c:	e003      	b.n	8003626 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800361e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003620:	fab3 f383 	clz	r3, r3
 8003624:	b2db      	uxtb	r3, r3
 8003626:	005b      	lsls	r3, r3, #1
 8003628:	6879      	ldr	r1, [r7, #4]
 800362a:	fa01 f303 	lsl.w	r3, r1, r3
 800362e:	431a      	orrs	r2, r3
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	609a      	str	r2, [r3, #8]
}
 8003634:	bf00      	nop
 8003636:	372c      	adds	r7, #44	@ 0x2c
 8003638:	46bd      	mov	sp, r7
 800363a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363e:	4770      	bx	lr

08003640 <LL_GPIO_SetPinPull>:
{
 8003640:	b480      	push	{r7}
 8003642:	b08b      	sub	sp, #44	@ 0x2c
 8003644:	af00      	add	r7, sp, #0
 8003646:	60f8      	str	r0, [r7, #12]
 8003648:	60b9      	str	r1, [r7, #8]
 800364a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	68da      	ldr	r2, [r3, #12]
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	fa93 f3a3 	rbit	r3, r3
 800365a:	613b      	str	r3, [r7, #16]
  return result;
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003660:	69bb      	ldr	r3, [r7, #24]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d101      	bne.n	800366a <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8003666:	2320      	movs	r3, #32
 8003668:	e003      	b.n	8003672 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800366a:	69bb      	ldr	r3, [r7, #24]
 800366c:	fab3 f383 	clz	r3, r3
 8003670:	b2db      	uxtb	r3, r3
 8003672:	005b      	lsls	r3, r3, #1
 8003674:	2103      	movs	r1, #3
 8003676:	fa01 f303 	lsl.w	r3, r1, r3
 800367a:	43db      	mvns	r3, r3
 800367c:	401a      	ands	r2, r3
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003682:	6a3b      	ldr	r3, [r7, #32]
 8003684:	fa93 f3a3 	rbit	r3, r3
 8003688:	61fb      	str	r3, [r7, #28]
  return result;
 800368a:	69fb      	ldr	r3, [r7, #28]
 800368c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800368e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003690:	2b00      	cmp	r3, #0
 8003692:	d101      	bne.n	8003698 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8003694:	2320      	movs	r3, #32
 8003696:	e003      	b.n	80036a0 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8003698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800369a:	fab3 f383 	clz	r3, r3
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	005b      	lsls	r3, r3, #1
 80036a2:	6879      	ldr	r1, [r7, #4]
 80036a4:	fa01 f303 	lsl.w	r3, r1, r3
 80036a8:	431a      	orrs	r2, r3
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	60da      	str	r2, [r3, #12]
}
 80036ae:	bf00      	nop
 80036b0:	372c      	adds	r7, #44	@ 0x2c
 80036b2:	46bd      	mov	sp, r7
 80036b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b8:	4770      	bx	lr

080036ba <LL_GPIO_SetAFPin_0_7>:
{
 80036ba:	b480      	push	{r7}
 80036bc:	b08b      	sub	sp, #44	@ 0x2c
 80036be:	af00      	add	r7, sp, #0
 80036c0:	60f8      	str	r0, [r7, #12]
 80036c2:	60b9      	str	r1, [r7, #8]
 80036c4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	6a1a      	ldr	r2, [r3, #32]
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	fa93 f3a3 	rbit	r3, r3
 80036d4:	613b      	str	r3, [r7, #16]
  return result;
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80036da:	69bb      	ldr	r3, [r7, #24]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d101      	bne.n	80036e4 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80036e0:	2320      	movs	r3, #32
 80036e2:	e003      	b.n	80036ec <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80036e4:	69bb      	ldr	r3, [r7, #24]
 80036e6:	fab3 f383 	clz	r3, r3
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	009b      	lsls	r3, r3, #2
 80036ee:	210f      	movs	r1, #15
 80036f0:	fa01 f303 	lsl.w	r3, r1, r3
 80036f4:	43db      	mvns	r3, r3
 80036f6:	401a      	ands	r2, r3
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036fc:	6a3b      	ldr	r3, [r7, #32]
 80036fe:	fa93 f3a3 	rbit	r3, r3
 8003702:	61fb      	str	r3, [r7, #28]
  return result;
 8003704:	69fb      	ldr	r3, [r7, #28]
 8003706:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800370a:	2b00      	cmp	r3, #0
 800370c:	d101      	bne.n	8003712 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800370e:	2320      	movs	r3, #32
 8003710:	e003      	b.n	800371a <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8003712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003714:	fab3 f383 	clz	r3, r3
 8003718:	b2db      	uxtb	r3, r3
 800371a:	009b      	lsls	r3, r3, #2
 800371c:	6879      	ldr	r1, [r7, #4]
 800371e:	fa01 f303 	lsl.w	r3, r1, r3
 8003722:	431a      	orrs	r2, r3
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	621a      	str	r2, [r3, #32]
}
 8003728:	bf00      	nop
 800372a:	372c      	adds	r7, #44	@ 0x2c
 800372c:	46bd      	mov	sp, r7
 800372e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003732:	4770      	bx	lr

08003734 <LL_GPIO_SetAFPin_8_15>:
{
 8003734:	b480      	push	{r7}
 8003736:	b08b      	sub	sp, #44	@ 0x2c
 8003738:	af00      	add	r7, sp, #0
 800373a:	60f8      	str	r0, [r7, #12]
 800373c:	60b9      	str	r1, [r7, #8]
 800373e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	0a1b      	lsrs	r3, r3, #8
 8003748:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	fa93 f3a3 	rbit	r3, r3
 8003750:	613b      	str	r3, [r7, #16]
  return result;
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d101      	bne.n	8003760 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800375c:	2320      	movs	r3, #32
 800375e:	e003      	b.n	8003768 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8003760:	69bb      	ldr	r3, [r7, #24]
 8003762:	fab3 f383 	clz	r3, r3
 8003766:	b2db      	uxtb	r3, r3
 8003768:	009b      	lsls	r3, r3, #2
 800376a:	210f      	movs	r1, #15
 800376c:	fa01 f303 	lsl.w	r3, r1, r3
 8003770:	43db      	mvns	r3, r3
 8003772:	401a      	ands	r2, r3
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	0a1b      	lsrs	r3, r3, #8
 8003778:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800377a:	6a3b      	ldr	r3, [r7, #32]
 800377c:	fa93 f3a3 	rbit	r3, r3
 8003780:	61fb      	str	r3, [r7, #28]
  return result;
 8003782:	69fb      	ldr	r3, [r7, #28]
 8003784:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003788:	2b00      	cmp	r3, #0
 800378a:	d101      	bne.n	8003790 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800378c:	2320      	movs	r3, #32
 800378e:	e003      	b.n	8003798 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8003790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003792:	fab3 f383 	clz	r3, r3
 8003796:	b2db      	uxtb	r3, r3
 8003798:	009b      	lsls	r3, r3, #2
 800379a:	6879      	ldr	r1, [r7, #4]
 800379c:	fa01 f303 	lsl.w	r3, r1, r3
 80037a0:	431a      	orrs	r2, r3
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80037a6:	bf00      	nop
 80037a8:	372c      	adds	r7, #44	@ 0x2c
 80037aa:	46bd      	mov	sp, r7
 80037ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b0:	4770      	bx	lr

080037b2 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80037b2:	b580      	push	{r7, lr}
 80037b4:	b08a      	sub	sp, #40	@ 0x28
 80037b6:	af00      	add	r7, sp, #0
 80037b8:	6078      	str	r0, [r7, #4]
 80037ba:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80037bc:	2300      	movs	r3, #0
 80037be:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 80037c0:	2300      	movs	r3, #0
 80037c2:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ca:	69bb      	ldr	r3, [r7, #24]
 80037cc:	fa93 f3a3 	rbit	r3, r3
 80037d0:	617b      	str	r3, [r7, #20]
  return result;
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 80037d6:	69fb      	ldr	r3, [r7, #28]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d101      	bne.n	80037e0 <LL_GPIO_Init+0x2e>
    return 32U;
 80037dc:	2320      	movs	r3, #32
 80037de:	e003      	b.n	80037e8 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 80037e0:	69fb      	ldr	r3, [r7, #28]
 80037e2:	fab3 f383 	clz	r3, r3
 80037e6:	b2db      	uxtb	r3, r3
 80037e8:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80037ea:	e057      	b.n	800389c <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	2101      	movs	r1, #1
 80037f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037f4:	fa01 f303 	lsl.w	r3, r1, r3
 80037f8:	4013      	ands	r3, r2
 80037fa:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 80037fc:	6a3b      	ldr	r3, [r7, #32]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d049      	beq.n	8003896 <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	2b01      	cmp	r3, #1
 8003808:	d003      	beq.n	8003812 <LL_GPIO_Init+0x60>
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	2b02      	cmp	r3, #2
 8003810:	d10d      	bne.n	800382e <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	689b      	ldr	r3, [r3, #8]
 8003816:	461a      	mov	r2, r3
 8003818:	6a39      	ldr	r1, [r7, #32]
 800381a:	6878      	ldr	r0, [r7, #4]
 800381c:	f7ff fed3 	bl	80035c6 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	68db      	ldr	r3, [r3, #12]
 8003824:	461a      	mov	r2, r3
 8003826:	6a39      	ldr	r1, [r7, #32]
 8003828:	6878      	ldr	r0, [r7, #4]
 800382a:	f7ff feb4 	bl	8003596 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	691b      	ldr	r3, [r3, #16]
 8003832:	461a      	mov	r2, r3
 8003834:	6a39      	ldr	r1, [r7, #32]
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	f7ff ff02 	bl	8003640 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	2b02      	cmp	r3, #2
 8003842:	d121      	bne.n	8003888 <LL_GPIO_Init+0xd6>
 8003844:	6a3b      	ldr	r3, [r7, #32]
 8003846:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	fa93 f3a3 	rbit	r3, r3
 800384e:	60bb      	str	r3, [r7, #8]
  return result;
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d101      	bne.n	800385e <LL_GPIO_Init+0xac>
    return 32U;
 800385a:	2320      	movs	r3, #32
 800385c:	e003      	b.n	8003866 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	fab3 f383 	clz	r3, r3
 8003864:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8003866:	2b07      	cmp	r3, #7
 8003868:	d807      	bhi.n	800387a <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	695b      	ldr	r3, [r3, #20]
 800386e:	461a      	mov	r2, r3
 8003870:	6a39      	ldr	r1, [r7, #32]
 8003872:	6878      	ldr	r0, [r7, #4]
 8003874:	f7ff ff21 	bl	80036ba <LL_GPIO_SetAFPin_0_7>
 8003878:	e006      	b.n	8003888 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	695b      	ldr	r3, [r3, #20]
 800387e:	461a      	mov	r2, r3
 8003880:	6a39      	ldr	r1, [r7, #32]
 8003882:	6878      	ldr	r0, [r7, #4]
 8003884:	f7ff ff56 	bl	8003734 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	461a      	mov	r2, r3
 800388e:	6a39      	ldr	r1, [r7, #32]
 8003890:	6878      	ldr	r0, [r7, #4]
 8003892:	f7ff fe43 	bl	800351c <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8003896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003898:	3301      	adds	r3, #1
 800389a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038a2:	fa22 f303 	lsr.w	r3, r2, r3
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d1a0      	bne.n	80037ec <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 80038aa:	2300      	movs	r3, #0
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3728      	adds	r7, #40	@ 0x28
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}

080038b4 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80038b4:	b480      	push	{r7}
 80038b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80038b8:	4b04      	ldr	r3, [pc, #16]	@ (80038cc <LL_RCC_GetSysClkSource+0x18>)
 80038ba:	689b      	ldr	r3, [r3, #8]
 80038bc:	f003 030c 	and.w	r3, r3, #12
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	40023800 	.word	0x40023800

080038d0 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80038d0:	b480      	push	{r7}
 80038d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80038d4:	4b04      	ldr	r3, [pc, #16]	@ (80038e8 <LL_RCC_GetAHBPrescaler+0x18>)
 80038d6:	689b      	ldr	r3, [r3, #8]
 80038d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80038dc:	4618      	mov	r0, r3
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr
 80038e6:	bf00      	nop
 80038e8:	40023800 	.word	0x40023800

080038ec <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80038ec:	b480      	push	{r7}
 80038ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80038f0:	4b04      	ldr	r3, [pc, #16]	@ (8003904 <LL_RCC_GetAPB1Prescaler+0x18>)
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	46bd      	mov	sp, r7
 80038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003900:	4770      	bx	lr
 8003902:	bf00      	nop
 8003904:	40023800 	.word	0x40023800

08003908 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8003908:	b480      	push	{r7}
 800390a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800390c:	4b04      	ldr	r3, [pc, #16]	@ (8003920 <LL_RCC_GetAPB2Prescaler+0x18>)
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8003914:	4618      	mov	r0, r3
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr
 800391e:	bf00      	nop
 8003920:	40023800 	.word	0x40023800

08003924 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8003924:	b480      	push	{r7}
 8003926:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003928:	4b04      	ldr	r3, [pc, #16]	@ (800393c <LL_RCC_PLL_GetMainSource+0x18>)
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 8003930:	4618      	mov	r0, r3
 8003932:	46bd      	mov	sp, r7
 8003934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003938:	4770      	bx	lr
 800393a:	bf00      	nop
 800393c:	40023800 	.word	0x40023800

08003940 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8003940:	b480      	push	{r7}
 8003942:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8003944:	4b04      	ldr	r3, [pc, #16]	@ (8003958 <LL_RCC_PLL_GetN+0x18>)
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	099b      	lsrs	r3, r3, #6
 800394a:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 800394e:	4618      	mov	r0, r3
 8003950:	46bd      	mov	sp, r7
 8003952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003956:	4770      	bx	lr
 8003958:	40023800 	.word	0x40023800

0800395c <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 800395c:	b480      	push	{r7}
 800395e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8003960:	4b04      	ldr	r3, [pc, #16]	@ (8003974 <LL_RCC_PLL_GetP+0x18>)
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8003968:	4618      	mov	r0, r3
 800396a:	46bd      	mov	sp, r7
 800396c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003970:	4770      	bx	lr
 8003972:	bf00      	nop
 8003974:	40023800 	.word	0x40023800

08003978 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8003978:	b480      	push	{r7}
 800397a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800397c:	4b04      	ldr	r3, [pc, #16]	@ (8003990 <LL_RCC_PLL_GetDivider+0x18>)
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 8003984:	4618      	mov	r0, r3
 8003986:	46bd      	mov	sp, r7
 8003988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398c:	4770      	bx	lr
 800398e:	bf00      	nop
 8003990:	40023800 	.word	0x40023800

08003994 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b082      	sub	sp, #8
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800399c:	f000 f820 	bl	80039e0 <RCC_GetSystemClockFreq>
 80039a0:	4602      	mov	r2, r0
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4618      	mov	r0, r3
 80039ac:	f000 f840 	bl	8003a30 <RCC_GetHCLKClockFreq>
 80039b0:	4602      	mov	r2, r0
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	4618      	mov	r0, r3
 80039bc:	f000 f84e 	bl	8003a5c <RCC_GetPCLK1ClockFreq>
 80039c0:	4602      	mov	r2, r0
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	4618      	mov	r0, r3
 80039cc:	f000 f85a 	bl	8003a84 <RCC_GetPCLK2ClockFreq>
 80039d0:	4602      	mov	r2, r0
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	60da      	str	r2, [r3, #12]
}
 80039d6:	bf00      	nop
 80039d8:	3708      	adds	r7, #8
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}
	...

080039e0 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b082      	sub	sp, #8
 80039e4:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80039e6:	2300      	movs	r3, #0
 80039e8:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80039ea:	f7ff ff63 	bl	80038b4 <LL_RCC_GetSysClkSource>
 80039ee:	4603      	mov	r3, r0
 80039f0:	2b08      	cmp	r3, #8
 80039f2:	d00c      	beq.n	8003a0e <RCC_GetSystemClockFreq+0x2e>
 80039f4:	2b08      	cmp	r3, #8
 80039f6:	d80f      	bhi.n	8003a18 <RCC_GetSystemClockFreq+0x38>
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d002      	beq.n	8003a02 <RCC_GetSystemClockFreq+0x22>
 80039fc:	2b04      	cmp	r3, #4
 80039fe:	d003      	beq.n	8003a08 <RCC_GetSystemClockFreq+0x28>
 8003a00:	e00a      	b.n	8003a18 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8003a02:	4b09      	ldr	r3, [pc, #36]	@ (8003a28 <RCC_GetSystemClockFreq+0x48>)
 8003a04:	607b      	str	r3, [r7, #4]
      break;
 8003a06:	e00a      	b.n	8003a1e <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8003a08:	4b08      	ldr	r3, [pc, #32]	@ (8003a2c <RCC_GetSystemClockFreq+0x4c>)
 8003a0a:	607b      	str	r3, [r7, #4]
      break;
 8003a0c:	e007      	b.n	8003a1e <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8003a0e:	2008      	movs	r0, #8
 8003a10:	f000 f84c 	bl	8003aac <RCC_PLL_GetFreqDomain_SYS>
 8003a14:	6078      	str	r0, [r7, #4]
      break;
 8003a16:	e002      	b.n	8003a1e <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8003a18:	4b03      	ldr	r3, [pc, #12]	@ (8003a28 <RCC_GetSystemClockFreq+0x48>)
 8003a1a:	607b      	str	r3, [r7, #4]
      break;
 8003a1c:	bf00      	nop
  }

  return frequency;
 8003a1e:	687b      	ldr	r3, [r7, #4]
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	3708      	adds	r7, #8
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	00f42400 	.word	0x00f42400
 8003a2c:	007a1200 	.word	0x007a1200

08003a30 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8003a38:	f7ff ff4a 	bl	80038d0 <LL_RCC_GetAHBPrescaler>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	091b      	lsrs	r3, r3, #4
 8003a40:	f003 030f 	and.w	r3, r3, #15
 8003a44:	4a04      	ldr	r2, [pc, #16]	@ (8003a58 <RCC_GetHCLKClockFreq+0x28>)
 8003a46:	5cd3      	ldrb	r3, [r2, r3]
 8003a48:	461a      	mov	r2, r3
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	40d3      	lsrs	r3, r2
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3708      	adds	r7, #8
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	080072e8 	.word	0x080072e8

08003a5c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b082      	sub	sp, #8
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8003a64:	f7ff ff42 	bl	80038ec <LL_RCC_GetAPB1Prescaler>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	0a9b      	lsrs	r3, r3, #10
 8003a6c:	4a04      	ldr	r2, [pc, #16]	@ (8003a80 <RCC_GetPCLK1ClockFreq+0x24>)
 8003a6e:	5cd3      	ldrb	r3, [r2, r3]
 8003a70:	461a      	mov	r2, r3
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	40d3      	lsrs	r3, r2
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3708      	adds	r7, #8
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	080072f8 	.word	0x080072f8

08003a84 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b082      	sub	sp, #8
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8003a8c:	f7ff ff3c 	bl	8003908 <LL_RCC_GetAPB2Prescaler>
 8003a90:	4603      	mov	r3, r0
 8003a92:	0b5b      	lsrs	r3, r3, #13
 8003a94:	4a04      	ldr	r2, [pc, #16]	@ (8003aa8 <RCC_GetPCLK2ClockFreq+0x24>)
 8003a96:	5cd3      	ldrb	r3, [r2, r3]
 8003a98:	461a      	mov	r2, r3
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	40d3      	lsrs	r3, r2
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3708      	adds	r7, #8
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	bf00      	nop
 8003aa8:	080072f8 	.word	0x080072f8

08003aac <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8003aac:	b590      	push	{r4, r7, lr}
 8003aae:	b087      	sub	sp, #28
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 8003abc:	2300      	movs	r3, #0
 8003abe:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8003ac0:	f7ff ff30 	bl	8003924 <LL_RCC_PLL_GetMainSource>
 8003ac4:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d004      	beq.n	8003ad6 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ad2:	d003      	beq.n	8003adc <RCC_PLL_GetFreqDomain_SYS+0x30>
 8003ad4:	e005      	b.n	8003ae2 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8003ad6:	4b12      	ldr	r3, [pc, #72]	@ (8003b20 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8003ad8:	617b      	str	r3, [r7, #20]
      break;
 8003ada:	e005      	b.n	8003ae8 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8003adc:	4b11      	ldr	r3, [pc, #68]	@ (8003b24 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8003ade:	617b      	str	r3, [r7, #20]
      break;
 8003ae0:	e002      	b.n	8003ae8 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8003ae2:	4b0f      	ldr	r3, [pc, #60]	@ (8003b20 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8003ae4:	617b      	str	r3, [r7, #20]
      break;
 8003ae6:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2b08      	cmp	r3, #8
 8003aec:	d113      	bne.n	8003b16 <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8003aee:	f7ff ff43 	bl	8003978 <LL_RCC_PLL_GetDivider>
 8003af2:	4602      	mov	r2, r0
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	fbb3 f4f2 	udiv	r4, r3, r2
 8003afa:	f7ff ff21 	bl	8003940 <LL_RCC_PLL_GetN>
 8003afe:	4603      	mov	r3, r0
 8003b00:	fb03 f404 	mul.w	r4, r3, r4
 8003b04:	f7ff ff2a 	bl	800395c <LL_RCC_PLL_GetP>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	0c1b      	lsrs	r3, r3, #16
 8003b0c:	3301      	adds	r3, #1
 8003b0e:	005b      	lsls	r3, r3, #1
 8003b10:	fbb4 f3f3 	udiv	r3, r4, r3
 8003b14:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                               LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8003b16:	693b      	ldr	r3, [r7, #16]
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	371c      	adds	r7, #28
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd90      	pop	{r4, r7, pc}
 8003b20:	00f42400 	.word	0x00f42400
 8003b24:	007a1200 	.word	0x007a1200

08003b28 <LL_SPI_IsEnabled>:
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b083      	sub	sp, #12
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b38:	2b40      	cmp	r3, #64	@ 0x40
 8003b3a:	d101      	bne.n	8003b40 <LL_SPI_IsEnabled+0x18>
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e000      	b.n	8003b42 <LL_SPI_IsEnabled+0x1a>
 8003b40:	2300      	movs	r3, #0
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	370c      	adds	r7, #12
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr

08003b4e <LL_SPI_SetCRCPolynomial>:
{
 8003b4e:	b480      	push	{r7}
 8003b50:	b083      	sub	sp, #12
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	6078      	str	r0, [r7, #4]
 8003b56:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	b29b      	uxth	r3, r3
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	611a      	str	r2, [r3, #16]
}
 8003b62:	bf00      	nop
 8003b64:	370c      	adds	r7, #12
 8003b66:	46bd      	mov	sp, r7
 8003b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6c:	4770      	bx	lr

08003b6e <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8003b6e:	b580      	push	{r7, lr}
 8003b70:	b084      	sub	sp, #16
 8003b72:	af00      	add	r7, sp, #0
 8003b74:	6078      	str	r0, [r7, #4]
 8003b76:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8003b7c:	6878      	ldr	r0, [r7, #4]
 8003b7e:	f7ff ffd3 	bl	8003b28 <LL_SPI_IsEnabled>
 8003b82:	4603      	mov	r3, r0
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d139      	bne.n	8003bfc <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003b90:	f023 03bf 	bic.w	r3, r3, #191	@ 0xbf
 8003b94:	683a      	ldr	r2, [r7, #0]
 8003b96:	6811      	ldr	r1, [r2, #0]
 8003b98:	683a      	ldr	r2, [r7, #0]
 8003b9a:	6852      	ldr	r2, [r2, #4]
 8003b9c:	4311      	orrs	r1, r2
 8003b9e:	683a      	ldr	r2, [r7, #0]
 8003ba0:	6892      	ldr	r2, [r2, #8]
 8003ba2:	4311      	orrs	r1, r2
 8003ba4:	683a      	ldr	r2, [r7, #0]
 8003ba6:	68d2      	ldr	r2, [r2, #12]
 8003ba8:	4311      	orrs	r1, r2
 8003baa:	683a      	ldr	r2, [r7, #0]
 8003bac:	6912      	ldr	r2, [r2, #16]
 8003bae:	4311      	orrs	r1, r2
 8003bb0:	683a      	ldr	r2, [r7, #0]
 8003bb2:	6952      	ldr	r2, [r2, #20]
 8003bb4:	4311      	orrs	r1, r2
 8003bb6:	683a      	ldr	r2, [r7, #0]
 8003bb8:	6992      	ldr	r2, [r2, #24]
 8003bba:	4311      	orrs	r1, r2
 8003bbc:	683a      	ldr	r2, [r7, #0]
 8003bbe:	69d2      	ldr	r2, [r2, #28]
 8003bc0:	4311      	orrs	r1, r2
 8003bc2:	683a      	ldr	r2, [r7, #0]
 8003bc4:	6a12      	ldr	r2, [r2, #32]
 8003bc6:	430a      	orrs	r2, r1
 8003bc8:	431a      	orrs	r2, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	f023 0204 	bic.w	r2, r3, #4
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	695b      	ldr	r3, [r3, #20]
 8003bda:	0c1b      	lsrs	r3, r3, #16
 8003bdc:	431a      	orrs	r2, r3
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	6a1b      	ldr	r3, [r3, #32]
 8003be6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003bea:	d105      	bne.n	8003bf8 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf0:	4619      	mov	r1, r3
 8003bf2:	6878      	ldr	r0, [r7, #4]
 8003bf4:	f7ff ffab 	bl	8003b4e <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	69db      	ldr	r3, [r3, #28]
 8003c00:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	61da      	str	r2, [r3, #28]
  return status;
 8003c08:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3710      	adds	r7, #16
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}

08003c12 <LL_TIM_SetPrescaler>:
{
 8003c12:	b480      	push	{r7}
 8003c14:	b083      	sub	sp, #12
 8003c16:	af00      	add	r7, sp, #0
 8003c18:	6078      	str	r0, [r7, #4]
 8003c1a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	683a      	ldr	r2, [r7, #0]
 8003c20:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003c22:	bf00      	nop
 8003c24:	370c      	adds	r7, #12
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr

08003c2e <LL_TIM_SetAutoReload>:
{
 8003c2e:	b480      	push	{r7}
 8003c30:	b083      	sub	sp, #12
 8003c32:	af00      	add	r7, sp, #0
 8003c34:	6078      	str	r0, [r7, #4]
 8003c36:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	683a      	ldr	r2, [r7, #0]
 8003c3c:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8003c3e:	bf00      	nop
 8003c40:	370c      	adds	r7, #12
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr

08003c4a <LL_TIM_SetRepetitionCounter>:
{
 8003c4a:	b480      	push	{r7}
 8003c4c:	b083      	sub	sp, #12
 8003c4e:	af00      	add	r7, sp, #0
 8003c50:	6078      	str	r0, [r7, #4]
 8003c52:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	683a      	ldr	r2, [r7, #0]
 8003c58:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003c5a:	bf00      	nop
 8003c5c:	370c      	adds	r7, #12
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c64:	4770      	bx	lr

08003c66 <LL_TIM_OC_SetCompareCH1>:
{
 8003c66:	b480      	push	{r7}
 8003c68:	b083      	sub	sp, #12
 8003c6a:	af00      	add	r7, sp, #0
 8003c6c:	6078      	str	r0, [r7, #4]
 8003c6e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	683a      	ldr	r2, [r7, #0]
 8003c74:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8003c76:	bf00      	nop
 8003c78:	370c      	adds	r7, #12
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr

08003c82 <LL_TIM_OC_SetCompareCH2>:
{
 8003c82:	b480      	push	{r7}
 8003c84:	b083      	sub	sp, #12
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	6078      	str	r0, [r7, #4]
 8003c8a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	683a      	ldr	r2, [r7, #0]
 8003c90:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8003c92:	bf00      	nop
 8003c94:	370c      	adds	r7, #12
 8003c96:	46bd      	mov	sp, r7
 8003c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9c:	4770      	bx	lr

08003c9e <LL_TIM_OC_SetCompareCH3>:
{
 8003c9e:	b480      	push	{r7}
 8003ca0:	b083      	sub	sp, #12
 8003ca2:	af00      	add	r7, sp, #0
 8003ca4:	6078      	str	r0, [r7, #4]
 8003ca6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	683a      	ldr	r2, [r7, #0]
 8003cac:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8003cae:	bf00      	nop
 8003cb0:	370c      	adds	r7, #12
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb8:	4770      	bx	lr

08003cba <LL_TIM_OC_SetCompareCH4>:
{
 8003cba:	b480      	push	{r7}
 8003cbc:	b083      	sub	sp, #12
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	6078      	str	r0, [r7, #4]
 8003cc2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	683a      	ldr	r2, [r7, #0]
 8003cc8:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8003cca:	bf00      	nop
 8003ccc:	370c      	adds	r7, #12
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd4:	4770      	bx	lr

08003cd6 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8003cd6:	b480      	push	{r7}
 8003cd8:	b083      	sub	sp, #12
 8003cda:	af00      	add	r7, sp, #0
 8003cdc:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	695b      	ldr	r3, [r3, #20]
 8003ce2:	f043 0201 	orr.w	r2, r3, #1
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	615a      	str	r2, [r3, #20]
}
 8003cea:	bf00      	nop
 8003cec:	370c      	adds	r7, #12
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf4:	4770      	bx	lr
	...

08003cf8 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
 8003d00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	4a3d      	ldr	r2, [pc, #244]	@ (8003e00 <LL_TIM_Init+0x108>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d013      	beq.n	8003d38 <LL_TIM_Init+0x40>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d16:	d00f      	beq.n	8003d38 <LL_TIM_Init+0x40>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	4a3a      	ldr	r2, [pc, #232]	@ (8003e04 <LL_TIM_Init+0x10c>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d00b      	beq.n	8003d38 <LL_TIM_Init+0x40>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	4a39      	ldr	r2, [pc, #228]	@ (8003e08 <LL_TIM_Init+0x110>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d007      	beq.n	8003d38 <LL_TIM_Init+0x40>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	4a38      	ldr	r2, [pc, #224]	@ (8003e0c <LL_TIM_Init+0x114>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d003      	beq.n	8003d38 <LL_TIM_Init+0x40>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	4a37      	ldr	r2, [pc, #220]	@ (8003e10 <LL_TIM_Init+0x118>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d106      	bne.n	8003d46 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	4313      	orrs	r3, r2
 8003d44:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	4a2d      	ldr	r2, [pc, #180]	@ (8003e00 <LL_TIM_Init+0x108>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d02b      	beq.n	8003da6 <LL_TIM_Init+0xae>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d54:	d027      	beq.n	8003da6 <LL_TIM_Init+0xae>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	4a2a      	ldr	r2, [pc, #168]	@ (8003e04 <LL_TIM_Init+0x10c>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d023      	beq.n	8003da6 <LL_TIM_Init+0xae>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	4a29      	ldr	r2, [pc, #164]	@ (8003e08 <LL_TIM_Init+0x110>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d01f      	beq.n	8003da6 <LL_TIM_Init+0xae>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4a28      	ldr	r2, [pc, #160]	@ (8003e0c <LL_TIM_Init+0x114>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d01b      	beq.n	8003da6 <LL_TIM_Init+0xae>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4a27      	ldr	r2, [pc, #156]	@ (8003e10 <LL_TIM_Init+0x118>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d017      	beq.n	8003da6 <LL_TIM_Init+0xae>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	4a26      	ldr	r2, [pc, #152]	@ (8003e14 <LL_TIM_Init+0x11c>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d013      	beq.n	8003da6 <LL_TIM_Init+0xae>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	4a25      	ldr	r2, [pc, #148]	@ (8003e18 <LL_TIM_Init+0x120>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d00f      	beq.n	8003da6 <LL_TIM_Init+0xae>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	4a24      	ldr	r2, [pc, #144]	@ (8003e1c <LL_TIM_Init+0x124>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d00b      	beq.n	8003da6 <LL_TIM_Init+0xae>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	4a23      	ldr	r2, [pc, #140]	@ (8003e20 <LL_TIM_Init+0x128>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d007      	beq.n	8003da6 <LL_TIM_Init+0xae>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	4a22      	ldr	r2, [pc, #136]	@ (8003e24 <LL_TIM_Init+0x12c>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d003      	beq.n	8003da6 <LL_TIM_Init+0xae>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	4a21      	ldr	r2, [pc, #132]	@ (8003e28 <LL_TIM_Init+0x130>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d106      	bne.n	8003db4 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	4313      	orrs	r3, r2
 8003db2:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	68fa      	ldr	r2, [r7, #12]
 8003db8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	4619      	mov	r1, r3
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	f7ff ff34 	bl	8003c2e <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	881b      	ldrh	r3, [r3, #0]
 8003dca:	4619      	mov	r1, r3
 8003dcc:	6878      	ldr	r0, [r7, #4]
 8003dce:	f7ff ff20 	bl	8003c12 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	4a0a      	ldr	r2, [pc, #40]	@ (8003e00 <LL_TIM_Init+0x108>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d003      	beq.n	8003de2 <LL_TIM_Init+0xea>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4a0c      	ldr	r2, [pc, #48]	@ (8003e10 <LL_TIM_Init+0x118>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d105      	bne.n	8003dee <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	691b      	ldr	r3, [r3, #16]
 8003de6:	4619      	mov	r1, r3
 8003de8:	6878      	ldr	r0, [r7, #4]
 8003dea:	f7ff ff2e 	bl	8003c4a <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	f7ff ff71 	bl	8003cd6 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8003df4:	2300      	movs	r3, #0
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3710      	adds	r7, #16
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	40010000 	.word	0x40010000
 8003e04:	40000400 	.word	0x40000400
 8003e08:	40000800 	.word	0x40000800
 8003e0c:	40000c00 	.word	0x40000c00
 8003e10:	40010400 	.word	0x40010400
 8003e14:	40014000 	.word	0x40014000
 8003e18:	40014400 	.word	0x40014400
 8003e1c:	40014800 	.word	0x40014800
 8003e20:	40001800 	.word	0x40001800
 8003e24:	40001c00 	.word	0x40001c00
 8003e28:	40002000 	.word	0x40002000

08003e2c <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b086      	sub	sp, #24
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	60f8      	str	r0, [r7, #12]
 8003e34:	60b9      	str	r1, [r7, #8]
 8003e36:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e42:	d027      	beq.n	8003e94 <LL_TIM_OC_Init+0x68>
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e4a:	d82a      	bhi.n	8003ea2 <LL_TIM_OC_Init+0x76>
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e52:	d018      	beq.n	8003e86 <LL_TIM_OC_Init+0x5a>
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e5a:	d822      	bhi.n	8003ea2 <LL_TIM_OC_Init+0x76>
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d003      	beq.n	8003e6a <LL_TIM_OC_Init+0x3e>
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	2b10      	cmp	r3, #16
 8003e66:	d007      	beq.n	8003e78 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8003e68:	e01b      	b.n	8003ea2 <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8003e6a:	6879      	ldr	r1, [r7, #4]
 8003e6c:	68f8      	ldr	r0, [r7, #12]
 8003e6e:	f000 f81f 	bl	8003eb0 <OC1Config>
 8003e72:	4603      	mov	r3, r0
 8003e74:	75fb      	strb	r3, [r7, #23]
      break;
 8003e76:	e015      	b.n	8003ea4 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8003e78:	6879      	ldr	r1, [r7, #4]
 8003e7a:	68f8      	ldr	r0, [r7, #12]
 8003e7c:	f000 f884 	bl	8003f88 <OC2Config>
 8003e80:	4603      	mov	r3, r0
 8003e82:	75fb      	strb	r3, [r7, #23]
      break;
 8003e84:	e00e      	b.n	8003ea4 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8003e86:	6879      	ldr	r1, [r7, #4]
 8003e88:	68f8      	ldr	r0, [r7, #12]
 8003e8a:	f000 f8ed 	bl	8004068 <OC3Config>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	75fb      	strb	r3, [r7, #23]
      break;
 8003e92:	e007      	b.n	8003ea4 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8003e94:	6879      	ldr	r1, [r7, #4]
 8003e96:	68f8      	ldr	r0, [r7, #12]
 8003e98:	f000 f956 	bl	8004148 <OC4Config>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	75fb      	strb	r3, [r7, #23]
      break;
 8003ea0:	e000      	b.n	8003ea4 <LL_TIM_OC_Init+0x78>
      break;
 8003ea2:	bf00      	nop
  }

  return result;
 8003ea4:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3718      	adds	r7, #24
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
	...

08003eb0 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b086      	sub	sp, #24
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
 8003eb8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6a1b      	ldr	r3, [r3, #32]
 8003ebe:	f023 0201 	bic.w	r2, r3, #1
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6a1b      	ldr	r3, [r3, #32]
 8003eca:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	699b      	ldr	r3, [r3, #24]
 8003ed6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f023 0303 	bic.w	r3, r3, #3
 8003ede:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4313      	orrs	r3, r2
 8003eec:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8003eee:	697b      	ldr	r3, [r7, #20]
 8003ef0:	f023 0202 	bic.w	r2, r3, #2
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	691b      	ldr	r3, [r3, #16]
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	f023 0201 	bic.w	r2, r3, #1
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	4313      	orrs	r3, r2
 8003f08:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	4a1c      	ldr	r2, [pc, #112]	@ (8003f80 <OC1Config+0xd0>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d003      	beq.n	8003f1a <OC1Config+0x6a>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	4a1b      	ldr	r2, [pc, #108]	@ (8003f84 <OC1Config+0xd4>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d11e      	bne.n	8003f58 <OC1Config+0xa8>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	f023 0208 	bic.w	r2, r3, #8
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	695b      	ldr	r3, [r3, #20]
 8003f24:	009b      	lsls	r3, r3, #2
 8003f26:	4313      	orrs	r3, r2
 8003f28:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	f023 0204 	bic.w	r2, r3, #4
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	009b      	lsls	r3, r3, #2
 8003f36:	4313      	orrs	r3, r2
 8003f38:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	699b      	ldr	r3, [r3, #24]
 8003f44:	4313      	orrs	r3, r2
 8003f46:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	69db      	ldr	r3, [r3, #28]
 8003f52:	005b      	lsls	r3, r3, #1
 8003f54:	4313      	orrs	r3, r2
 8003f56:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	693a      	ldr	r2, [r7, #16]
 8003f5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	68fa      	ldr	r2, [r7, #12]
 8003f62:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	68db      	ldr	r3, [r3, #12]
 8003f68:	4619      	mov	r1, r3
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f7ff fe7b 	bl	8003c66 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	697a      	ldr	r2, [r7, #20]
 8003f74:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003f76:	2300      	movs	r3, #0
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	3718      	adds	r7, #24
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	40010000 	.word	0x40010000
 8003f84:	40010400 	.word	0x40010400

08003f88 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b086      	sub	sp, #24
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
 8003f90:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6a1b      	ldr	r3, [r3, #32]
 8003f96:	f023 0210 	bic.w	r2, r3, #16
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6a1b      	ldr	r3, [r3, #32]
 8003fa2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	699b      	ldr	r3, [r3, #24]
 8003fae:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	021b      	lsls	r3, r3, #8
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	f023 0220 	bic.w	r2, r3, #32
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	691b      	ldr	r3, [r3, #16]
 8003fd2:	011b      	lsls	r3, r3, #4
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	f023 0210 	bic.w	r2, r3, #16
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	011b      	lsls	r3, r3, #4
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	4a1d      	ldr	r2, [pc, #116]	@ (8004060 <OC2Config+0xd8>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d003      	beq.n	8003ff8 <OC2Config+0x70>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	4a1c      	ldr	r2, [pc, #112]	@ (8004064 <OC2Config+0xdc>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d11f      	bne.n	8004038 <OC2Config+0xb0>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8003ff8:	697b      	ldr	r3, [r7, #20]
 8003ffa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	695b      	ldr	r3, [r3, #20]
 8004002:	019b      	lsls	r3, r3, #6
 8004004:	4313      	orrs	r3, r2
 8004006:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	019b      	lsls	r3, r3, #6
 8004014:	4313      	orrs	r3, r2
 8004016:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	699b      	ldr	r3, [r3, #24]
 8004022:	009b      	lsls	r3, r3, #2
 8004024:	4313      	orrs	r3, r2
 8004026:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	69db      	ldr	r3, [r3, #28]
 8004032:	00db      	lsls	r3, r3, #3
 8004034:	4313      	orrs	r3, r2
 8004036:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	693a      	ldr	r2, [r7, #16]
 800403c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	68fa      	ldr	r2, [r7, #12]
 8004042:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	4619      	mov	r1, r3
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f7ff fe19 	bl	8003c82 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	697a      	ldr	r2, [r7, #20]
 8004054:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004056:	2300      	movs	r3, #0
}
 8004058:	4618      	mov	r0, r3
 800405a:	3718      	adds	r7, #24
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}
 8004060:	40010000 	.word	0x40010000
 8004064:	40010400 	.word	0x40010400

08004068 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b086      	sub	sp, #24
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
 8004070:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6a1b      	ldr	r3, [r3, #32]
 8004076:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6a1b      	ldr	r3, [r3, #32]
 8004082:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	69db      	ldr	r3, [r3, #28]
 800408e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	f023 0303 	bic.w	r3, r3, #3
 8004096:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4313      	orrs	r3, r2
 80040a4:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	691b      	ldr	r3, [r3, #16]
 80040b0:	021b      	lsls	r3, r3, #8
 80040b2:	4313      	orrs	r3, r2
 80040b4:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	021b      	lsls	r3, r3, #8
 80040c2:	4313      	orrs	r3, r2
 80040c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	4a1d      	ldr	r2, [pc, #116]	@ (8004140 <OC3Config+0xd8>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d003      	beq.n	80040d6 <OC3Config+0x6e>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	4a1c      	ldr	r2, [pc, #112]	@ (8004144 <OC3Config+0xdc>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d11f      	bne.n	8004116 <OC3Config+0xae>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	695b      	ldr	r3, [r3, #20]
 80040e0:	029b      	lsls	r3, r3, #10
 80040e2:	4313      	orrs	r3, r2
 80040e4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	029b      	lsls	r3, r3, #10
 80040f2:	4313      	orrs	r3, r2
 80040f4:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	699b      	ldr	r3, [r3, #24]
 8004100:	011b      	lsls	r3, r3, #4
 8004102:	4313      	orrs	r3, r2
 8004104:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8004106:	693b      	ldr	r3, [r7, #16]
 8004108:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	69db      	ldr	r3, [r3, #28]
 8004110:	015b      	lsls	r3, r3, #5
 8004112:	4313      	orrs	r3, r2
 8004114:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	693a      	ldr	r2, [r7, #16]
 800411a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	68fa      	ldr	r2, [r7, #12]
 8004120:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	68db      	ldr	r3, [r3, #12]
 8004126:	4619      	mov	r1, r3
 8004128:	6878      	ldr	r0, [r7, #4]
 800412a:	f7ff fdb8 	bl	8003c9e <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	697a      	ldr	r2, [r7, #20]
 8004132:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004134:	2300      	movs	r3, #0
}
 8004136:	4618      	mov	r0, r3
 8004138:	3718      	adds	r7, #24
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}
 800413e:	bf00      	nop
 8004140:	40010000 	.word	0x40010000
 8004144:	40010400 	.word	0x40010400

08004148 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b086      	sub	sp, #24
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
 8004150:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6a1b      	ldr	r3, [r3, #32]
 8004156:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6a1b      	ldr	r3, [r3, #32]
 8004162:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	69db      	ldr	r3, [r3, #28]
 800416e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004176:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	021b      	lsls	r3, r3, #8
 8004184:	4313      	orrs	r3, r2
 8004186:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	691b      	ldr	r3, [r3, #16]
 8004192:	031b      	lsls	r3, r3, #12
 8004194:	4313      	orrs	r3, r2
 8004196:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8004198:	693b      	ldr	r3, [r7, #16]
 800419a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	031b      	lsls	r3, r3, #12
 80041a4:	4313      	orrs	r3, r2
 80041a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	4a11      	ldr	r2, [pc, #68]	@ (80041f0 <OC4Config+0xa8>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d003      	beq.n	80041b8 <OC4Config+0x70>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	4a10      	ldr	r2, [pc, #64]	@ (80041f4 <OC4Config+0xac>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d107      	bne.n	80041c8 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	699b      	ldr	r3, [r3, #24]
 80041c2:	019b      	lsls	r3, r3, #6
 80041c4:	4313      	orrs	r3, r2
 80041c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	697a      	ldr	r2, [r7, #20]
 80041cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	68fa      	ldr	r2, [r7, #12]
 80041d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	4619      	mov	r1, r3
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f7ff fd6d 	bl	8003cba <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	693a      	ldr	r2, [r7, #16]
 80041e4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80041e6:	2300      	movs	r3, #0
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	3718      	adds	r7, #24
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}
 80041f0:	40010000 	.word	0x40010000
 80041f4:	40010400 	.word	0x40010400

080041f8 <LL_USART_IsEnabled>:
{
 80041f8:	b480      	push	{r7}
 80041fa:	b083      	sub	sp, #12
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	68db      	ldr	r3, [r3, #12]
 8004204:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004208:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800420c:	bf0c      	ite	eq
 800420e:	2301      	moveq	r3, #1
 8004210:	2300      	movne	r3, #0
 8004212:	b2db      	uxtb	r3, r3
}
 8004214:	4618      	mov	r0, r3
 8004216:	370c      	adds	r7, #12
 8004218:	46bd      	mov	sp, r7
 800421a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421e:	4770      	bx	lr

08004220 <LL_USART_SetStopBitsLength>:
{
 8004220:	b480      	push	{r7}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	691b      	ldr	r3, [r3, #16]
 800422e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	431a      	orrs	r2, r3
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	611a      	str	r2, [r3, #16]
}
 800423a:	bf00      	nop
 800423c:	370c      	adds	r7, #12
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr

08004246 <LL_USART_SetHWFlowCtrl>:
{
 8004246:	b480      	push	{r7}
 8004248:	b083      	sub	sp, #12
 800424a:	af00      	add	r7, sp, #0
 800424c:	6078      	str	r0, [r7, #4]
 800424e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	695b      	ldr	r3, [r3, #20]
 8004254:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	431a      	orrs	r2, r3
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	615a      	str	r2, [r3, #20]
}
 8004260:	bf00      	nop
 8004262:	370c      	adds	r7, #12
 8004264:	46bd      	mov	sp, r7
 8004266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426a:	4770      	bx	lr

0800426c <LL_USART_SetBaudRate>:
{
 800426c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004270:	b0c0      	sub	sp, #256	@ 0x100
 8004272:	af00      	add	r7, sp, #0
 8004274:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004278:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 800427c:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8004280:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8004284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004288:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800428c:	f040 810c 	bne.w	80044a8 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8004290:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004294:	2200      	movs	r2, #0
 8004296:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800429a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800429e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80042a2:	4622      	mov	r2, r4
 80042a4:	462b      	mov	r3, r5
 80042a6:	1891      	adds	r1, r2, r2
 80042a8:	6639      	str	r1, [r7, #96]	@ 0x60
 80042aa:	415b      	adcs	r3, r3
 80042ac:	667b      	str	r3, [r7, #100]	@ 0x64
 80042ae:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80042b2:	4621      	mov	r1, r4
 80042b4:	eb12 0801 	adds.w	r8, r2, r1
 80042b8:	4629      	mov	r1, r5
 80042ba:	eb43 0901 	adc.w	r9, r3, r1
 80042be:	f04f 0200 	mov.w	r2, #0
 80042c2:	f04f 0300 	mov.w	r3, #0
 80042c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80042ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80042ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80042d2:	4690      	mov	r8, r2
 80042d4:	4699      	mov	r9, r3
 80042d6:	4623      	mov	r3, r4
 80042d8:	eb18 0303 	adds.w	r3, r8, r3
 80042dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80042e0:	462b      	mov	r3, r5
 80042e2:	eb49 0303 	adc.w	r3, r9, r3
 80042e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80042ea:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80042ee:	2200      	movs	r2, #0
 80042f0:	469a      	mov	sl, r3
 80042f2:	4693      	mov	fp, r2
 80042f4:	eb1a 030a 	adds.w	r3, sl, sl
 80042f8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80042fa:	eb4b 030b 	adc.w	r3, fp, fp
 80042fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004300:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004304:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004308:	f7fc fc4e 	bl	8000ba8 <__aeabi_uldivmod>
 800430c:	4602      	mov	r2, r0
 800430e:	460b      	mov	r3, r1
 8004310:	4b64      	ldr	r3, [pc, #400]	@ (80044a4 <LL_USART_SetBaudRate+0x238>)
 8004312:	fba3 2302 	umull	r2, r3, r3, r2
 8004316:	095b      	lsrs	r3, r3, #5
 8004318:	b29b      	uxth	r3, r3
 800431a:	011b      	lsls	r3, r3, #4
 800431c:	b29c      	uxth	r4, r3
 800431e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004322:	2200      	movs	r2, #0
 8004324:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004328:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800432c:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 8004330:	4642      	mov	r2, r8
 8004332:	464b      	mov	r3, r9
 8004334:	1891      	adds	r1, r2, r2
 8004336:	6539      	str	r1, [r7, #80]	@ 0x50
 8004338:	415b      	adcs	r3, r3
 800433a:	657b      	str	r3, [r7, #84]	@ 0x54
 800433c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004340:	4641      	mov	r1, r8
 8004342:	1851      	adds	r1, r2, r1
 8004344:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004346:	4649      	mov	r1, r9
 8004348:	414b      	adcs	r3, r1
 800434a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800434c:	f04f 0200 	mov.w	r2, #0
 8004350:	f04f 0300 	mov.w	r3, #0
 8004354:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 8004358:	4659      	mov	r1, fp
 800435a:	00cb      	lsls	r3, r1, #3
 800435c:	4651      	mov	r1, sl
 800435e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004362:	4651      	mov	r1, sl
 8004364:	00ca      	lsls	r2, r1, #3
 8004366:	4610      	mov	r0, r2
 8004368:	4619      	mov	r1, r3
 800436a:	4603      	mov	r3, r0
 800436c:	4642      	mov	r2, r8
 800436e:	189b      	adds	r3, r3, r2
 8004370:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004374:	464b      	mov	r3, r9
 8004376:	460a      	mov	r2, r1
 8004378:	eb42 0303 	adc.w	r3, r2, r3
 800437c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004380:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8004384:	2200      	movs	r2, #0
 8004386:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800438a:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800438e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004392:	460b      	mov	r3, r1
 8004394:	18db      	adds	r3, r3, r3
 8004396:	643b      	str	r3, [r7, #64]	@ 0x40
 8004398:	4613      	mov	r3, r2
 800439a:	eb42 0303 	adc.w	r3, r2, r3
 800439e:	647b      	str	r3, [r7, #68]	@ 0x44
 80043a0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80043a4:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 80043a8:	f7fc fbfe 	bl	8000ba8 <__aeabi_uldivmod>
 80043ac:	4602      	mov	r2, r0
 80043ae:	460b      	mov	r3, r1
 80043b0:	4611      	mov	r1, r2
 80043b2:	4b3c      	ldr	r3, [pc, #240]	@ (80044a4 <LL_USART_SetBaudRate+0x238>)
 80043b4:	fba3 2301 	umull	r2, r3, r3, r1
 80043b8:	095b      	lsrs	r3, r3, #5
 80043ba:	2264      	movs	r2, #100	@ 0x64
 80043bc:	fb02 f303 	mul.w	r3, r2, r3
 80043c0:	1acb      	subs	r3, r1, r3
 80043c2:	00db      	lsls	r3, r3, #3
 80043c4:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80043c8:	4b36      	ldr	r3, [pc, #216]	@ (80044a4 <LL_USART_SetBaudRate+0x238>)
 80043ca:	fba3 2302 	umull	r2, r3, r3, r2
 80043ce:	095b      	lsrs	r3, r3, #5
 80043d0:	b29b      	uxth	r3, r3
 80043d2:	005b      	lsls	r3, r3, #1
 80043d4:	b29b      	uxth	r3, r3
 80043d6:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80043da:	b29b      	uxth	r3, r3
 80043dc:	4423      	add	r3, r4
 80043de:	b29c      	uxth	r4, r3
 80043e0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80043e4:	2200      	movs	r2, #0
 80043e6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80043ea:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80043ee:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 80043f2:	4642      	mov	r2, r8
 80043f4:	464b      	mov	r3, r9
 80043f6:	1891      	adds	r1, r2, r2
 80043f8:	63b9      	str	r1, [r7, #56]	@ 0x38
 80043fa:	415b      	adcs	r3, r3
 80043fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80043fe:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004402:	4641      	mov	r1, r8
 8004404:	1851      	adds	r1, r2, r1
 8004406:	6339      	str	r1, [r7, #48]	@ 0x30
 8004408:	4649      	mov	r1, r9
 800440a:	414b      	adcs	r3, r1
 800440c:	637b      	str	r3, [r7, #52]	@ 0x34
 800440e:	f04f 0200 	mov.w	r2, #0
 8004412:	f04f 0300 	mov.w	r3, #0
 8004416:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800441a:	4659      	mov	r1, fp
 800441c:	00cb      	lsls	r3, r1, #3
 800441e:	4651      	mov	r1, sl
 8004420:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004424:	4651      	mov	r1, sl
 8004426:	00ca      	lsls	r2, r1, #3
 8004428:	4610      	mov	r0, r2
 800442a:	4619      	mov	r1, r3
 800442c:	4603      	mov	r3, r0
 800442e:	4642      	mov	r2, r8
 8004430:	189b      	adds	r3, r3, r2
 8004432:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004436:	464b      	mov	r3, r9
 8004438:	460a      	mov	r2, r1
 800443a:	eb42 0303 	adc.w	r3, r2, r3
 800443e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004442:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8004446:	2200      	movs	r2, #0
 8004448:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800444c:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8004450:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004454:	460b      	mov	r3, r1
 8004456:	18db      	adds	r3, r3, r3
 8004458:	62bb      	str	r3, [r7, #40]	@ 0x28
 800445a:	4613      	mov	r3, r2
 800445c:	eb42 0303 	adc.w	r3, r2, r3
 8004460:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004462:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004466:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 800446a:	f7fc fb9d 	bl	8000ba8 <__aeabi_uldivmod>
 800446e:	4602      	mov	r2, r0
 8004470:	460b      	mov	r3, r1
 8004472:	4b0c      	ldr	r3, [pc, #48]	@ (80044a4 <LL_USART_SetBaudRate+0x238>)
 8004474:	fba3 1302 	umull	r1, r3, r3, r2
 8004478:	095b      	lsrs	r3, r3, #5
 800447a:	2164      	movs	r1, #100	@ 0x64
 800447c:	fb01 f303 	mul.w	r3, r1, r3
 8004480:	1ad3      	subs	r3, r2, r3
 8004482:	00db      	lsls	r3, r3, #3
 8004484:	3332      	adds	r3, #50	@ 0x32
 8004486:	4a07      	ldr	r2, [pc, #28]	@ (80044a4 <LL_USART_SetBaudRate+0x238>)
 8004488:	fba2 2303 	umull	r2, r3, r2, r3
 800448c:	095b      	lsrs	r3, r3, #5
 800448e:	b29b      	uxth	r3, r3
 8004490:	f003 0307 	and.w	r3, r3, #7
 8004494:	b29b      	uxth	r3, r3
 8004496:	4423      	add	r3, r4
 8004498:	b29b      	uxth	r3, r3
 800449a:	461a      	mov	r2, r3
 800449c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80044a0:	609a      	str	r2, [r3, #8]
}
 80044a2:	e108      	b.n	80046b6 <LL_USART_SetBaudRate+0x44a>
 80044a4:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80044a8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80044ac:	2200      	movs	r2, #0
 80044ae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80044b2:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80044b6:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 80044ba:	4642      	mov	r2, r8
 80044bc:	464b      	mov	r3, r9
 80044be:	1891      	adds	r1, r2, r2
 80044c0:	6239      	str	r1, [r7, #32]
 80044c2:	415b      	adcs	r3, r3
 80044c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80044c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80044ca:	4641      	mov	r1, r8
 80044cc:	1854      	adds	r4, r2, r1
 80044ce:	4649      	mov	r1, r9
 80044d0:	eb43 0501 	adc.w	r5, r3, r1
 80044d4:	f04f 0200 	mov.w	r2, #0
 80044d8:	f04f 0300 	mov.w	r3, #0
 80044dc:	00eb      	lsls	r3, r5, #3
 80044de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80044e2:	00e2      	lsls	r2, r4, #3
 80044e4:	4614      	mov	r4, r2
 80044e6:	461d      	mov	r5, r3
 80044e8:	4643      	mov	r3, r8
 80044ea:	18e3      	adds	r3, r4, r3
 80044ec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80044f0:	464b      	mov	r3, r9
 80044f2:	eb45 0303 	adc.w	r3, r5, r3
 80044f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80044fa:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80044fe:	2200      	movs	r2, #0
 8004500:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004504:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004508:	f04f 0200 	mov.w	r2, #0
 800450c:	f04f 0300 	mov.w	r3, #0
 8004510:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8004514:	4629      	mov	r1, r5
 8004516:	008b      	lsls	r3, r1, #2
 8004518:	4621      	mov	r1, r4
 800451a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800451e:	4621      	mov	r1, r4
 8004520:	008a      	lsls	r2, r1, #2
 8004522:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8004526:	f7fc fb3f 	bl	8000ba8 <__aeabi_uldivmod>
 800452a:	4602      	mov	r2, r0
 800452c:	460b      	mov	r3, r1
 800452e:	4b65      	ldr	r3, [pc, #404]	@ (80046c4 <LL_USART_SetBaudRate+0x458>)
 8004530:	fba3 2302 	umull	r2, r3, r3, r2
 8004534:	095b      	lsrs	r3, r3, #5
 8004536:	b29b      	uxth	r3, r3
 8004538:	011b      	lsls	r3, r3, #4
 800453a:	b29c      	uxth	r4, r3
 800453c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004540:	2200      	movs	r2, #0
 8004542:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004546:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800454a:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 800454e:	4642      	mov	r2, r8
 8004550:	464b      	mov	r3, r9
 8004552:	1891      	adds	r1, r2, r2
 8004554:	61b9      	str	r1, [r7, #24]
 8004556:	415b      	adcs	r3, r3
 8004558:	61fb      	str	r3, [r7, #28]
 800455a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800455e:	4641      	mov	r1, r8
 8004560:	1851      	adds	r1, r2, r1
 8004562:	6139      	str	r1, [r7, #16]
 8004564:	4649      	mov	r1, r9
 8004566:	414b      	adcs	r3, r1
 8004568:	617b      	str	r3, [r7, #20]
 800456a:	f04f 0200 	mov.w	r2, #0
 800456e:	f04f 0300 	mov.w	r3, #0
 8004572:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004576:	4659      	mov	r1, fp
 8004578:	00cb      	lsls	r3, r1, #3
 800457a:	4651      	mov	r1, sl
 800457c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004580:	4651      	mov	r1, sl
 8004582:	00ca      	lsls	r2, r1, #3
 8004584:	4610      	mov	r0, r2
 8004586:	4619      	mov	r1, r3
 8004588:	4603      	mov	r3, r0
 800458a:	4642      	mov	r2, r8
 800458c:	189b      	adds	r3, r3, r2
 800458e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004592:	464b      	mov	r3, r9
 8004594:	460a      	mov	r2, r1
 8004596:	eb42 0303 	adc.w	r3, r2, r3
 800459a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800459e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80045a2:	2200      	movs	r2, #0
 80045a4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80045a8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80045ac:	f04f 0200 	mov.w	r2, #0
 80045b0:	f04f 0300 	mov.w	r3, #0
 80045b4:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 80045b8:	4649      	mov	r1, r9
 80045ba:	008b      	lsls	r3, r1, #2
 80045bc:	4641      	mov	r1, r8
 80045be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80045c2:	4641      	mov	r1, r8
 80045c4:	008a      	lsls	r2, r1, #2
 80045c6:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 80045ca:	f7fc faed 	bl	8000ba8 <__aeabi_uldivmod>
 80045ce:	4602      	mov	r2, r0
 80045d0:	460b      	mov	r3, r1
 80045d2:	4611      	mov	r1, r2
 80045d4:	4b3b      	ldr	r3, [pc, #236]	@ (80046c4 <LL_USART_SetBaudRate+0x458>)
 80045d6:	fba3 2301 	umull	r2, r3, r3, r1
 80045da:	095b      	lsrs	r3, r3, #5
 80045dc:	2264      	movs	r2, #100	@ 0x64
 80045de:	fb02 f303 	mul.w	r3, r2, r3
 80045e2:	1acb      	subs	r3, r1, r3
 80045e4:	011b      	lsls	r3, r3, #4
 80045e6:	3332      	adds	r3, #50	@ 0x32
 80045e8:	4a36      	ldr	r2, [pc, #216]	@ (80046c4 <LL_USART_SetBaudRate+0x458>)
 80045ea:	fba2 2303 	umull	r2, r3, r2, r3
 80045ee:	095b      	lsrs	r3, r3, #5
 80045f0:	b29b      	uxth	r3, r3
 80045f2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80045f6:	b29b      	uxth	r3, r3
 80045f8:	4423      	add	r3, r4
 80045fa:	b29c      	uxth	r4, r3
 80045fc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004600:	2200      	movs	r2, #0
 8004602:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004604:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004606:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800460a:	4642      	mov	r2, r8
 800460c:	464b      	mov	r3, r9
 800460e:	1891      	adds	r1, r2, r2
 8004610:	60b9      	str	r1, [r7, #8]
 8004612:	415b      	adcs	r3, r3
 8004614:	60fb      	str	r3, [r7, #12]
 8004616:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800461a:	4641      	mov	r1, r8
 800461c:	1851      	adds	r1, r2, r1
 800461e:	6039      	str	r1, [r7, #0]
 8004620:	4649      	mov	r1, r9
 8004622:	414b      	adcs	r3, r1
 8004624:	607b      	str	r3, [r7, #4]
 8004626:	f04f 0200 	mov.w	r2, #0
 800462a:	f04f 0300 	mov.w	r3, #0
 800462e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004632:	4659      	mov	r1, fp
 8004634:	00cb      	lsls	r3, r1, #3
 8004636:	4651      	mov	r1, sl
 8004638:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800463c:	4651      	mov	r1, sl
 800463e:	00ca      	lsls	r2, r1, #3
 8004640:	4610      	mov	r0, r2
 8004642:	4619      	mov	r1, r3
 8004644:	4603      	mov	r3, r0
 8004646:	4642      	mov	r2, r8
 8004648:	189b      	adds	r3, r3, r2
 800464a:	673b      	str	r3, [r7, #112]	@ 0x70
 800464c:	464b      	mov	r3, r9
 800464e:	460a      	mov	r2, r1
 8004650:	eb42 0303 	adc.w	r3, r2, r3
 8004654:	677b      	str	r3, [r7, #116]	@ 0x74
 8004656:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800465a:	2200      	movs	r2, #0
 800465c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800465e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004660:	f04f 0200 	mov.w	r2, #0
 8004664:	f04f 0300 	mov.w	r3, #0
 8004668:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 800466c:	4649      	mov	r1, r9
 800466e:	008b      	lsls	r3, r1, #2
 8004670:	4641      	mov	r1, r8
 8004672:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004676:	4641      	mov	r1, r8
 8004678:	008a      	lsls	r2, r1, #2
 800467a:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 800467e:	f7fc fa93 	bl	8000ba8 <__aeabi_uldivmod>
 8004682:	4602      	mov	r2, r0
 8004684:	460b      	mov	r3, r1
 8004686:	4b0f      	ldr	r3, [pc, #60]	@ (80046c4 <LL_USART_SetBaudRate+0x458>)
 8004688:	fba3 1302 	umull	r1, r3, r3, r2
 800468c:	095b      	lsrs	r3, r3, #5
 800468e:	2164      	movs	r1, #100	@ 0x64
 8004690:	fb01 f303 	mul.w	r3, r1, r3
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	011b      	lsls	r3, r3, #4
 8004698:	3332      	adds	r3, #50	@ 0x32
 800469a:	4a0a      	ldr	r2, [pc, #40]	@ (80046c4 <LL_USART_SetBaudRate+0x458>)
 800469c:	fba2 2303 	umull	r2, r3, r2, r3
 80046a0:	095b      	lsrs	r3, r3, #5
 80046a2:	b29b      	uxth	r3, r3
 80046a4:	f003 030f 	and.w	r3, r3, #15
 80046a8:	b29b      	uxth	r3, r3
 80046aa:	4423      	add	r3, r4
 80046ac:	b29b      	uxth	r3, r3
 80046ae:	461a      	mov	r2, r3
 80046b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046b4:	609a      	str	r2, [r3, #8]
}
 80046b6:	bf00      	nop
 80046b8:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80046bc:	46bd      	mov	sp, r7
 80046be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80046c2:	bf00      	nop
 80046c4:	51eb851f 	.word	0x51eb851f

080046c8 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b088      	sub	sp, #32
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80046d6:	2300      	movs	r3, #0
 80046d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f7ff fd8c 	bl	80041f8 <LL_USART_IsEnabled>
 80046e0:	4603      	mov	r3, r0
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d15e      	bne.n	80047a4 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	68db      	ldr	r3, [r3, #12]
 80046ea:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 80046ee:	f023 030c 	bic.w	r3, r3, #12
 80046f2:	683a      	ldr	r2, [r7, #0]
 80046f4:	6851      	ldr	r1, [r2, #4]
 80046f6:	683a      	ldr	r2, [r7, #0]
 80046f8:	68d2      	ldr	r2, [r2, #12]
 80046fa:	4311      	orrs	r1, r2
 80046fc:	683a      	ldr	r2, [r7, #0]
 80046fe:	6912      	ldr	r2, [r2, #16]
 8004700:	4311      	orrs	r1, r2
 8004702:	683a      	ldr	r2, [r7, #0]
 8004704:	6992      	ldr	r2, [r2, #24]
 8004706:	430a      	orrs	r2, r1
 8004708:	431a      	orrs	r2, r3
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	4619      	mov	r1, r3
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	f7ff fd83 	bl	8004220 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	695b      	ldr	r3, [r3, #20]
 800471e:	4619      	mov	r1, r3
 8004720:	6878      	ldr	r0, [r7, #4]
 8004722:	f7ff fd90 	bl	8004246 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8004726:	f107 0308 	add.w	r3, r7, #8
 800472a:	4618      	mov	r0, r3
 800472c:	f7ff f932 	bl	8003994 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	4a1f      	ldr	r2, [pc, #124]	@ (80047b0 <LL_USART_Init+0xe8>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d102      	bne.n	800473e <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	61bb      	str	r3, [r7, #24]
 800473c:	e021      	b.n	8004782 <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a1c      	ldr	r2, [pc, #112]	@ (80047b4 <LL_USART_Init+0xec>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d102      	bne.n	800474c <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8004746:	693b      	ldr	r3, [r7, #16]
 8004748:	61bb      	str	r3, [r7, #24]
 800474a:	e01a      	b.n	8004782 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	4a1a      	ldr	r2, [pc, #104]	@ (80047b8 <LL_USART_Init+0xf0>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d102      	bne.n	800475a <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	61bb      	str	r3, [r7, #24]
 8004758:	e013      	b.n	8004782 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4a17      	ldr	r2, [pc, #92]	@ (80047bc <LL_USART_Init+0xf4>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d102      	bne.n	8004768 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8004762:	697b      	ldr	r3, [r7, #20]
 8004764:	61bb      	str	r3, [r7, #24]
 8004766:	e00c      	b.n	8004782 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	4a15      	ldr	r2, [pc, #84]	@ (80047c0 <LL_USART_Init+0xf8>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d102      	bne.n	8004776 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	61bb      	str	r3, [r7, #24]
 8004774:	e005      	b.n	8004782 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	4a12      	ldr	r2, [pc, #72]	@ (80047c4 <LL_USART_Init+0xfc>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d101      	bne.n	8004782 <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8004782:	69bb      	ldr	r3, [r7, #24]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d00d      	beq.n	80047a4 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d009      	beq.n	80047a4 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8004790:	2300      	movs	r3, #0
 8004792:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 800479c:	69b9      	ldr	r1, [r7, #24]
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f7ff fd64 	bl	800426c <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80047a4:	7ffb      	ldrb	r3, [r7, #31]
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	3720      	adds	r7, #32
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}
 80047ae:	bf00      	nop
 80047b0:	40011000 	.word	0x40011000
 80047b4:	40004400 	.word	0x40004400
 80047b8:	40004800 	.word	0x40004800
 80047bc:	40011400 	.word	0x40011400
 80047c0:	40004c00 	.word	0x40004c00
 80047c4:	40005000 	.word	0x40005000

080047c8 <__cvt>:
 80047c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80047cc:	ec57 6b10 	vmov	r6, r7, d0
 80047d0:	2f00      	cmp	r7, #0
 80047d2:	460c      	mov	r4, r1
 80047d4:	4619      	mov	r1, r3
 80047d6:	463b      	mov	r3, r7
 80047d8:	bfbb      	ittet	lt
 80047da:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80047de:	461f      	movlt	r7, r3
 80047e0:	2300      	movge	r3, #0
 80047e2:	232d      	movlt	r3, #45	@ 0x2d
 80047e4:	700b      	strb	r3, [r1, #0]
 80047e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80047e8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80047ec:	4691      	mov	r9, r2
 80047ee:	f023 0820 	bic.w	r8, r3, #32
 80047f2:	bfbc      	itt	lt
 80047f4:	4632      	movlt	r2, r6
 80047f6:	4616      	movlt	r6, r2
 80047f8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80047fc:	d005      	beq.n	800480a <__cvt+0x42>
 80047fe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004802:	d100      	bne.n	8004806 <__cvt+0x3e>
 8004804:	3401      	adds	r4, #1
 8004806:	2102      	movs	r1, #2
 8004808:	e000      	b.n	800480c <__cvt+0x44>
 800480a:	2103      	movs	r1, #3
 800480c:	ab03      	add	r3, sp, #12
 800480e:	9301      	str	r3, [sp, #4]
 8004810:	ab02      	add	r3, sp, #8
 8004812:	9300      	str	r3, [sp, #0]
 8004814:	ec47 6b10 	vmov	d0, r6, r7
 8004818:	4653      	mov	r3, sl
 800481a:	4622      	mov	r2, r4
 800481c:	f000 ff40 	bl	80056a0 <_dtoa_r>
 8004820:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004824:	4605      	mov	r5, r0
 8004826:	d119      	bne.n	800485c <__cvt+0x94>
 8004828:	f019 0f01 	tst.w	r9, #1
 800482c:	d00e      	beq.n	800484c <__cvt+0x84>
 800482e:	eb00 0904 	add.w	r9, r0, r4
 8004832:	2200      	movs	r2, #0
 8004834:	2300      	movs	r3, #0
 8004836:	4630      	mov	r0, r6
 8004838:	4639      	mov	r1, r7
 800483a:	f7fc f945 	bl	8000ac8 <__aeabi_dcmpeq>
 800483e:	b108      	cbz	r0, 8004844 <__cvt+0x7c>
 8004840:	f8cd 900c 	str.w	r9, [sp, #12]
 8004844:	2230      	movs	r2, #48	@ 0x30
 8004846:	9b03      	ldr	r3, [sp, #12]
 8004848:	454b      	cmp	r3, r9
 800484a:	d31e      	bcc.n	800488a <__cvt+0xc2>
 800484c:	9b03      	ldr	r3, [sp, #12]
 800484e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004850:	1b5b      	subs	r3, r3, r5
 8004852:	4628      	mov	r0, r5
 8004854:	6013      	str	r3, [r2, #0]
 8004856:	b004      	add	sp, #16
 8004858:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800485c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004860:	eb00 0904 	add.w	r9, r0, r4
 8004864:	d1e5      	bne.n	8004832 <__cvt+0x6a>
 8004866:	7803      	ldrb	r3, [r0, #0]
 8004868:	2b30      	cmp	r3, #48	@ 0x30
 800486a:	d10a      	bne.n	8004882 <__cvt+0xba>
 800486c:	2200      	movs	r2, #0
 800486e:	2300      	movs	r3, #0
 8004870:	4630      	mov	r0, r6
 8004872:	4639      	mov	r1, r7
 8004874:	f7fc f928 	bl	8000ac8 <__aeabi_dcmpeq>
 8004878:	b918      	cbnz	r0, 8004882 <__cvt+0xba>
 800487a:	f1c4 0401 	rsb	r4, r4, #1
 800487e:	f8ca 4000 	str.w	r4, [sl]
 8004882:	f8da 3000 	ldr.w	r3, [sl]
 8004886:	4499      	add	r9, r3
 8004888:	e7d3      	b.n	8004832 <__cvt+0x6a>
 800488a:	1c59      	adds	r1, r3, #1
 800488c:	9103      	str	r1, [sp, #12]
 800488e:	701a      	strb	r2, [r3, #0]
 8004890:	e7d9      	b.n	8004846 <__cvt+0x7e>

08004892 <__exponent>:
 8004892:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004894:	2900      	cmp	r1, #0
 8004896:	bfba      	itte	lt
 8004898:	4249      	neglt	r1, r1
 800489a:	232d      	movlt	r3, #45	@ 0x2d
 800489c:	232b      	movge	r3, #43	@ 0x2b
 800489e:	2909      	cmp	r1, #9
 80048a0:	7002      	strb	r2, [r0, #0]
 80048a2:	7043      	strb	r3, [r0, #1]
 80048a4:	dd29      	ble.n	80048fa <__exponent+0x68>
 80048a6:	f10d 0307 	add.w	r3, sp, #7
 80048aa:	461d      	mov	r5, r3
 80048ac:	270a      	movs	r7, #10
 80048ae:	461a      	mov	r2, r3
 80048b0:	fbb1 f6f7 	udiv	r6, r1, r7
 80048b4:	fb07 1416 	mls	r4, r7, r6, r1
 80048b8:	3430      	adds	r4, #48	@ 0x30
 80048ba:	f802 4c01 	strb.w	r4, [r2, #-1]
 80048be:	460c      	mov	r4, r1
 80048c0:	2c63      	cmp	r4, #99	@ 0x63
 80048c2:	f103 33ff 	add.w	r3, r3, #4294967295
 80048c6:	4631      	mov	r1, r6
 80048c8:	dcf1      	bgt.n	80048ae <__exponent+0x1c>
 80048ca:	3130      	adds	r1, #48	@ 0x30
 80048cc:	1e94      	subs	r4, r2, #2
 80048ce:	f803 1c01 	strb.w	r1, [r3, #-1]
 80048d2:	1c41      	adds	r1, r0, #1
 80048d4:	4623      	mov	r3, r4
 80048d6:	42ab      	cmp	r3, r5
 80048d8:	d30a      	bcc.n	80048f0 <__exponent+0x5e>
 80048da:	f10d 0309 	add.w	r3, sp, #9
 80048de:	1a9b      	subs	r3, r3, r2
 80048e0:	42ac      	cmp	r4, r5
 80048e2:	bf88      	it	hi
 80048e4:	2300      	movhi	r3, #0
 80048e6:	3302      	adds	r3, #2
 80048e8:	4403      	add	r3, r0
 80048ea:	1a18      	subs	r0, r3, r0
 80048ec:	b003      	add	sp, #12
 80048ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048f0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80048f4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80048f8:	e7ed      	b.n	80048d6 <__exponent+0x44>
 80048fa:	2330      	movs	r3, #48	@ 0x30
 80048fc:	3130      	adds	r1, #48	@ 0x30
 80048fe:	7083      	strb	r3, [r0, #2]
 8004900:	70c1      	strb	r1, [r0, #3]
 8004902:	1d03      	adds	r3, r0, #4
 8004904:	e7f1      	b.n	80048ea <__exponent+0x58>
	...

08004908 <_printf_float>:
 8004908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800490c:	b08d      	sub	sp, #52	@ 0x34
 800490e:	460c      	mov	r4, r1
 8004910:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004914:	4616      	mov	r6, r2
 8004916:	461f      	mov	r7, r3
 8004918:	4605      	mov	r5, r0
 800491a:	f000 fdbf 	bl	800549c <_localeconv_r>
 800491e:	6803      	ldr	r3, [r0, #0]
 8004920:	9304      	str	r3, [sp, #16]
 8004922:	4618      	mov	r0, r3
 8004924:	f7fb fca4 	bl	8000270 <strlen>
 8004928:	2300      	movs	r3, #0
 800492a:	930a      	str	r3, [sp, #40]	@ 0x28
 800492c:	f8d8 3000 	ldr.w	r3, [r8]
 8004930:	9005      	str	r0, [sp, #20]
 8004932:	3307      	adds	r3, #7
 8004934:	f023 0307 	bic.w	r3, r3, #7
 8004938:	f103 0208 	add.w	r2, r3, #8
 800493c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004940:	f8d4 b000 	ldr.w	fp, [r4]
 8004944:	f8c8 2000 	str.w	r2, [r8]
 8004948:	e9d3 8900 	ldrd	r8, r9, [r3]
 800494c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004950:	9307      	str	r3, [sp, #28]
 8004952:	f8cd 8018 	str.w	r8, [sp, #24]
 8004956:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800495a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800495e:	4b9c      	ldr	r3, [pc, #624]	@ (8004bd0 <_printf_float+0x2c8>)
 8004960:	f04f 32ff 	mov.w	r2, #4294967295
 8004964:	f7fc f8e2 	bl	8000b2c <__aeabi_dcmpun>
 8004968:	bb70      	cbnz	r0, 80049c8 <_printf_float+0xc0>
 800496a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800496e:	4b98      	ldr	r3, [pc, #608]	@ (8004bd0 <_printf_float+0x2c8>)
 8004970:	f04f 32ff 	mov.w	r2, #4294967295
 8004974:	f7fc f8bc 	bl	8000af0 <__aeabi_dcmple>
 8004978:	bb30      	cbnz	r0, 80049c8 <_printf_float+0xc0>
 800497a:	2200      	movs	r2, #0
 800497c:	2300      	movs	r3, #0
 800497e:	4640      	mov	r0, r8
 8004980:	4649      	mov	r1, r9
 8004982:	f7fc f8ab 	bl	8000adc <__aeabi_dcmplt>
 8004986:	b110      	cbz	r0, 800498e <_printf_float+0x86>
 8004988:	232d      	movs	r3, #45	@ 0x2d
 800498a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800498e:	4a91      	ldr	r2, [pc, #580]	@ (8004bd4 <_printf_float+0x2cc>)
 8004990:	4b91      	ldr	r3, [pc, #580]	@ (8004bd8 <_printf_float+0x2d0>)
 8004992:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004996:	bf94      	ite	ls
 8004998:	4690      	movls	r8, r2
 800499a:	4698      	movhi	r8, r3
 800499c:	2303      	movs	r3, #3
 800499e:	6123      	str	r3, [r4, #16]
 80049a0:	f02b 0304 	bic.w	r3, fp, #4
 80049a4:	6023      	str	r3, [r4, #0]
 80049a6:	f04f 0900 	mov.w	r9, #0
 80049aa:	9700      	str	r7, [sp, #0]
 80049ac:	4633      	mov	r3, r6
 80049ae:	aa0b      	add	r2, sp, #44	@ 0x2c
 80049b0:	4621      	mov	r1, r4
 80049b2:	4628      	mov	r0, r5
 80049b4:	f000 f9d2 	bl	8004d5c <_printf_common>
 80049b8:	3001      	adds	r0, #1
 80049ba:	f040 808d 	bne.w	8004ad8 <_printf_float+0x1d0>
 80049be:	f04f 30ff 	mov.w	r0, #4294967295
 80049c2:	b00d      	add	sp, #52	@ 0x34
 80049c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049c8:	4642      	mov	r2, r8
 80049ca:	464b      	mov	r3, r9
 80049cc:	4640      	mov	r0, r8
 80049ce:	4649      	mov	r1, r9
 80049d0:	f7fc f8ac 	bl	8000b2c <__aeabi_dcmpun>
 80049d4:	b140      	cbz	r0, 80049e8 <_printf_float+0xe0>
 80049d6:	464b      	mov	r3, r9
 80049d8:	2b00      	cmp	r3, #0
 80049da:	bfbc      	itt	lt
 80049dc:	232d      	movlt	r3, #45	@ 0x2d
 80049de:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80049e2:	4a7e      	ldr	r2, [pc, #504]	@ (8004bdc <_printf_float+0x2d4>)
 80049e4:	4b7e      	ldr	r3, [pc, #504]	@ (8004be0 <_printf_float+0x2d8>)
 80049e6:	e7d4      	b.n	8004992 <_printf_float+0x8a>
 80049e8:	6863      	ldr	r3, [r4, #4]
 80049ea:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80049ee:	9206      	str	r2, [sp, #24]
 80049f0:	1c5a      	adds	r2, r3, #1
 80049f2:	d13b      	bne.n	8004a6c <_printf_float+0x164>
 80049f4:	2306      	movs	r3, #6
 80049f6:	6063      	str	r3, [r4, #4]
 80049f8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80049fc:	2300      	movs	r3, #0
 80049fe:	6022      	str	r2, [r4, #0]
 8004a00:	9303      	str	r3, [sp, #12]
 8004a02:	ab0a      	add	r3, sp, #40	@ 0x28
 8004a04:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004a08:	ab09      	add	r3, sp, #36	@ 0x24
 8004a0a:	9300      	str	r3, [sp, #0]
 8004a0c:	6861      	ldr	r1, [r4, #4]
 8004a0e:	ec49 8b10 	vmov	d0, r8, r9
 8004a12:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004a16:	4628      	mov	r0, r5
 8004a18:	f7ff fed6 	bl	80047c8 <__cvt>
 8004a1c:	9b06      	ldr	r3, [sp, #24]
 8004a1e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004a20:	2b47      	cmp	r3, #71	@ 0x47
 8004a22:	4680      	mov	r8, r0
 8004a24:	d129      	bne.n	8004a7a <_printf_float+0x172>
 8004a26:	1cc8      	adds	r0, r1, #3
 8004a28:	db02      	blt.n	8004a30 <_printf_float+0x128>
 8004a2a:	6863      	ldr	r3, [r4, #4]
 8004a2c:	4299      	cmp	r1, r3
 8004a2e:	dd41      	ble.n	8004ab4 <_printf_float+0x1ac>
 8004a30:	f1aa 0a02 	sub.w	sl, sl, #2
 8004a34:	fa5f fa8a 	uxtb.w	sl, sl
 8004a38:	3901      	subs	r1, #1
 8004a3a:	4652      	mov	r2, sl
 8004a3c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004a40:	9109      	str	r1, [sp, #36]	@ 0x24
 8004a42:	f7ff ff26 	bl	8004892 <__exponent>
 8004a46:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004a48:	1813      	adds	r3, r2, r0
 8004a4a:	2a01      	cmp	r2, #1
 8004a4c:	4681      	mov	r9, r0
 8004a4e:	6123      	str	r3, [r4, #16]
 8004a50:	dc02      	bgt.n	8004a58 <_printf_float+0x150>
 8004a52:	6822      	ldr	r2, [r4, #0]
 8004a54:	07d2      	lsls	r2, r2, #31
 8004a56:	d501      	bpl.n	8004a5c <_printf_float+0x154>
 8004a58:	3301      	adds	r3, #1
 8004a5a:	6123      	str	r3, [r4, #16]
 8004a5c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d0a2      	beq.n	80049aa <_printf_float+0xa2>
 8004a64:	232d      	movs	r3, #45	@ 0x2d
 8004a66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a6a:	e79e      	b.n	80049aa <_printf_float+0xa2>
 8004a6c:	9a06      	ldr	r2, [sp, #24]
 8004a6e:	2a47      	cmp	r2, #71	@ 0x47
 8004a70:	d1c2      	bne.n	80049f8 <_printf_float+0xf0>
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d1c0      	bne.n	80049f8 <_printf_float+0xf0>
 8004a76:	2301      	movs	r3, #1
 8004a78:	e7bd      	b.n	80049f6 <_printf_float+0xee>
 8004a7a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004a7e:	d9db      	bls.n	8004a38 <_printf_float+0x130>
 8004a80:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004a84:	d118      	bne.n	8004ab8 <_printf_float+0x1b0>
 8004a86:	2900      	cmp	r1, #0
 8004a88:	6863      	ldr	r3, [r4, #4]
 8004a8a:	dd0b      	ble.n	8004aa4 <_printf_float+0x19c>
 8004a8c:	6121      	str	r1, [r4, #16]
 8004a8e:	b913      	cbnz	r3, 8004a96 <_printf_float+0x18e>
 8004a90:	6822      	ldr	r2, [r4, #0]
 8004a92:	07d0      	lsls	r0, r2, #31
 8004a94:	d502      	bpl.n	8004a9c <_printf_float+0x194>
 8004a96:	3301      	adds	r3, #1
 8004a98:	440b      	add	r3, r1
 8004a9a:	6123      	str	r3, [r4, #16]
 8004a9c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004a9e:	f04f 0900 	mov.w	r9, #0
 8004aa2:	e7db      	b.n	8004a5c <_printf_float+0x154>
 8004aa4:	b913      	cbnz	r3, 8004aac <_printf_float+0x1a4>
 8004aa6:	6822      	ldr	r2, [r4, #0]
 8004aa8:	07d2      	lsls	r2, r2, #31
 8004aaa:	d501      	bpl.n	8004ab0 <_printf_float+0x1a8>
 8004aac:	3302      	adds	r3, #2
 8004aae:	e7f4      	b.n	8004a9a <_printf_float+0x192>
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	e7f2      	b.n	8004a9a <_printf_float+0x192>
 8004ab4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004ab8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004aba:	4299      	cmp	r1, r3
 8004abc:	db05      	blt.n	8004aca <_printf_float+0x1c2>
 8004abe:	6823      	ldr	r3, [r4, #0]
 8004ac0:	6121      	str	r1, [r4, #16]
 8004ac2:	07d8      	lsls	r0, r3, #31
 8004ac4:	d5ea      	bpl.n	8004a9c <_printf_float+0x194>
 8004ac6:	1c4b      	adds	r3, r1, #1
 8004ac8:	e7e7      	b.n	8004a9a <_printf_float+0x192>
 8004aca:	2900      	cmp	r1, #0
 8004acc:	bfd4      	ite	le
 8004ace:	f1c1 0202 	rsble	r2, r1, #2
 8004ad2:	2201      	movgt	r2, #1
 8004ad4:	4413      	add	r3, r2
 8004ad6:	e7e0      	b.n	8004a9a <_printf_float+0x192>
 8004ad8:	6823      	ldr	r3, [r4, #0]
 8004ada:	055a      	lsls	r2, r3, #21
 8004adc:	d407      	bmi.n	8004aee <_printf_float+0x1e6>
 8004ade:	6923      	ldr	r3, [r4, #16]
 8004ae0:	4642      	mov	r2, r8
 8004ae2:	4631      	mov	r1, r6
 8004ae4:	4628      	mov	r0, r5
 8004ae6:	47b8      	blx	r7
 8004ae8:	3001      	adds	r0, #1
 8004aea:	d12b      	bne.n	8004b44 <_printf_float+0x23c>
 8004aec:	e767      	b.n	80049be <_printf_float+0xb6>
 8004aee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004af2:	f240 80dd 	bls.w	8004cb0 <_printf_float+0x3a8>
 8004af6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004afa:	2200      	movs	r2, #0
 8004afc:	2300      	movs	r3, #0
 8004afe:	f7fb ffe3 	bl	8000ac8 <__aeabi_dcmpeq>
 8004b02:	2800      	cmp	r0, #0
 8004b04:	d033      	beq.n	8004b6e <_printf_float+0x266>
 8004b06:	4a37      	ldr	r2, [pc, #220]	@ (8004be4 <_printf_float+0x2dc>)
 8004b08:	2301      	movs	r3, #1
 8004b0a:	4631      	mov	r1, r6
 8004b0c:	4628      	mov	r0, r5
 8004b0e:	47b8      	blx	r7
 8004b10:	3001      	adds	r0, #1
 8004b12:	f43f af54 	beq.w	80049be <_printf_float+0xb6>
 8004b16:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004b1a:	4543      	cmp	r3, r8
 8004b1c:	db02      	blt.n	8004b24 <_printf_float+0x21c>
 8004b1e:	6823      	ldr	r3, [r4, #0]
 8004b20:	07d8      	lsls	r0, r3, #31
 8004b22:	d50f      	bpl.n	8004b44 <_printf_float+0x23c>
 8004b24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b28:	4631      	mov	r1, r6
 8004b2a:	4628      	mov	r0, r5
 8004b2c:	47b8      	blx	r7
 8004b2e:	3001      	adds	r0, #1
 8004b30:	f43f af45 	beq.w	80049be <_printf_float+0xb6>
 8004b34:	f04f 0900 	mov.w	r9, #0
 8004b38:	f108 38ff 	add.w	r8, r8, #4294967295
 8004b3c:	f104 0a1a 	add.w	sl, r4, #26
 8004b40:	45c8      	cmp	r8, r9
 8004b42:	dc09      	bgt.n	8004b58 <_printf_float+0x250>
 8004b44:	6823      	ldr	r3, [r4, #0]
 8004b46:	079b      	lsls	r3, r3, #30
 8004b48:	f100 8103 	bmi.w	8004d52 <_printf_float+0x44a>
 8004b4c:	68e0      	ldr	r0, [r4, #12]
 8004b4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004b50:	4298      	cmp	r0, r3
 8004b52:	bfb8      	it	lt
 8004b54:	4618      	movlt	r0, r3
 8004b56:	e734      	b.n	80049c2 <_printf_float+0xba>
 8004b58:	2301      	movs	r3, #1
 8004b5a:	4652      	mov	r2, sl
 8004b5c:	4631      	mov	r1, r6
 8004b5e:	4628      	mov	r0, r5
 8004b60:	47b8      	blx	r7
 8004b62:	3001      	adds	r0, #1
 8004b64:	f43f af2b 	beq.w	80049be <_printf_float+0xb6>
 8004b68:	f109 0901 	add.w	r9, r9, #1
 8004b6c:	e7e8      	b.n	8004b40 <_printf_float+0x238>
 8004b6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	dc39      	bgt.n	8004be8 <_printf_float+0x2e0>
 8004b74:	4a1b      	ldr	r2, [pc, #108]	@ (8004be4 <_printf_float+0x2dc>)
 8004b76:	2301      	movs	r3, #1
 8004b78:	4631      	mov	r1, r6
 8004b7a:	4628      	mov	r0, r5
 8004b7c:	47b8      	blx	r7
 8004b7e:	3001      	adds	r0, #1
 8004b80:	f43f af1d 	beq.w	80049be <_printf_float+0xb6>
 8004b84:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004b88:	ea59 0303 	orrs.w	r3, r9, r3
 8004b8c:	d102      	bne.n	8004b94 <_printf_float+0x28c>
 8004b8e:	6823      	ldr	r3, [r4, #0]
 8004b90:	07d9      	lsls	r1, r3, #31
 8004b92:	d5d7      	bpl.n	8004b44 <_printf_float+0x23c>
 8004b94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b98:	4631      	mov	r1, r6
 8004b9a:	4628      	mov	r0, r5
 8004b9c:	47b8      	blx	r7
 8004b9e:	3001      	adds	r0, #1
 8004ba0:	f43f af0d 	beq.w	80049be <_printf_float+0xb6>
 8004ba4:	f04f 0a00 	mov.w	sl, #0
 8004ba8:	f104 0b1a 	add.w	fp, r4, #26
 8004bac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004bae:	425b      	negs	r3, r3
 8004bb0:	4553      	cmp	r3, sl
 8004bb2:	dc01      	bgt.n	8004bb8 <_printf_float+0x2b0>
 8004bb4:	464b      	mov	r3, r9
 8004bb6:	e793      	b.n	8004ae0 <_printf_float+0x1d8>
 8004bb8:	2301      	movs	r3, #1
 8004bba:	465a      	mov	r2, fp
 8004bbc:	4631      	mov	r1, r6
 8004bbe:	4628      	mov	r0, r5
 8004bc0:	47b8      	blx	r7
 8004bc2:	3001      	adds	r0, #1
 8004bc4:	f43f aefb 	beq.w	80049be <_printf_float+0xb6>
 8004bc8:	f10a 0a01 	add.w	sl, sl, #1
 8004bcc:	e7ee      	b.n	8004bac <_printf_float+0x2a4>
 8004bce:	bf00      	nop
 8004bd0:	7fefffff 	.word	0x7fefffff
 8004bd4:	0800730f 	.word	0x0800730f
 8004bd8:	08007313 	.word	0x08007313
 8004bdc:	08007317 	.word	0x08007317
 8004be0:	0800731b 	.word	0x0800731b
 8004be4:	0800731f 	.word	0x0800731f
 8004be8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004bea:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004bee:	4553      	cmp	r3, sl
 8004bf0:	bfa8      	it	ge
 8004bf2:	4653      	movge	r3, sl
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	4699      	mov	r9, r3
 8004bf8:	dc36      	bgt.n	8004c68 <_printf_float+0x360>
 8004bfa:	f04f 0b00 	mov.w	fp, #0
 8004bfe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004c02:	f104 021a 	add.w	r2, r4, #26
 8004c06:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004c08:	9306      	str	r3, [sp, #24]
 8004c0a:	eba3 0309 	sub.w	r3, r3, r9
 8004c0e:	455b      	cmp	r3, fp
 8004c10:	dc31      	bgt.n	8004c76 <_printf_float+0x36e>
 8004c12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c14:	459a      	cmp	sl, r3
 8004c16:	dc3a      	bgt.n	8004c8e <_printf_float+0x386>
 8004c18:	6823      	ldr	r3, [r4, #0]
 8004c1a:	07da      	lsls	r2, r3, #31
 8004c1c:	d437      	bmi.n	8004c8e <_printf_float+0x386>
 8004c1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c20:	ebaa 0903 	sub.w	r9, sl, r3
 8004c24:	9b06      	ldr	r3, [sp, #24]
 8004c26:	ebaa 0303 	sub.w	r3, sl, r3
 8004c2a:	4599      	cmp	r9, r3
 8004c2c:	bfa8      	it	ge
 8004c2e:	4699      	movge	r9, r3
 8004c30:	f1b9 0f00 	cmp.w	r9, #0
 8004c34:	dc33      	bgt.n	8004c9e <_printf_float+0x396>
 8004c36:	f04f 0800 	mov.w	r8, #0
 8004c3a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004c3e:	f104 0b1a 	add.w	fp, r4, #26
 8004c42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c44:	ebaa 0303 	sub.w	r3, sl, r3
 8004c48:	eba3 0309 	sub.w	r3, r3, r9
 8004c4c:	4543      	cmp	r3, r8
 8004c4e:	f77f af79 	ble.w	8004b44 <_printf_float+0x23c>
 8004c52:	2301      	movs	r3, #1
 8004c54:	465a      	mov	r2, fp
 8004c56:	4631      	mov	r1, r6
 8004c58:	4628      	mov	r0, r5
 8004c5a:	47b8      	blx	r7
 8004c5c:	3001      	adds	r0, #1
 8004c5e:	f43f aeae 	beq.w	80049be <_printf_float+0xb6>
 8004c62:	f108 0801 	add.w	r8, r8, #1
 8004c66:	e7ec      	b.n	8004c42 <_printf_float+0x33a>
 8004c68:	4642      	mov	r2, r8
 8004c6a:	4631      	mov	r1, r6
 8004c6c:	4628      	mov	r0, r5
 8004c6e:	47b8      	blx	r7
 8004c70:	3001      	adds	r0, #1
 8004c72:	d1c2      	bne.n	8004bfa <_printf_float+0x2f2>
 8004c74:	e6a3      	b.n	80049be <_printf_float+0xb6>
 8004c76:	2301      	movs	r3, #1
 8004c78:	4631      	mov	r1, r6
 8004c7a:	4628      	mov	r0, r5
 8004c7c:	9206      	str	r2, [sp, #24]
 8004c7e:	47b8      	blx	r7
 8004c80:	3001      	adds	r0, #1
 8004c82:	f43f ae9c 	beq.w	80049be <_printf_float+0xb6>
 8004c86:	9a06      	ldr	r2, [sp, #24]
 8004c88:	f10b 0b01 	add.w	fp, fp, #1
 8004c8c:	e7bb      	b.n	8004c06 <_printf_float+0x2fe>
 8004c8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c92:	4631      	mov	r1, r6
 8004c94:	4628      	mov	r0, r5
 8004c96:	47b8      	blx	r7
 8004c98:	3001      	adds	r0, #1
 8004c9a:	d1c0      	bne.n	8004c1e <_printf_float+0x316>
 8004c9c:	e68f      	b.n	80049be <_printf_float+0xb6>
 8004c9e:	9a06      	ldr	r2, [sp, #24]
 8004ca0:	464b      	mov	r3, r9
 8004ca2:	4442      	add	r2, r8
 8004ca4:	4631      	mov	r1, r6
 8004ca6:	4628      	mov	r0, r5
 8004ca8:	47b8      	blx	r7
 8004caa:	3001      	adds	r0, #1
 8004cac:	d1c3      	bne.n	8004c36 <_printf_float+0x32e>
 8004cae:	e686      	b.n	80049be <_printf_float+0xb6>
 8004cb0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004cb4:	f1ba 0f01 	cmp.w	sl, #1
 8004cb8:	dc01      	bgt.n	8004cbe <_printf_float+0x3b6>
 8004cba:	07db      	lsls	r3, r3, #31
 8004cbc:	d536      	bpl.n	8004d2c <_printf_float+0x424>
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	4642      	mov	r2, r8
 8004cc2:	4631      	mov	r1, r6
 8004cc4:	4628      	mov	r0, r5
 8004cc6:	47b8      	blx	r7
 8004cc8:	3001      	adds	r0, #1
 8004cca:	f43f ae78 	beq.w	80049be <_printf_float+0xb6>
 8004cce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004cd2:	4631      	mov	r1, r6
 8004cd4:	4628      	mov	r0, r5
 8004cd6:	47b8      	blx	r7
 8004cd8:	3001      	adds	r0, #1
 8004cda:	f43f ae70 	beq.w	80049be <_printf_float+0xb6>
 8004cde:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004cea:	f7fb feed 	bl	8000ac8 <__aeabi_dcmpeq>
 8004cee:	b9c0      	cbnz	r0, 8004d22 <_printf_float+0x41a>
 8004cf0:	4653      	mov	r3, sl
 8004cf2:	f108 0201 	add.w	r2, r8, #1
 8004cf6:	4631      	mov	r1, r6
 8004cf8:	4628      	mov	r0, r5
 8004cfa:	47b8      	blx	r7
 8004cfc:	3001      	adds	r0, #1
 8004cfe:	d10c      	bne.n	8004d1a <_printf_float+0x412>
 8004d00:	e65d      	b.n	80049be <_printf_float+0xb6>
 8004d02:	2301      	movs	r3, #1
 8004d04:	465a      	mov	r2, fp
 8004d06:	4631      	mov	r1, r6
 8004d08:	4628      	mov	r0, r5
 8004d0a:	47b8      	blx	r7
 8004d0c:	3001      	adds	r0, #1
 8004d0e:	f43f ae56 	beq.w	80049be <_printf_float+0xb6>
 8004d12:	f108 0801 	add.w	r8, r8, #1
 8004d16:	45d0      	cmp	r8, sl
 8004d18:	dbf3      	blt.n	8004d02 <_printf_float+0x3fa>
 8004d1a:	464b      	mov	r3, r9
 8004d1c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004d20:	e6df      	b.n	8004ae2 <_printf_float+0x1da>
 8004d22:	f04f 0800 	mov.w	r8, #0
 8004d26:	f104 0b1a 	add.w	fp, r4, #26
 8004d2a:	e7f4      	b.n	8004d16 <_printf_float+0x40e>
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	4642      	mov	r2, r8
 8004d30:	e7e1      	b.n	8004cf6 <_printf_float+0x3ee>
 8004d32:	2301      	movs	r3, #1
 8004d34:	464a      	mov	r2, r9
 8004d36:	4631      	mov	r1, r6
 8004d38:	4628      	mov	r0, r5
 8004d3a:	47b8      	blx	r7
 8004d3c:	3001      	adds	r0, #1
 8004d3e:	f43f ae3e 	beq.w	80049be <_printf_float+0xb6>
 8004d42:	f108 0801 	add.w	r8, r8, #1
 8004d46:	68e3      	ldr	r3, [r4, #12]
 8004d48:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004d4a:	1a5b      	subs	r3, r3, r1
 8004d4c:	4543      	cmp	r3, r8
 8004d4e:	dcf0      	bgt.n	8004d32 <_printf_float+0x42a>
 8004d50:	e6fc      	b.n	8004b4c <_printf_float+0x244>
 8004d52:	f04f 0800 	mov.w	r8, #0
 8004d56:	f104 0919 	add.w	r9, r4, #25
 8004d5a:	e7f4      	b.n	8004d46 <_printf_float+0x43e>

08004d5c <_printf_common>:
 8004d5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d60:	4616      	mov	r6, r2
 8004d62:	4698      	mov	r8, r3
 8004d64:	688a      	ldr	r2, [r1, #8]
 8004d66:	690b      	ldr	r3, [r1, #16]
 8004d68:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	bfb8      	it	lt
 8004d70:	4613      	movlt	r3, r2
 8004d72:	6033      	str	r3, [r6, #0]
 8004d74:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004d78:	4607      	mov	r7, r0
 8004d7a:	460c      	mov	r4, r1
 8004d7c:	b10a      	cbz	r2, 8004d82 <_printf_common+0x26>
 8004d7e:	3301      	adds	r3, #1
 8004d80:	6033      	str	r3, [r6, #0]
 8004d82:	6823      	ldr	r3, [r4, #0]
 8004d84:	0699      	lsls	r1, r3, #26
 8004d86:	bf42      	ittt	mi
 8004d88:	6833      	ldrmi	r3, [r6, #0]
 8004d8a:	3302      	addmi	r3, #2
 8004d8c:	6033      	strmi	r3, [r6, #0]
 8004d8e:	6825      	ldr	r5, [r4, #0]
 8004d90:	f015 0506 	ands.w	r5, r5, #6
 8004d94:	d106      	bne.n	8004da4 <_printf_common+0x48>
 8004d96:	f104 0a19 	add.w	sl, r4, #25
 8004d9a:	68e3      	ldr	r3, [r4, #12]
 8004d9c:	6832      	ldr	r2, [r6, #0]
 8004d9e:	1a9b      	subs	r3, r3, r2
 8004da0:	42ab      	cmp	r3, r5
 8004da2:	dc26      	bgt.n	8004df2 <_printf_common+0x96>
 8004da4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004da8:	6822      	ldr	r2, [r4, #0]
 8004daa:	3b00      	subs	r3, #0
 8004dac:	bf18      	it	ne
 8004dae:	2301      	movne	r3, #1
 8004db0:	0692      	lsls	r2, r2, #26
 8004db2:	d42b      	bmi.n	8004e0c <_printf_common+0xb0>
 8004db4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004db8:	4641      	mov	r1, r8
 8004dba:	4638      	mov	r0, r7
 8004dbc:	47c8      	blx	r9
 8004dbe:	3001      	adds	r0, #1
 8004dc0:	d01e      	beq.n	8004e00 <_printf_common+0xa4>
 8004dc2:	6823      	ldr	r3, [r4, #0]
 8004dc4:	6922      	ldr	r2, [r4, #16]
 8004dc6:	f003 0306 	and.w	r3, r3, #6
 8004dca:	2b04      	cmp	r3, #4
 8004dcc:	bf02      	ittt	eq
 8004dce:	68e5      	ldreq	r5, [r4, #12]
 8004dd0:	6833      	ldreq	r3, [r6, #0]
 8004dd2:	1aed      	subeq	r5, r5, r3
 8004dd4:	68a3      	ldr	r3, [r4, #8]
 8004dd6:	bf0c      	ite	eq
 8004dd8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ddc:	2500      	movne	r5, #0
 8004dde:	4293      	cmp	r3, r2
 8004de0:	bfc4      	itt	gt
 8004de2:	1a9b      	subgt	r3, r3, r2
 8004de4:	18ed      	addgt	r5, r5, r3
 8004de6:	2600      	movs	r6, #0
 8004de8:	341a      	adds	r4, #26
 8004dea:	42b5      	cmp	r5, r6
 8004dec:	d11a      	bne.n	8004e24 <_printf_common+0xc8>
 8004dee:	2000      	movs	r0, #0
 8004df0:	e008      	b.n	8004e04 <_printf_common+0xa8>
 8004df2:	2301      	movs	r3, #1
 8004df4:	4652      	mov	r2, sl
 8004df6:	4641      	mov	r1, r8
 8004df8:	4638      	mov	r0, r7
 8004dfa:	47c8      	blx	r9
 8004dfc:	3001      	adds	r0, #1
 8004dfe:	d103      	bne.n	8004e08 <_printf_common+0xac>
 8004e00:	f04f 30ff 	mov.w	r0, #4294967295
 8004e04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e08:	3501      	adds	r5, #1
 8004e0a:	e7c6      	b.n	8004d9a <_printf_common+0x3e>
 8004e0c:	18e1      	adds	r1, r4, r3
 8004e0e:	1c5a      	adds	r2, r3, #1
 8004e10:	2030      	movs	r0, #48	@ 0x30
 8004e12:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004e16:	4422      	add	r2, r4
 8004e18:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004e1c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004e20:	3302      	adds	r3, #2
 8004e22:	e7c7      	b.n	8004db4 <_printf_common+0x58>
 8004e24:	2301      	movs	r3, #1
 8004e26:	4622      	mov	r2, r4
 8004e28:	4641      	mov	r1, r8
 8004e2a:	4638      	mov	r0, r7
 8004e2c:	47c8      	blx	r9
 8004e2e:	3001      	adds	r0, #1
 8004e30:	d0e6      	beq.n	8004e00 <_printf_common+0xa4>
 8004e32:	3601      	adds	r6, #1
 8004e34:	e7d9      	b.n	8004dea <_printf_common+0x8e>
	...

08004e38 <_printf_i>:
 8004e38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e3c:	7e0f      	ldrb	r7, [r1, #24]
 8004e3e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004e40:	2f78      	cmp	r7, #120	@ 0x78
 8004e42:	4691      	mov	r9, r2
 8004e44:	4680      	mov	r8, r0
 8004e46:	460c      	mov	r4, r1
 8004e48:	469a      	mov	sl, r3
 8004e4a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004e4e:	d807      	bhi.n	8004e60 <_printf_i+0x28>
 8004e50:	2f62      	cmp	r7, #98	@ 0x62
 8004e52:	d80a      	bhi.n	8004e6a <_printf_i+0x32>
 8004e54:	2f00      	cmp	r7, #0
 8004e56:	f000 80d2 	beq.w	8004ffe <_printf_i+0x1c6>
 8004e5a:	2f58      	cmp	r7, #88	@ 0x58
 8004e5c:	f000 80b9 	beq.w	8004fd2 <_printf_i+0x19a>
 8004e60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004e64:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004e68:	e03a      	b.n	8004ee0 <_printf_i+0xa8>
 8004e6a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004e6e:	2b15      	cmp	r3, #21
 8004e70:	d8f6      	bhi.n	8004e60 <_printf_i+0x28>
 8004e72:	a101      	add	r1, pc, #4	@ (adr r1, 8004e78 <_printf_i+0x40>)
 8004e74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004e78:	08004ed1 	.word	0x08004ed1
 8004e7c:	08004ee5 	.word	0x08004ee5
 8004e80:	08004e61 	.word	0x08004e61
 8004e84:	08004e61 	.word	0x08004e61
 8004e88:	08004e61 	.word	0x08004e61
 8004e8c:	08004e61 	.word	0x08004e61
 8004e90:	08004ee5 	.word	0x08004ee5
 8004e94:	08004e61 	.word	0x08004e61
 8004e98:	08004e61 	.word	0x08004e61
 8004e9c:	08004e61 	.word	0x08004e61
 8004ea0:	08004e61 	.word	0x08004e61
 8004ea4:	08004fe5 	.word	0x08004fe5
 8004ea8:	08004f0f 	.word	0x08004f0f
 8004eac:	08004f9f 	.word	0x08004f9f
 8004eb0:	08004e61 	.word	0x08004e61
 8004eb4:	08004e61 	.word	0x08004e61
 8004eb8:	08005007 	.word	0x08005007
 8004ebc:	08004e61 	.word	0x08004e61
 8004ec0:	08004f0f 	.word	0x08004f0f
 8004ec4:	08004e61 	.word	0x08004e61
 8004ec8:	08004e61 	.word	0x08004e61
 8004ecc:	08004fa7 	.word	0x08004fa7
 8004ed0:	6833      	ldr	r3, [r6, #0]
 8004ed2:	1d1a      	adds	r2, r3, #4
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	6032      	str	r2, [r6, #0]
 8004ed8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004edc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	e09d      	b.n	8005020 <_printf_i+0x1e8>
 8004ee4:	6833      	ldr	r3, [r6, #0]
 8004ee6:	6820      	ldr	r0, [r4, #0]
 8004ee8:	1d19      	adds	r1, r3, #4
 8004eea:	6031      	str	r1, [r6, #0]
 8004eec:	0606      	lsls	r6, r0, #24
 8004eee:	d501      	bpl.n	8004ef4 <_printf_i+0xbc>
 8004ef0:	681d      	ldr	r5, [r3, #0]
 8004ef2:	e003      	b.n	8004efc <_printf_i+0xc4>
 8004ef4:	0645      	lsls	r5, r0, #25
 8004ef6:	d5fb      	bpl.n	8004ef0 <_printf_i+0xb8>
 8004ef8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004efc:	2d00      	cmp	r5, #0
 8004efe:	da03      	bge.n	8004f08 <_printf_i+0xd0>
 8004f00:	232d      	movs	r3, #45	@ 0x2d
 8004f02:	426d      	negs	r5, r5
 8004f04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f08:	4859      	ldr	r0, [pc, #356]	@ (8005070 <_printf_i+0x238>)
 8004f0a:	230a      	movs	r3, #10
 8004f0c:	e011      	b.n	8004f32 <_printf_i+0xfa>
 8004f0e:	6821      	ldr	r1, [r4, #0]
 8004f10:	6833      	ldr	r3, [r6, #0]
 8004f12:	0608      	lsls	r0, r1, #24
 8004f14:	f853 5b04 	ldr.w	r5, [r3], #4
 8004f18:	d402      	bmi.n	8004f20 <_printf_i+0xe8>
 8004f1a:	0649      	lsls	r1, r1, #25
 8004f1c:	bf48      	it	mi
 8004f1e:	b2ad      	uxthmi	r5, r5
 8004f20:	2f6f      	cmp	r7, #111	@ 0x6f
 8004f22:	4853      	ldr	r0, [pc, #332]	@ (8005070 <_printf_i+0x238>)
 8004f24:	6033      	str	r3, [r6, #0]
 8004f26:	bf14      	ite	ne
 8004f28:	230a      	movne	r3, #10
 8004f2a:	2308      	moveq	r3, #8
 8004f2c:	2100      	movs	r1, #0
 8004f2e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004f32:	6866      	ldr	r6, [r4, #4]
 8004f34:	60a6      	str	r6, [r4, #8]
 8004f36:	2e00      	cmp	r6, #0
 8004f38:	bfa2      	ittt	ge
 8004f3a:	6821      	ldrge	r1, [r4, #0]
 8004f3c:	f021 0104 	bicge.w	r1, r1, #4
 8004f40:	6021      	strge	r1, [r4, #0]
 8004f42:	b90d      	cbnz	r5, 8004f48 <_printf_i+0x110>
 8004f44:	2e00      	cmp	r6, #0
 8004f46:	d04b      	beq.n	8004fe0 <_printf_i+0x1a8>
 8004f48:	4616      	mov	r6, r2
 8004f4a:	fbb5 f1f3 	udiv	r1, r5, r3
 8004f4e:	fb03 5711 	mls	r7, r3, r1, r5
 8004f52:	5dc7      	ldrb	r7, [r0, r7]
 8004f54:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004f58:	462f      	mov	r7, r5
 8004f5a:	42bb      	cmp	r3, r7
 8004f5c:	460d      	mov	r5, r1
 8004f5e:	d9f4      	bls.n	8004f4a <_printf_i+0x112>
 8004f60:	2b08      	cmp	r3, #8
 8004f62:	d10b      	bne.n	8004f7c <_printf_i+0x144>
 8004f64:	6823      	ldr	r3, [r4, #0]
 8004f66:	07df      	lsls	r7, r3, #31
 8004f68:	d508      	bpl.n	8004f7c <_printf_i+0x144>
 8004f6a:	6923      	ldr	r3, [r4, #16]
 8004f6c:	6861      	ldr	r1, [r4, #4]
 8004f6e:	4299      	cmp	r1, r3
 8004f70:	bfde      	ittt	le
 8004f72:	2330      	movle	r3, #48	@ 0x30
 8004f74:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004f78:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004f7c:	1b92      	subs	r2, r2, r6
 8004f7e:	6122      	str	r2, [r4, #16]
 8004f80:	f8cd a000 	str.w	sl, [sp]
 8004f84:	464b      	mov	r3, r9
 8004f86:	aa03      	add	r2, sp, #12
 8004f88:	4621      	mov	r1, r4
 8004f8a:	4640      	mov	r0, r8
 8004f8c:	f7ff fee6 	bl	8004d5c <_printf_common>
 8004f90:	3001      	adds	r0, #1
 8004f92:	d14a      	bne.n	800502a <_printf_i+0x1f2>
 8004f94:	f04f 30ff 	mov.w	r0, #4294967295
 8004f98:	b004      	add	sp, #16
 8004f9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f9e:	6823      	ldr	r3, [r4, #0]
 8004fa0:	f043 0320 	orr.w	r3, r3, #32
 8004fa4:	6023      	str	r3, [r4, #0]
 8004fa6:	4833      	ldr	r0, [pc, #204]	@ (8005074 <_printf_i+0x23c>)
 8004fa8:	2778      	movs	r7, #120	@ 0x78
 8004faa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004fae:	6823      	ldr	r3, [r4, #0]
 8004fb0:	6831      	ldr	r1, [r6, #0]
 8004fb2:	061f      	lsls	r7, r3, #24
 8004fb4:	f851 5b04 	ldr.w	r5, [r1], #4
 8004fb8:	d402      	bmi.n	8004fc0 <_printf_i+0x188>
 8004fba:	065f      	lsls	r7, r3, #25
 8004fbc:	bf48      	it	mi
 8004fbe:	b2ad      	uxthmi	r5, r5
 8004fc0:	6031      	str	r1, [r6, #0]
 8004fc2:	07d9      	lsls	r1, r3, #31
 8004fc4:	bf44      	itt	mi
 8004fc6:	f043 0320 	orrmi.w	r3, r3, #32
 8004fca:	6023      	strmi	r3, [r4, #0]
 8004fcc:	b11d      	cbz	r5, 8004fd6 <_printf_i+0x19e>
 8004fce:	2310      	movs	r3, #16
 8004fd0:	e7ac      	b.n	8004f2c <_printf_i+0xf4>
 8004fd2:	4827      	ldr	r0, [pc, #156]	@ (8005070 <_printf_i+0x238>)
 8004fd4:	e7e9      	b.n	8004faa <_printf_i+0x172>
 8004fd6:	6823      	ldr	r3, [r4, #0]
 8004fd8:	f023 0320 	bic.w	r3, r3, #32
 8004fdc:	6023      	str	r3, [r4, #0]
 8004fde:	e7f6      	b.n	8004fce <_printf_i+0x196>
 8004fe0:	4616      	mov	r6, r2
 8004fe2:	e7bd      	b.n	8004f60 <_printf_i+0x128>
 8004fe4:	6833      	ldr	r3, [r6, #0]
 8004fe6:	6825      	ldr	r5, [r4, #0]
 8004fe8:	6961      	ldr	r1, [r4, #20]
 8004fea:	1d18      	adds	r0, r3, #4
 8004fec:	6030      	str	r0, [r6, #0]
 8004fee:	062e      	lsls	r6, r5, #24
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	d501      	bpl.n	8004ff8 <_printf_i+0x1c0>
 8004ff4:	6019      	str	r1, [r3, #0]
 8004ff6:	e002      	b.n	8004ffe <_printf_i+0x1c6>
 8004ff8:	0668      	lsls	r0, r5, #25
 8004ffa:	d5fb      	bpl.n	8004ff4 <_printf_i+0x1bc>
 8004ffc:	8019      	strh	r1, [r3, #0]
 8004ffe:	2300      	movs	r3, #0
 8005000:	6123      	str	r3, [r4, #16]
 8005002:	4616      	mov	r6, r2
 8005004:	e7bc      	b.n	8004f80 <_printf_i+0x148>
 8005006:	6833      	ldr	r3, [r6, #0]
 8005008:	1d1a      	adds	r2, r3, #4
 800500a:	6032      	str	r2, [r6, #0]
 800500c:	681e      	ldr	r6, [r3, #0]
 800500e:	6862      	ldr	r2, [r4, #4]
 8005010:	2100      	movs	r1, #0
 8005012:	4630      	mov	r0, r6
 8005014:	f7fb f8dc 	bl	80001d0 <memchr>
 8005018:	b108      	cbz	r0, 800501e <_printf_i+0x1e6>
 800501a:	1b80      	subs	r0, r0, r6
 800501c:	6060      	str	r0, [r4, #4]
 800501e:	6863      	ldr	r3, [r4, #4]
 8005020:	6123      	str	r3, [r4, #16]
 8005022:	2300      	movs	r3, #0
 8005024:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005028:	e7aa      	b.n	8004f80 <_printf_i+0x148>
 800502a:	6923      	ldr	r3, [r4, #16]
 800502c:	4632      	mov	r2, r6
 800502e:	4649      	mov	r1, r9
 8005030:	4640      	mov	r0, r8
 8005032:	47d0      	blx	sl
 8005034:	3001      	adds	r0, #1
 8005036:	d0ad      	beq.n	8004f94 <_printf_i+0x15c>
 8005038:	6823      	ldr	r3, [r4, #0]
 800503a:	079b      	lsls	r3, r3, #30
 800503c:	d413      	bmi.n	8005066 <_printf_i+0x22e>
 800503e:	68e0      	ldr	r0, [r4, #12]
 8005040:	9b03      	ldr	r3, [sp, #12]
 8005042:	4298      	cmp	r0, r3
 8005044:	bfb8      	it	lt
 8005046:	4618      	movlt	r0, r3
 8005048:	e7a6      	b.n	8004f98 <_printf_i+0x160>
 800504a:	2301      	movs	r3, #1
 800504c:	4632      	mov	r2, r6
 800504e:	4649      	mov	r1, r9
 8005050:	4640      	mov	r0, r8
 8005052:	47d0      	blx	sl
 8005054:	3001      	adds	r0, #1
 8005056:	d09d      	beq.n	8004f94 <_printf_i+0x15c>
 8005058:	3501      	adds	r5, #1
 800505a:	68e3      	ldr	r3, [r4, #12]
 800505c:	9903      	ldr	r1, [sp, #12]
 800505e:	1a5b      	subs	r3, r3, r1
 8005060:	42ab      	cmp	r3, r5
 8005062:	dcf2      	bgt.n	800504a <_printf_i+0x212>
 8005064:	e7eb      	b.n	800503e <_printf_i+0x206>
 8005066:	2500      	movs	r5, #0
 8005068:	f104 0619 	add.w	r6, r4, #25
 800506c:	e7f5      	b.n	800505a <_printf_i+0x222>
 800506e:	bf00      	nop
 8005070:	08007321 	.word	0x08007321
 8005074:	08007332 	.word	0x08007332

08005078 <std>:
 8005078:	2300      	movs	r3, #0
 800507a:	b510      	push	{r4, lr}
 800507c:	4604      	mov	r4, r0
 800507e:	e9c0 3300 	strd	r3, r3, [r0]
 8005082:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005086:	6083      	str	r3, [r0, #8]
 8005088:	8181      	strh	r1, [r0, #12]
 800508a:	6643      	str	r3, [r0, #100]	@ 0x64
 800508c:	81c2      	strh	r2, [r0, #14]
 800508e:	6183      	str	r3, [r0, #24]
 8005090:	4619      	mov	r1, r3
 8005092:	2208      	movs	r2, #8
 8005094:	305c      	adds	r0, #92	@ 0x5c
 8005096:	f000 f9f9 	bl	800548c <memset>
 800509a:	4b0d      	ldr	r3, [pc, #52]	@ (80050d0 <std+0x58>)
 800509c:	6263      	str	r3, [r4, #36]	@ 0x24
 800509e:	4b0d      	ldr	r3, [pc, #52]	@ (80050d4 <std+0x5c>)
 80050a0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80050a2:	4b0d      	ldr	r3, [pc, #52]	@ (80050d8 <std+0x60>)
 80050a4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80050a6:	4b0d      	ldr	r3, [pc, #52]	@ (80050dc <std+0x64>)
 80050a8:	6323      	str	r3, [r4, #48]	@ 0x30
 80050aa:	4b0d      	ldr	r3, [pc, #52]	@ (80050e0 <std+0x68>)
 80050ac:	6224      	str	r4, [r4, #32]
 80050ae:	429c      	cmp	r4, r3
 80050b0:	d006      	beq.n	80050c0 <std+0x48>
 80050b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80050b6:	4294      	cmp	r4, r2
 80050b8:	d002      	beq.n	80050c0 <std+0x48>
 80050ba:	33d0      	adds	r3, #208	@ 0xd0
 80050bc:	429c      	cmp	r4, r3
 80050be:	d105      	bne.n	80050cc <std+0x54>
 80050c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80050c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050c8:	f000 ba5c 	b.w	8005584 <__retarget_lock_init_recursive>
 80050cc:	bd10      	pop	{r4, pc}
 80050ce:	bf00      	nop
 80050d0:	080052dd 	.word	0x080052dd
 80050d4:	080052ff 	.word	0x080052ff
 80050d8:	08005337 	.word	0x08005337
 80050dc:	0800535b 	.word	0x0800535b
 80050e0:	200002b0 	.word	0x200002b0

080050e4 <stdio_exit_handler>:
 80050e4:	4a02      	ldr	r2, [pc, #8]	@ (80050f0 <stdio_exit_handler+0xc>)
 80050e6:	4903      	ldr	r1, [pc, #12]	@ (80050f4 <stdio_exit_handler+0x10>)
 80050e8:	4803      	ldr	r0, [pc, #12]	@ (80050f8 <stdio_exit_handler+0x14>)
 80050ea:	f000 b869 	b.w	80051c0 <_fwalk_sglue>
 80050ee:	bf00      	nop
 80050f0:	2000000c 	.word	0x2000000c
 80050f4:	08006eb9 	.word	0x08006eb9
 80050f8:	2000001c 	.word	0x2000001c

080050fc <cleanup_stdio>:
 80050fc:	6841      	ldr	r1, [r0, #4]
 80050fe:	4b0c      	ldr	r3, [pc, #48]	@ (8005130 <cleanup_stdio+0x34>)
 8005100:	4299      	cmp	r1, r3
 8005102:	b510      	push	{r4, lr}
 8005104:	4604      	mov	r4, r0
 8005106:	d001      	beq.n	800510c <cleanup_stdio+0x10>
 8005108:	f001 fed6 	bl	8006eb8 <_fflush_r>
 800510c:	68a1      	ldr	r1, [r4, #8]
 800510e:	4b09      	ldr	r3, [pc, #36]	@ (8005134 <cleanup_stdio+0x38>)
 8005110:	4299      	cmp	r1, r3
 8005112:	d002      	beq.n	800511a <cleanup_stdio+0x1e>
 8005114:	4620      	mov	r0, r4
 8005116:	f001 fecf 	bl	8006eb8 <_fflush_r>
 800511a:	68e1      	ldr	r1, [r4, #12]
 800511c:	4b06      	ldr	r3, [pc, #24]	@ (8005138 <cleanup_stdio+0x3c>)
 800511e:	4299      	cmp	r1, r3
 8005120:	d004      	beq.n	800512c <cleanup_stdio+0x30>
 8005122:	4620      	mov	r0, r4
 8005124:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005128:	f001 bec6 	b.w	8006eb8 <_fflush_r>
 800512c:	bd10      	pop	{r4, pc}
 800512e:	bf00      	nop
 8005130:	200002b0 	.word	0x200002b0
 8005134:	20000318 	.word	0x20000318
 8005138:	20000380 	.word	0x20000380

0800513c <global_stdio_init.part.0>:
 800513c:	b510      	push	{r4, lr}
 800513e:	4b0b      	ldr	r3, [pc, #44]	@ (800516c <global_stdio_init.part.0+0x30>)
 8005140:	4c0b      	ldr	r4, [pc, #44]	@ (8005170 <global_stdio_init.part.0+0x34>)
 8005142:	4a0c      	ldr	r2, [pc, #48]	@ (8005174 <global_stdio_init.part.0+0x38>)
 8005144:	601a      	str	r2, [r3, #0]
 8005146:	4620      	mov	r0, r4
 8005148:	2200      	movs	r2, #0
 800514a:	2104      	movs	r1, #4
 800514c:	f7ff ff94 	bl	8005078 <std>
 8005150:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005154:	2201      	movs	r2, #1
 8005156:	2109      	movs	r1, #9
 8005158:	f7ff ff8e 	bl	8005078 <std>
 800515c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005160:	2202      	movs	r2, #2
 8005162:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005166:	2112      	movs	r1, #18
 8005168:	f7ff bf86 	b.w	8005078 <std>
 800516c:	200003e8 	.word	0x200003e8
 8005170:	200002b0 	.word	0x200002b0
 8005174:	080050e5 	.word	0x080050e5

08005178 <__sfp_lock_acquire>:
 8005178:	4801      	ldr	r0, [pc, #4]	@ (8005180 <__sfp_lock_acquire+0x8>)
 800517a:	f000 ba04 	b.w	8005586 <__retarget_lock_acquire_recursive>
 800517e:	bf00      	nop
 8005180:	200003f1 	.word	0x200003f1

08005184 <__sfp_lock_release>:
 8005184:	4801      	ldr	r0, [pc, #4]	@ (800518c <__sfp_lock_release+0x8>)
 8005186:	f000 b9ff 	b.w	8005588 <__retarget_lock_release_recursive>
 800518a:	bf00      	nop
 800518c:	200003f1 	.word	0x200003f1

08005190 <__sinit>:
 8005190:	b510      	push	{r4, lr}
 8005192:	4604      	mov	r4, r0
 8005194:	f7ff fff0 	bl	8005178 <__sfp_lock_acquire>
 8005198:	6a23      	ldr	r3, [r4, #32]
 800519a:	b11b      	cbz	r3, 80051a4 <__sinit+0x14>
 800519c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051a0:	f7ff bff0 	b.w	8005184 <__sfp_lock_release>
 80051a4:	4b04      	ldr	r3, [pc, #16]	@ (80051b8 <__sinit+0x28>)
 80051a6:	6223      	str	r3, [r4, #32]
 80051a8:	4b04      	ldr	r3, [pc, #16]	@ (80051bc <__sinit+0x2c>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d1f5      	bne.n	800519c <__sinit+0xc>
 80051b0:	f7ff ffc4 	bl	800513c <global_stdio_init.part.0>
 80051b4:	e7f2      	b.n	800519c <__sinit+0xc>
 80051b6:	bf00      	nop
 80051b8:	080050fd 	.word	0x080050fd
 80051bc:	200003e8 	.word	0x200003e8

080051c0 <_fwalk_sglue>:
 80051c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051c4:	4607      	mov	r7, r0
 80051c6:	4688      	mov	r8, r1
 80051c8:	4614      	mov	r4, r2
 80051ca:	2600      	movs	r6, #0
 80051cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80051d0:	f1b9 0901 	subs.w	r9, r9, #1
 80051d4:	d505      	bpl.n	80051e2 <_fwalk_sglue+0x22>
 80051d6:	6824      	ldr	r4, [r4, #0]
 80051d8:	2c00      	cmp	r4, #0
 80051da:	d1f7      	bne.n	80051cc <_fwalk_sglue+0xc>
 80051dc:	4630      	mov	r0, r6
 80051de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80051e2:	89ab      	ldrh	r3, [r5, #12]
 80051e4:	2b01      	cmp	r3, #1
 80051e6:	d907      	bls.n	80051f8 <_fwalk_sglue+0x38>
 80051e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80051ec:	3301      	adds	r3, #1
 80051ee:	d003      	beq.n	80051f8 <_fwalk_sglue+0x38>
 80051f0:	4629      	mov	r1, r5
 80051f2:	4638      	mov	r0, r7
 80051f4:	47c0      	blx	r8
 80051f6:	4306      	orrs	r6, r0
 80051f8:	3568      	adds	r5, #104	@ 0x68
 80051fa:	e7e9      	b.n	80051d0 <_fwalk_sglue+0x10>

080051fc <iprintf>:
 80051fc:	b40f      	push	{r0, r1, r2, r3}
 80051fe:	b507      	push	{r0, r1, r2, lr}
 8005200:	4906      	ldr	r1, [pc, #24]	@ (800521c <iprintf+0x20>)
 8005202:	ab04      	add	r3, sp, #16
 8005204:	6808      	ldr	r0, [r1, #0]
 8005206:	f853 2b04 	ldr.w	r2, [r3], #4
 800520a:	6881      	ldr	r1, [r0, #8]
 800520c:	9301      	str	r3, [sp, #4]
 800520e:	f001 fcb7 	bl	8006b80 <_vfiprintf_r>
 8005212:	b003      	add	sp, #12
 8005214:	f85d eb04 	ldr.w	lr, [sp], #4
 8005218:	b004      	add	sp, #16
 800521a:	4770      	bx	lr
 800521c:	20000018 	.word	0x20000018

08005220 <_puts_r>:
 8005220:	6a03      	ldr	r3, [r0, #32]
 8005222:	b570      	push	{r4, r5, r6, lr}
 8005224:	6884      	ldr	r4, [r0, #8]
 8005226:	4605      	mov	r5, r0
 8005228:	460e      	mov	r6, r1
 800522a:	b90b      	cbnz	r3, 8005230 <_puts_r+0x10>
 800522c:	f7ff ffb0 	bl	8005190 <__sinit>
 8005230:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005232:	07db      	lsls	r3, r3, #31
 8005234:	d405      	bmi.n	8005242 <_puts_r+0x22>
 8005236:	89a3      	ldrh	r3, [r4, #12]
 8005238:	0598      	lsls	r0, r3, #22
 800523a:	d402      	bmi.n	8005242 <_puts_r+0x22>
 800523c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800523e:	f000 f9a2 	bl	8005586 <__retarget_lock_acquire_recursive>
 8005242:	89a3      	ldrh	r3, [r4, #12]
 8005244:	0719      	lsls	r1, r3, #28
 8005246:	d502      	bpl.n	800524e <_puts_r+0x2e>
 8005248:	6923      	ldr	r3, [r4, #16]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d135      	bne.n	80052ba <_puts_r+0x9a>
 800524e:	4621      	mov	r1, r4
 8005250:	4628      	mov	r0, r5
 8005252:	f000 f8c5 	bl	80053e0 <__swsetup_r>
 8005256:	b380      	cbz	r0, 80052ba <_puts_r+0x9a>
 8005258:	f04f 35ff 	mov.w	r5, #4294967295
 800525c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800525e:	07da      	lsls	r2, r3, #31
 8005260:	d405      	bmi.n	800526e <_puts_r+0x4e>
 8005262:	89a3      	ldrh	r3, [r4, #12]
 8005264:	059b      	lsls	r3, r3, #22
 8005266:	d402      	bmi.n	800526e <_puts_r+0x4e>
 8005268:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800526a:	f000 f98d 	bl	8005588 <__retarget_lock_release_recursive>
 800526e:	4628      	mov	r0, r5
 8005270:	bd70      	pop	{r4, r5, r6, pc}
 8005272:	2b00      	cmp	r3, #0
 8005274:	da04      	bge.n	8005280 <_puts_r+0x60>
 8005276:	69a2      	ldr	r2, [r4, #24]
 8005278:	429a      	cmp	r2, r3
 800527a:	dc17      	bgt.n	80052ac <_puts_r+0x8c>
 800527c:	290a      	cmp	r1, #10
 800527e:	d015      	beq.n	80052ac <_puts_r+0x8c>
 8005280:	6823      	ldr	r3, [r4, #0]
 8005282:	1c5a      	adds	r2, r3, #1
 8005284:	6022      	str	r2, [r4, #0]
 8005286:	7019      	strb	r1, [r3, #0]
 8005288:	68a3      	ldr	r3, [r4, #8]
 800528a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800528e:	3b01      	subs	r3, #1
 8005290:	60a3      	str	r3, [r4, #8]
 8005292:	2900      	cmp	r1, #0
 8005294:	d1ed      	bne.n	8005272 <_puts_r+0x52>
 8005296:	2b00      	cmp	r3, #0
 8005298:	da11      	bge.n	80052be <_puts_r+0x9e>
 800529a:	4622      	mov	r2, r4
 800529c:	210a      	movs	r1, #10
 800529e:	4628      	mov	r0, r5
 80052a0:	f000 f85f 	bl	8005362 <__swbuf_r>
 80052a4:	3001      	adds	r0, #1
 80052a6:	d0d7      	beq.n	8005258 <_puts_r+0x38>
 80052a8:	250a      	movs	r5, #10
 80052aa:	e7d7      	b.n	800525c <_puts_r+0x3c>
 80052ac:	4622      	mov	r2, r4
 80052ae:	4628      	mov	r0, r5
 80052b0:	f000 f857 	bl	8005362 <__swbuf_r>
 80052b4:	3001      	adds	r0, #1
 80052b6:	d1e7      	bne.n	8005288 <_puts_r+0x68>
 80052b8:	e7ce      	b.n	8005258 <_puts_r+0x38>
 80052ba:	3e01      	subs	r6, #1
 80052bc:	e7e4      	b.n	8005288 <_puts_r+0x68>
 80052be:	6823      	ldr	r3, [r4, #0]
 80052c0:	1c5a      	adds	r2, r3, #1
 80052c2:	6022      	str	r2, [r4, #0]
 80052c4:	220a      	movs	r2, #10
 80052c6:	701a      	strb	r2, [r3, #0]
 80052c8:	e7ee      	b.n	80052a8 <_puts_r+0x88>
	...

080052cc <puts>:
 80052cc:	4b02      	ldr	r3, [pc, #8]	@ (80052d8 <puts+0xc>)
 80052ce:	4601      	mov	r1, r0
 80052d0:	6818      	ldr	r0, [r3, #0]
 80052d2:	f7ff bfa5 	b.w	8005220 <_puts_r>
 80052d6:	bf00      	nop
 80052d8:	20000018 	.word	0x20000018

080052dc <__sread>:
 80052dc:	b510      	push	{r4, lr}
 80052de:	460c      	mov	r4, r1
 80052e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052e4:	f000 f900 	bl	80054e8 <_read_r>
 80052e8:	2800      	cmp	r0, #0
 80052ea:	bfab      	itete	ge
 80052ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80052ee:	89a3      	ldrhlt	r3, [r4, #12]
 80052f0:	181b      	addge	r3, r3, r0
 80052f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80052f6:	bfac      	ite	ge
 80052f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80052fa:	81a3      	strhlt	r3, [r4, #12]
 80052fc:	bd10      	pop	{r4, pc}

080052fe <__swrite>:
 80052fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005302:	461f      	mov	r7, r3
 8005304:	898b      	ldrh	r3, [r1, #12]
 8005306:	05db      	lsls	r3, r3, #23
 8005308:	4605      	mov	r5, r0
 800530a:	460c      	mov	r4, r1
 800530c:	4616      	mov	r6, r2
 800530e:	d505      	bpl.n	800531c <__swrite+0x1e>
 8005310:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005314:	2302      	movs	r3, #2
 8005316:	2200      	movs	r2, #0
 8005318:	f000 f8d4 	bl	80054c4 <_lseek_r>
 800531c:	89a3      	ldrh	r3, [r4, #12]
 800531e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005322:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005326:	81a3      	strh	r3, [r4, #12]
 8005328:	4632      	mov	r2, r6
 800532a:	463b      	mov	r3, r7
 800532c:	4628      	mov	r0, r5
 800532e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005332:	f000 b8eb 	b.w	800550c <_write_r>

08005336 <__sseek>:
 8005336:	b510      	push	{r4, lr}
 8005338:	460c      	mov	r4, r1
 800533a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800533e:	f000 f8c1 	bl	80054c4 <_lseek_r>
 8005342:	1c43      	adds	r3, r0, #1
 8005344:	89a3      	ldrh	r3, [r4, #12]
 8005346:	bf15      	itete	ne
 8005348:	6560      	strne	r0, [r4, #84]	@ 0x54
 800534a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800534e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005352:	81a3      	strheq	r3, [r4, #12]
 8005354:	bf18      	it	ne
 8005356:	81a3      	strhne	r3, [r4, #12]
 8005358:	bd10      	pop	{r4, pc}

0800535a <__sclose>:
 800535a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800535e:	f000 b8a1 	b.w	80054a4 <_close_r>

08005362 <__swbuf_r>:
 8005362:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005364:	460e      	mov	r6, r1
 8005366:	4614      	mov	r4, r2
 8005368:	4605      	mov	r5, r0
 800536a:	b118      	cbz	r0, 8005374 <__swbuf_r+0x12>
 800536c:	6a03      	ldr	r3, [r0, #32]
 800536e:	b90b      	cbnz	r3, 8005374 <__swbuf_r+0x12>
 8005370:	f7ff ff0e 	bl	8005190 <__sinit>
 8005374:	69a3      	ldr	r3, [r4, #24]
 8005376:	60a3      	str	r3, [r4, #8]
 8005378:	89a3      	ldrh	r3, [r4, #12]
 800537a:	071a      	lsls	r2, r3, #28
 800537c:	d501      	bpl.n	8005382 <__swbuf_r+0x20>
 800537e:	6923      	ldr	r3, [r4, #16]
 8005380:	b943      	cbnz	r3, 8005394 <__swbuf_r+0x32>
 8005382:	4621      	mov	r1, r4
 8005384:	4628      	mov	r0, r5
 8005386:	f000 f82b 	bl	80053e0 <__swsetup_r>
 800538a:	b118      	cbz	r0, 8005394 <__swbuf_r+0x32>
 800538c:	f04f 37ff 	mov.w	r7, #4294967295
 8005390:	4638      	mov	r0, r7
 8005392:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005394:	6823      	ldr	r3, [r4, #0]
 8005396:	6922      	ldr	r2, [r4, #16]
 8005398:	1a98      	subs	r0, r3, r2
 800539a:	6963      	ldr	r3, [r4, #20]
 800539c:	b2f6      	uxtb	r6, r6
 800539e:	4283      	cmp	r3, r0
 80053a0:	4637      	mov	r7, r6
 80053a2:	dc05      	bgt.n	80053b0 <__swbuf_r+0x4e>
 80053a4:	4621      	mov	r1, r4
 80053a6:	4628      	mov	r0, r5
 80053a8:	f001 fd86 	bl	8006eb8 <_fflush_r>
 80053ac:	2800      	cmp	r0, #0
 80053ae:	d1ed      	bne.n	800538c <__swbuf_r+0x2a>
 80053b0:	68a3      	ldr	r3, [r4, #8]
 80053b2:	3b01      	subs	r3, #1
 80053b4:	60a3      	str	r3, [r4, #8]
 80053b6:	6823      	ldr	r3, [r4, #0]
 80053b8:	1c5a      	adds	r2, r3, #1
 80053ba:	6022      	str	r2, [r4, #0]
 80053bc:	701e      	strb	r6, [r3, #0]
 80053be:	6962      	ldr	r2, [r4, #20]
 80053c0:	1c43      	adds	r3, r0, #1
 80053c2:	429a      	cmp	r2, r3
 80053c4:	d004      	beq.n	80053d0 <__swbuf_r+0x6e>
 80053c6:	89a3      	ldrh	r3, [r4, #12]
 80053c8:	07db      	lsls	r3, r3, #31
 80053ca:	d5e1      	bpl.n	8005390 <__swbuf_r+0x2e>
 80053cc:	2e0a      	cmp	r6, #10
 80053ce:	d1df      	bne.n	8005390 <__swbuf_r+0x2e>
 80053d0:	4621      	mov	r1, r4
 80053d2:	4628      	mov	r0, r5
 80053d4:	f001 fd70 	bl	8006eb8 <_fflush_r>
 80053d8:	2800      	cmp	r0, #0
 80053da:	d0d9      	beq.n	8005390 <__swbuf_r+0x2e>
 80053dc:	e7d6      	b.n	800538c <__swbuf_r+0x2a>
	...

080053e0 <__swsetup_r>:
 80053e0:	b538      	push	{r3, r4, r5, lr}
 80053e2:	4b29      	ldr	r3, [pc, #164]	@ (8005488 <__swsetup_r+0xa8>)
 80053e4:	4605      	mov	r5, r0
 80053e6:	6818      	ldr	r0, [r3, #0]
 80053e8:	460c      	mov	r4, r1
 80053ea:	b118      	cbz	r0, 80053f4 <__swsetup_r+0x14>
 80053ec:	6a03      	ldr	r3, [r0, #32]
 80053ee:	b90b      	cbnz	r3, 80053f4 <__swsetup_r+0x14>
 80053f0:	f7ff fece 	bl	8005190 <__sinit>
 80053f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053f8:	0719      	lsls	r1, r3, #28
 80053fa:	d422      	bmi.n	8005442 <__swsetup_r+0x62>
 80053fc:	06da      	lsls	r2, r3, #27
 80053fe:	d407      	bmi.n	8005410 <__swsetup_r+0x30>
 8005400:	2209      	movs	r2, #9
 8005402:	602a      	str	r2, [r5, #0]
 8005404:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005408:	81a3      	strh	r3, [r4, #12]
 800540a:	f04f 30ff 	mov.w	r0, #4294967295
 800540e:	e033      	b.n	8005478 <__swsetup_r+0x98>
 8005410:	0758      	lsls	r0, r3, #29
 8005412:	d512      	bpl.n	800543a <__swsetup_r+0x5a>
 8005414:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005416:	b141      	cbz	r1, 800542a <__swsetup_r+0x4a>
 8005418:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800541c:	4299      	cmp	r1, r3
 800541e:	d002      	beq.n	8005426 <__swsetup_r+0x46>
 8005420:	4628      	mov	r0, r5
 8005422:	f000 ff01 	bl	8006228 <_free_r>
 8005426:	2300      	movs	r3, #0
 8005428:	6363      	str	r3, [r4, #52]	@ 0x34
 800542a:	89a3      	ldrh	r3, [r4, #12]
 800542c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005430:	81a3      	strh	r3, [r4, #12]
 8005432:	2300      	movs	r3, #0
 8005434:	6063      	str	r3, [r4, #4]
 8005436:	6923      	ldr	r3, [r4, #16]
 8005438:	6023      	str	r3, [r4, #0]
 800543a:	89a3      	ldrh	r3, [r4, #12]
 800543c:	f043 0308 	orr.w	r3, r3, #8
 8005440:	81a3      	strh	r3, [r4, #12]
 8005442:	6923      	ldr	r3, [r4, #16]
 8005444:	b94b      	cbnz	r3, 800545a <__swsetup_r+0x7a>
 8005446:	89a3      	ldrh	r3, [r4, #12]
 8005448:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800544c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005450:	d003      	beq.n	800545a <__swsetup_r+0x7a>
 8005452:	4621      	mov	r1, r4
 8005454:	4628      	mov	r0, r5
 8005456:	f001 fd7d 	bl	8006f54 <__smakebuf_r>
 800545a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800545e:	f013 0201 	ands.w	r2, r3, #1
 8005462:	d00a      	beq.n	800547a <__swsetup_r+0x9a>
 8005464:	2200      	movs	r2, #0
 8005466:	60a2      	str	r2, [r4, #8]
 8005468:	6962      	ldr	r2, [r4, #20]
 800546a:	4252      	negs	r2, r2
 800546c:	61a2      	str	r2, [r4, #24]
 800546e:	6922      	ldr	r2, [r4, #16]
 8005470:	b942      	cbnz	r2, 8005484 <__swsetup_r+0xa4>
 8005472:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005476:	d1c5      	bne.n	8005404 <__swsetup_r+0x24>
 8005478:	bd38      	pop	{r3, r4, r5, pc}
 800547a:	0799      	lsls	r1, r3, #30
 800547c:	bf58      	it	pl
 800547e:	6962      	ldrpl	r2, [r4, #20]
 8005480:	60a2      	str	r2, [r4, #8]
 8005482:	e7f4      	b.n	800546e <__swsetup_r+0x8e>
 8005484:	2000      	movs	r0, #0
 8005486:	e7f7      	b.n	8005478 <__swsetup_r+0x98>
 8005488:	20000018 	.word	0x20000018

0800548c <memset>:
 800548c:	4402      	add	r2, r0
 800548e:	4603      	mov	r3, r0
 8005490:	4293      	cmp	r3, r2
 8005492:	d100      	bne.n	8005496 <memset+0xa>
 8005494:	4770      	bx	lr
 8005496:	f803 1b01 	strb.w	r1, [r3], #1
 800549a:	e7f9      	b.n	8005490 <memset+0x4>

0800549c <_localeconv_r>:
 800549c:	4800      	ldr	r0, [pc, #0]	@ (80054a0 <_localeconv_r+0x4>)
 800549e:	4770      	bx	lr
 80054a0:	20000158 	.word	0x20000158

080054a4 <_close_r>:
 80054a4:	b538      	push	{r3, r4, r5, lr}
 80054a6:	4d06      	ldr	r5, [pc, #24]	@ (80054c0 <_close_r+0x1c>)
 80054a8:	2300      	movs	r3, #0
 80054aa:	4604      	mov	r4, r0
 80054ac:	4608      	mov	r0, r1
 80054ae:	602b      	str	r3, [r5, #0]
 80054b0:	f7fc fefa 	bl	80022a8 <_close>
 80054b4:	1c43      	adds	r3, r0, #1
 80054b6:	d102      	bne.n	80054be <_close_r+0x1a>
 80054b8:	682b      	ldr	r3, [r5, #0]
 80054ba:	b103      	cbz	r3, 80054be <_close_r+0x1a>
 80054bc:	6023      	str	r3, [r4, #0]
 80054be:	bd38      	pop	{r3, r4, r5, pc}
 80054c0:	200003ec 	.word	0x200003ec

080054c4 <_lseek_r>:
 80054c4:	b538      	push	{r3, r4, r5, lr}
 80054c6:	4d07      	ldr	r5, [pc, #28]	@ (80054e4 <_lseek_r+0x20>)
 80054c8:	4604      	mov	r4, r0
 80054ca:	4608      	mov	r0, r1
 80054cc:	4611      	mov	r1, r2
 80054ce:	2200      	movs	r2, #0
 80054d0:	602a      	str	r2, [r5, #0]
 80054d2:	461a      	mov	r2, r3
 80054d4:	f7fc ff0f 	bl	80022f6 <_lseek>
 80054d8:	1c43      	adds	r3, r0, #1
 80054da:	d102      	bne.n	80054e2 <_lseek_r+0x1e>
 80054dc:	682b      	ldr	r3, [r5, #0]
 80054de:	b103      	cbz	r3, 80054e2 <_lseek_r+0x1e>
 80054e0:	6023      	str	r3, [r4, #0]
 80054e2:	bd38      	pop	{r3, r4, r5, pc}
 80054e4:	200003ec 	.word	0x200003ec

080054e8 <_read_r>:
 80054e8:	b538      	push	{r3, r4, r5, lr}
 80054ea:	4d07      	ldr	r5, [pc, #28]	@ (8005508 <_read_r+0x20>)
 80054ec:	4604      	mov	r4, r0
 80054ee:	4608      	mov	r0, r1
 80054f0:	4611      	mov	r1, r2
 80054f2:	2200      	movs	r2, #0
 80054f4:	602a      	str	r2, [r5, #0]
 80054f6:	461a      	mov	r2, r3
 80054f8:	f7fc feb9 	bl	800226e <_read>
 80054fc:	1c43      	adds	r3, r0, #1
 80054fe:	d102      	bne.n	8005506 <_read_r+0x1e>
 8005500:	682b      	ldr	r3, [r5, #0]
 8005502:	b103      	cbz	r3, 8005506 <_read_r+0x1e>
 8005504:	6023      	str	r3, [r4, #0]
 8005506:	bd38      	pop	{r3, r4, r5, pc}
 8005508:	200003ec 	.word	0x200003ec

0800550c <_write_r>:
 800550c:	b538      	push	{r3, r4, r5, lr}
 800550e:	4d07      	ldr	r5, [pc, #28]	@ (800552c <_write_r+0x20>)
 8005510:	4604      	mov	r4, r0
 8005512:	4608      	mov	r0, r1
 8005514:	4611      	mov	r1, r2
 8005516:	2200      	movs	r2, #0
 8005518:	602a      	str	r2, [r5, #0]
 800551a:	461a      	mov	r2, r3
 800551c:	f7fc fba8 	bl	8001c70 <_write>
 8005520:	1c43      	adds	r3, r0, #1
 8005522:	d102      	bne.n	800552a <_write_r+0x1e>
 8005524:	682b      	ldr	r3, [r5, #0]
 8005526:	b103      	cbz	r3, 800552a <_write_r+0x1e>
 8005528:	6023      	str	r3, [r4, #0]
 800552a:	bd38      	pop	{r3, r4, r5, pc}
 800552c:	200003ec 	.word	0x200003ec

08005530 <__errno>:
 8005530:	4b01      	ldr	r3, [pc, #4]	@ (8005538 <__errno+0x8>)
 8005532:	6818      	ldr	r0, [r3, #0]
 8005534:	4770      	bx	lr
 8005536:	bf00      	nop
 8005538:	20000018 	.word	0x20000018

0800553c <__libc_init_array>:
 800553c:	b570      	push	{r4, r5, r6, lr}
 800553e:	4d0d      	ldr	r5, [pc, #52]	@ (8005574 <__libc_init_array+0x38>)
 8005540:	4c0d      	ldr	r4, [pc, #52]	@ (8005578 <__libc_init_array+0x3c>)
 8005542:	1b64      	subs	r4, r4, r5
 8005544:	10a4      	asrs	r4, r4, #2
 8005546:	2600      	movs	r6, #0
 8005548:	42a6      	cmp	r6, r4
 800554a:	d109      	bne.n	8005560 <__libc_init_array+0x24>
 800554c:	4d0b      	ldr	r5, [pc, #44]	@ (800557c <__libc_init_array+0x40>)
 800554e:	4c0c      	ldr	r4, [pc, #48]	@ (8005580 <__libc_init_array+0x44>)
 8005550:	f001 fe2c 	bl	80071ac <_init>
 8005554:	1b64      	subs	r4, r4, r5
 8005556:	10a4      	asrs	r4, r4, #2
 8005558:	2600      	movs	r6, #0
 800555a:	42a6      	cmp	r6, r4
 800555c:	d105      	bne.n	800556a <__libc_init_array+0x2e>
 800555e:	bd70      	pop	{r4, r5, r6, pc}
 8005560:	f855 3b04 	ldr.w	r3, [r5], #4
 8005564:	4798      	blx	r3
 8005566:	3601      	adds	r6, #1
 8005568:	e7ee      	b.n	8005548 <__libc_init_array+0xc>
 800556a:	f855 3b04 	ldr.w	r3, [r5], #4
 800556e:	4798      	blx	r3
 8005570:	3601      	adds	r6, #1
 8005572:	e7f2      	b.n	800555a <__libc_init_array+0x1e>
 8005574:	08007688 	.word	0x08007688
 8005578:	08007688 	.word	0x08007688
 800557c:	08007688 	.word	0x08007688
 8005580:	0800768c 	.word	0x0800768c

08005584 <__retarget_lock_init_recursive>:
 8005584:	4770      	bx	lr

08005586 <__retarget_lock_acquire_recursive>:
 8005586:	4770      	bx	lr

08005588 <__retarget_lock_release_recursive>:
 8005588:	4770      	bx	lr

0800558a <quorem>:
 800558a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800558e:	6903      	ldr	r3, [r0, #16]
 8005590:	690c      	ldr	r4, [r1, #16]
 8005592:	42a3      	cmp	r3, r4
 8005594:	4607      	mov	r7, r0
 8005596:	db7e      	blt.n	8005696 <quorem+0x10c>
 8005598:	3c01      	subs	r4, #1
 800559a:	f101 0814 	add.w	r8, r1, #20
 800559e:	00a3      	lsls	r3, r4, #2
 80055a0:	f100 0514 	add.w	r5, r0, #20
 80055a4:	9300      	str	r3, [sp, #0]
 80055a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80055aa:	9301      	str	r3, [sp, #4]
 80055ac:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80055b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80055b4:	3301      	adds	r3, #1
 80055b6:	429a      	cmp	r2, r3
 80055b8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80055bc:	fbb2 f6f3 	udiv	r6, r2, r3
 80055c0:	d32e      	bcc.n	8005620 <quorem+0x96>
 80055c2:	f04f 0a00 	mov.w	sl, #0
 80055c6:	46c4      	mov	ip, r8
 80055c8:	46ae      	mov	lr, r5
 80055ca:	46d3      	mov	fp, sl
 80055cc:	f85c 3b04 	ldr.w	r3, [ip], #4
 80055d0:	b298      	uxth	r0, r3
 80055d2:	fb06 a000 	mla	r0, r6, r0, sl
 80055d6:	0c02      	lsrs	r2, r0, #16
 80055d8:	0c1b      	lsrs	r3, r3, #16
 80055da:	fb06 2303 	mla	r3, r6, r3, r2
 80055de:	f8de 2000 	ldr.w	r2, [lr]
 80055e2:	b280      	uxth	r0, r0
 80055e4:	b292      	uxth	r2, r2
 80055e6:	1a12      	subs	r2, r2, r0
 80055e8:	445a      	add	r2, fp
 80055ea:	f8de 0000 	ldr.w	r0, [lr]
 80055ee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80055f2:	b29b      	uxth	r3, r3
 80055f4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80055f8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80055fc:	b292      	uxth	r2, r2
 80055fe:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005602:	45e1      	cmp	r9, ip
 8005604:	f84e 2b04 	str.w	r2, [lr], #4
 8005608:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800560c:	d2de      	bcs.n	80055cc <quorem+0x42>
 800560e:	9b00      	ldr	r3, [sp, #0]
 8005610:	58eb      	ldr	r3, [r5, r3]
 8005612:	b92b      	cbnz	r3, 8005620 <quorem+0x96>
 8005614:	9b01      	ldr	r3, [sp, #4]
 8005616:	3b04      	subs	r3, #4
 8005618:	429d      	cmp	r5, r3
 800561a:	461a      	mov	r2, r3
 800561c:	d32f      	bcc.n	800567e <quorem+0xf4>
 800561e:	613c      	str	r4, [r7, #16]
 8005620:	4638      	mov	r0, r7
 8005622:	f001 f97b 	bl	800691c <__mcmp>
 8005626:	2800      	cmp	r0, #0
 8005628:	db25      	blt.n	8005676 <quorem+0xec>
 800562a:	4629      	mov	r1, r5
 800562c:	2000      	movs	r0, #0
 800562e:	f858 2b04 	ldr.w	r2, [r8], #4
 8005632:	f8d1 c000 	ldr.w	ip, [r1]
 8005636:	fa1f fe82 	uxth.w	lr, r2
 800563a:	fa1f f38c 	uxth.w	r3, ip
 800563e:	eba3 030e 	sub.w	r3, r3, lr
 8005642:	4403      	add	r3, r0
 8005644:	0c12      	lsrs	r2, r2, #16
 8005646:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800564a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800564e:	b29b      	uxth	r3, r3
 8005650:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005654:	45c1      	cmp	r9, r8
 8005656:	f841 3b04 	str.w	r3, [r1], #4
 800565a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800565e:	d2e6      	bcs.n	800562e <quorem+0xa4>
 8005660:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005664:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005668:	b922      	cbnz	r2, 8005674 <quorem+0xea>
 800566a:	3b04      	subs	r3, #4
 800566c:	429d      	cmp	r5, r3
 800566e:	461a      	mov	r2, r3
 8005670:	d30b      	bcc.n	800568a <quorem+0x100>
 8005672:	613c      	str	r4, [r7, #16]
 8005674:	3601      	adds	r6, #1
 8005676:	4630      	mov	r0, r6
 8005678:	b003      	add	sp, #12
 800567a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800567e:	6812      	ldr	r2, [r2, #0]
 8005680:	3b04      	subs	r3, #4
 8005682:	2a00      	cmp	r2, #0
 8005684:	d1cb      	bne.n	800561e <quorem+0x94>
 8005686:	3c01      	subs	r4, #1
 8005688:	e7c6      	b.n	8005618 <quorem+0x8e>
 800568a:	6812      	ldr	r2, [r2, #0]
 800568c:	3b04      	subs	r3, #4
 800568e:	2a00      	cmp	r2, #0
 8005690:	d1ef      	bne.n	8005672 <quorem+0xe8>
 8005692:	3c01      	subs	r4, #1
 8005694:	e7ea      	b.n	800566c <quorem+0xe2>
 8005696:	2000      	movs	r0, #0
 8005698:	e7ee      	b.n	8005678 <quorem+0xee>
 800569a:	0000      	movs	r0, r0
 800569c:	0000      	movs	r0, r0
	...

080056a0 <_dtoa_r>:
 80056a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056a4:	69c7      	ldr	r7, [r0, #28]
 80056a6:	b099      	sub	sp, #100	@ 0x64
 80056a8:	ed8d 0b02 	vstr	d0, [sp, #8]
 80056ac:	ec55 4b10 	vmov	r4, r5, d0
 80056b0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80056b2:	9109      	str	r1, [sp, #36]	@ 0x24
 80056b4:	4683      	mov	fp, r0
 80056b6:	920e      	str	r2, [sp, #56]	@ 0x38
 80056b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80056ba:	b97f      	cbnz	r7, 80056dc <_dtoa_r+0x3c>
 80056bc:	2010      	movs	r0, #16
 80056be:	f000 fdfd 	bl	80062bc <malloc>
 80056c2:	4602      	mov	r2, r0
 80056c4:	f8cb 001c 	str.w	r0, [fp, #28]
 80056c8:	b920      	cbnz	r0, 80056d4 <_dtoa_r+0x34>
 80056ca:	4ba7      	ldr	r3, [pc, #668]	@ (8005968 <_dtoa_r+0x2c8>)
 80056cc:	21ef      	movs	r1, #239	@ 0xef
 80056ce:	48a7      	ldr	r0, [pc, #668]	@ (800596c <_dtoa_r+0x2cc>)
 80056d0:	f001 fcbc 	bl	800704c <__assert_func>
 80056d4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80056d8:	6007      	str	r7, [r0, #0]
 80056da:	60c7      	str	r7, [r0, #12]
 80056dc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80056e0:	6819      	ldr	r1, [r3, #0]
 80056e2:	b159      	cbz	r1, 80056fc <_dtoa_r+0x5c>
 80056e4:	685a      	ldr	r2, [r3, #4]
 80056e6:	604a      	str	r2, [r1, #4]
 80056e8:	2301      	movs	r3, #1
 80056ea:	4093      	lsls	r3, r2
 80056ec:	608b      	str	r3, [r1, #8]
 80056ee:	4658      	mov	r0, fp
 80056f0:	f000 feda 	bl	80064a8 <_Bfree>
 80056f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80056f8:	2200      	movs	r2, #0
 80056fa:	601a      	str	r2, [r3, #0]
 80056fc:	1e2b      	subs	r3, r5, #0
 80056fe:	bfb9      	ittee	lt
 8005700:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005704:	9303      	strlt	r3, [sp, #12]
 8005706:	2300      	movge	r3, #0
 8005708:	6033      	strge	r3, [r6, #0]
 800570a:	9f03      	ldr	r7, [sp, #12]
 800570c:	4b98      	ldr	r3, [pc, #608]	@ (8005970 <_dtoa_r+0x2d0>)
 800570e:	bfbc      	itt	lt
 8005710:	2201      	movlt	r2, #1
 8005712:	6032      	strlt	r2, [r6, #0]
 8005714:	43bb      	bics	r3, r7
 8005716:	d112      	bne.n	800573e <_dtoa_r+0x9e>
 8005718:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800571a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800571e:	6013      	str	r3, [r2, #0]
 8005720:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005724:	4323      	orrs	r3, r4
 8005726:	f000 854d 	beq.w	80061c4 <_dtoa_r+0xb24>
 800572a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800572c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005984 <_dtoa_r+0x2e4>
 8005730:	2b00      	cmp	r3, #0
 8005732:	f000 854f 	beq.w	80061d4 <_dtoa_r+0xb34>
 8005736:	f10a 0303 	add.w	r3, sl, #3
 800573a:	f000 bd49 	b.w	80061d0 <_dtoa_r+0xb30>
 800573e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005742:	2200      	movs	r2, #0
 8005744:	ec51 0b17 	vmov	r0, r1, d7
 8005748:	2300      	movs	r3, #0
 800574a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800574e:	f7fb f9bb 	bl	8000ac8 <__aeabi_dcmpeq>
 8005752:	4680      	mov	r8, r0
 8005754:	b158      	cbz	r0, 800576e <_dtoa_r+0xce>
 8005756:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005758:	2301      	movs	r3, #1
 800575a:	6013      	str	r3, [r2, #0]
 800575c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800575e:	b113      	cbz	r3, 8005766 <_dtoa_r+0xc6>
 8005760:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005762:	4b84      	ldr	r3, [pc, #528]	@ (8005974 <_dtoa_r+0x2d4>)
 8005764:	6013      	str	r3, [r2, #0]
 8005766:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8005988 <_dtoa_r+0x2e8>
 800576a:	f000 bd33 	b.w	80061d4 <_dtoa_r+0xb34>
 800576e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8005772:	aa16      	add	r2, sp, #88	@ 0x58
 8005774:	a917      	add	r1, sp, #92	@ 0x5c
 8005776:	4658      	mov	r0, fp
 8005778:	f001 f980 	bl	8006a7c <__d2b>
 800577c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005780:	4681      	mov	r9, r0
 8005782:	2e00      	cmp	r6, #0
 8005784:	d077      	beq.n	8005876 <_dtoa_r+0x1d6>
 8005786:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005788:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800578c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005790:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005794:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005798:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800579c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80057a0:	4619      	mov	r1, r3
 80057a2:	2200      	movs	r2, #0
 80057a4:	4b74      	ldr	r3, [pc, #464]	@ (8005978 <_dtoa_r+0x2d8>)
 80057a6:	f7fa fd6f 	bl	8000288 <__aeabi_dsub>
 80057aa:	a369      	add	r3, pc, #420	@ (adr r3, 8005950 <_dtoa_r+0x2b0>)
 80057ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057b0:	f7fa ff22 	bl	80005f8 <__aeabi_dmul>
 80057b4:	a368      	add	r3, pc, #416	@ (adr r3, 8005958 <_dtoa_r+0x2b8>)
 80057b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ba:	f7fa fd67 	bl	800028c <__adddf3>
 80057be:	4604      	mov	r4, r0
 80057c0:	4630      	mov	r0, r6
 80057c2:	460d      	mov	r5, r1
 80057c4:	f7fa feae 	bl	8000524 <__aeabi_i2d>
 80057c8:	a365      	add	r3, pc, #404	@ (adr r3, 8005960 <_dtoa_r+0x2c0>)
 80057ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ce:	f7fa ff13 	bl	80005f8 <__aeabi_dmul>
 80057d2:	4602      	mov	r2, r0
 80057d4:	460b      	mov	r3, r1
 80057d6:	4620      	mov	r0, r4
 80057d8:	4629      	mov	r1, r5
 80057da:	f7fa fd57 	bl	800028c <__adddf3>
 80057de:	4604      	mov	r4, r0
 80057e0:	460d      	mov	r5, r1
 80057e2:	f7fb f9b9 	bl	8000b58 <__aeabi_d2iz>
 80057e6:	2200      	movs	r2, #0
 80057e8:	4607      	mov	r7, r0
 80057ea:	2300      	movs	r3, #0
 80057ec:	4620      	mov	r0, r4
 80057ee:	4629      	mov	r1, r5
 80057f0:	f7fb f974 	bl	8000adc <__aeabi_dcmplt>
 80057f4:	b140      	cbz	r0, 8005808 <_dtoa_r+0x168>
 80057f6:	4638      	mov	r0, r7
 80057f8:	f7fa fe94 	bl	8000524 <__aeabi_i2d>
 80057fc:	4622      	mov	r2, r4
 80057fe:	462b      	mov	r3, r5
 8005800:	f7fb f962 	bl	8000ac8 <__aeabi_dcmpeq>
 8005804:	b900      	cbnz	r0, 8005808 <_dtoa_r+0x168>
 8005806:	3f01      	subs	r7, #1
 8005808:	2f16      	cmp	r7, #22
 800580a:	d851      	bhi.n	80058b0 <_dtoa_r+0x210>
 800580c:	4b5b      	ldr	r3, [pc, #364]	@ (800597c <_dtoa_r+0x2dc>)
 800580e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005816:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800581a:	f7fb f95f 	bl	8000adc <__aeabi_dcmplt>
 800581e:	2800      	cmp	r0, #0
 8005820:	d048      	beq.n	80058b4 <_dtoa_r+0x214>
 8005822:	3f01      	subs	r7, #1
 8005824:	2300      	movs	r3, #0
 8005826:	9312      	str	r3, [sp, #72]	@ 0x48
 8005828:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800582a:	1b9b      	subs	r3, r3, r6
 800582c:	1e5a      	subs	r2, r3, #1
 800582e:	bf44      	itt	mi
 8005830:	f1c3 0801 	rsbmi	r8, r3, #1
 8005834:	2300      	movmi	r3, #0
 8005836:	9208      	str	r2, [sp, #32]
 8005838:	bf54      	ite	pl
 800583a:	f04f 0800 	movpl.w	r8, #0
 800583e:	9308      	strmi	r3, [sp, #32]
 8005840:	2f00      	cmp	r7, #0
 8005842:	db39      	blt.n	80058b8 <_dtoa_r+0x218>
 8005844:	9b08      	ldr	r3, [sp, #32]
 8005846:	970f      	str	r7, [sp, #60]	@ 0x3c
 8005848:	443b      	add	r3, r7
 800584a:	9308      	str	r3, [sp, #32]
 800584c:	2300      	movs	r3, #0
 800584e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005850:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005852:	2b09      	cmp	r3, #9
 8005854:	d864      	bhi.n	8005920 <_dtoa_r+0x280>
 8005856:	2b05      	cmp	r3, #5
 8005858:	bfc4      	itt	gt
 800585a:	3b04      	subgt	r3, #4
 800585c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800585e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005860:	f1a3 0302 	sub.w	r3, r3, #2
 8005864:	bfcc      	ite	gt
 8005866:	2400      	movgt	r4, #0
 8005868:	2401      	movle	r4, #1
 800586a:	2b03      	cmp	r3, #3
 800586c:	d863      	bhi.n	8005936 <_dtoa_r+0x296>
 800586e:	e8df f003 	tbb	[pc, r3]
 8005872:	372a      	.short	0x372a
 8005874:	5535      	.short	0x5535
 8005876:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800587a:	441e      	add	r6, r3
 800587c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005880:	2b20      	cmp	r3, #32
 8005882:	bfc1      	itttt	gt
 8005884:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005888:	409f      	lslgt	r7, r3
 800588a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800588e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005892:	bfd6      	itet	le
 8005894:	f1c3 0320 	rsble	r3, r3, #32
 8005898:	ea47 0003 	orrgt.w	r0, r7, r3
 800589c:	fa04 f003 	lslle.w	r0, r4, r3
 80058a0:	f7fa fe30 	bl	8000504 <__aeabi_ui2d>
 80058a4:	2201      	movs	r2, #1
 80058a6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80058aa:	3e01      	subs	r6, #1
 80058ac:	9214      	str	r2, [sp, #80]	@ 0x50
 80058ae:	e777      	b.n	80057a0 <_dtoa_r+0x100>
 80058b0:	2301      	movs	r3, #1
 80058b2:	e7b8      	b.n	8005826 <_dtoa_r+0x186>
 80058b4:	9012      	str	r0, [sp, #72]	@ 0x48
 80058b6:	e7b7      	b.n	8005828 <_dtoa_r+0x188>
 80058b8:	427b      	negs	r3, r7
 80058ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80058bc:	2300      	movs	r3, #0
 80058be:	eba8 0807 	sub.w	r8, r8, r7
 80058c2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80058c4:	e7c4      	b.n	8005850 <_dtoa_r+0x1b0>
 80058c6:	2300      	movs	r3, #0
 80058c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80058ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	dc35      	bgt.n	800593c <_dtoa_r+0x29c>
 80058d0:	2301      	movs	r3, #1
 80058d2:	9300      	str	r3, [sp, #0]
 80058d4:	9307      	str	r3, [sp, #28]
 80058d6:	461a      	mov	r2, r3
 80058d8:	920e      	str	r2, [sp, #56]	@ 0x38
 80058da:	e00b      	b.n	80058f4 <_dtoa_r+0x254>
 80058dc:	2301      	movs	r3, #1
 80058de:	e7f3      	b.n	80058c8 <_dtoa_r+0x228>
 80058e0:	2300      	movs	r3, #0
 80058e2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80058e4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80058e6:	18fb      	adds	r3, r7, r3
 80058e8:	9300      	str	r3, [sp, #0]
 80058ea:	3301      	adds	r3, #1
 80058ec:	2b01      	cmp	r3, #1
 80058ee:	9307      	str	r3, [sp, #28]
 80058f0:	bfb8      	it	lt
 80058f2:	2301      	movlt	r3, #1
 80058f4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80058f8:	2100      	movs	r1, #0
 80058fa:	2204      	movs	r2, #4
 80058fc:	f102 0514 	add.w	r5, r2, #20
 8005900:	429d      	cmp	r5, r3
 8005902:	d91f      	bls.n	8005944 <_dtoa_r+0x2a4>
 8005904:	6041      	str	r1, [r0, #4]
 8005906:	4658      	mov	r0, fp
 8005908:	f000 fd8e 	bl	8006428 <_Balloc>
 800590c:	4682      	mov	sl, r0
 800590e:	2800      	cmp	r0, #0
 8005910:	d13c      	bne.n	800598c <_dtoa_r+0x2ec>
 8005912:	4b1b      	ldr	r3, [pc, #108]	@ (8005980 <_dtoa_r+0x2e0>)
 8005914:	4602      	mov	r2, r0
 8005916:	f240 11af 	movw	r1, #431	@ 0x1af
 800591a:	e6d8      	b.n	80056ce <_dtoa_r+0x2e>
 800591c:	2301      	movs	r3, #1
 800591e:	e7e0      	b.n	80058e2 <_dtoa_r+0x242>
 8005920:	2401      	movs	r4, #1
 8005922:	2300      	movs	r3, #0
 8005924:	9309      	str	r3, [sp, #36]	@ 0x24
 8005926:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005928:	f04f 33ff 	mov.w	r3, #4294967295
 800592c:	9300      	str	r3, [sp, #0]
 800592e:	9307      	str	r3, [sp, #28]
 8005930:	2200      	movs	r2, #0
 8005932:	2312      	movs	r3, #18
 8005934:	e7d0      	b.n	80058d8 <_dtoa_r+0x238>
 8005936:	2301      	movs	r3, #1
 8005938:	930b      	str	r3, [sp, #44]	@ 0x2c
 800593a:	e7f5      	b.n	8005928 <_dtoa_r+0x288>
 800593c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800593e:	9300      	str	r3, [sp, #0]
 8005940:	9307      	str	r3, [sp, #28]
 8005942:	e7d7      	b.n	80058f4 <_dtoa_r+0x254>
 8005944:	3101      	adds	r1, #1
 8005946:	0052      	lsls	r2, r2, #1
 8005948:	e7d8      	b.n	80058fc <_dtoa_r+0x25c>
 800594a:	bf00      	nop
 800594c:	f3af 8000 	nop.w
 8005950:	636f4361 	.word	0x636f4361
 8005954:	3fd287a7 	.word	0x3fd287a7
 8005958:	8b60c8b3 	.word	0x8b60c8b3
 800595c:	3fc68a28 	.word	0x3fc68a28
 8005960:	509f79fb 	.word	0x509f79fb
 8005964:	3fd34413 	.word	0x3fd34413
 8005968:	08007350 	.word	0x08007350
 800596c:	08007367 	.word	0x08007367
 8005970:	7ff00000 	.word	0x7ff00000
 8005974:	08007320 	.word	0x08007320
 8005978:	3ff80000 	.word	0x3ff80000
 800597c:	08007460 	.word	0x08007460
 8005980:	080073bf 	.word	0x080073bf
 8005984:	0800734c 	.word	0x0800734c
 8005988:	0800731f 	.word	0x0800731f
 800598c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005990:	6018      	str	r0, [r3, #0]
 8005992:	9b07      	ldr	r3, [sp, #28]
 8005994:	2b0e      	cmp	r3, #14
 8005996:	f200 80a4 	bhi.w	8005ae2 <_dtoa_r+0x442>
 800599a:	2c00      	cmp	r4, #0
 800599c:	f000 80a1 	beq.w	8005ae2 <_dtoa_r+0x442>
 80059a0:	2f00      	cmp	r7, #0
 80059a2:	dd33      	ble.n	8005a0c <_dtoa_r+0x36c>
 80059a4:	4bad      	ldr	r3, [pc, #692]	@ (8005c5c <_dtoa_r+0x5bc>)
 80059a6:	f007 020f 	and.w	r2, r7, #15
 80059aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80059ae:	ed93 7b00 	vldr	d7, [r3]
 80059b2:	05f8      	lsls	r0, r7, #23
 80059b4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80059b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80059bc:	d516      	bpl.n	80059ec <_dtoa_r+0x34c>
 80059be:	4ba8      	ldr	r3, [pc, #672]	@ (8005c60 <_dtoa_r+0x5c0>)
 80059c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80059c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80059c8:	f7fa ff40 	bl	800084c <__aeabi_ddiv>
 80059cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059d0:	f004 040f 	and.w	r4, r4, #15
 80059d4:	2603      	movs	r6, #3
 80059d6:	4da2      	ldr	r5, [pc, #648]	@ (8005c60 <_dtoa_r+0x5c0>)
 80059d8:	b954      	cbnz	r4, 80059f0 <_dtoa_r+0x350>
 80059da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059e2:	f7fa ff33 	bl	800084c <__aeabi_ddiv>
 80059e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059ea:	e028      	b.n	8005a3e <_dtoa_r+0x39e>
 80059ec:	2602      	movs	r6, #2
 80059ee:	e7f2      	b.n	80059d6 <_dtoa_r+0x336>
 80059f0:	07e1      	lsls	r1, r4, #31
 80059f2:	d508      	bpl.n	8005a06 <_dtoa_r+0x366>
 80059f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80059f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80059fc:	f7fa fdfc 	bl	80005f8 <__aeabi_dmul>
 8005a00:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005a04:	3601      	adds	r6, #1
 8005a06:	1064      	asrs	r4, r4, #1
 8005a08:	3508      	adds	r5, #8
 8005a0a:	e7e5      	b.n	80059d8 <_dtoa_r+0x338>
 8005a0c:	f000 80d2 	beq.w	8005bb4 <_dtoa_r+0x514>
 8005a10:	427c      	negs	r4, r7
 8005a12:	4b92      	ldr	r3, [pc, #584]	@ (8005c5c <_dtoa_r+0x5bc>)
 8005a14:	4d92      	ldr	r5, [pc, #584]	@ (8005c60 <_dtoa_r+0x5c0>)
 8005a16:	f004 020f 	and.w	r2, r4, #15
 8005a1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a22:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005a26:	f7fa fde7 	bl	80005f8 <__aeabi_dmul>
 8005a2a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a2e:	1124      	asrs	r4, r4, #4
 8005a30:	2300      	movs	r3, #0
 8005a32:	2602      	movs	r6, #2
 8005a34:	2c00      	cmp	r4, #0
 8005a36:	f040 80b2 	bne.w	8005b9e <_dtoa_r+0x4fe>
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d1d3      	bne.n	80059e6 <_dtoa_r+0x346>
 8005a3e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005a40:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	f000 80b7 	beq.w	8005bb8 <_dtoa_r+0x518>
 8005a4a:	4b86      	ldr	r3, [pc, #536]	@ (8005c64 <_dtoa_r+0x5c4>)
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	4620      	mov	r0, r4
 8005a50:	4629      	mov	r1, r5
 8005a52:	f7fb f843 	bl	8000adc <__aeabi_dcmplt>
 8005a56:	2800      	cmp	r0, #0
 8005a58:	f000 80ae 	beq.w	8005bb8 <_dtoa_r+0x518>
 8005a5c:	9b07      	ldr	r3, [sp, #28]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	f000 80aa 	beq.w	8005bb8 <_dtoa_r+0x518>
 8005a64:	9b00      	ldr	r3, [sp, #0]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	dd37      	ble.n	8005ada <_dtoa_r+0x43a>
 8005a6a:	1e7b      	subs	r3, r7, #1
 8005a6c:	9304      	str	r3, [sp, #16]
 8005a6e:	4620      	mov	r0, r4
 8005a70:	4b7d      	ldr	r3, [pc, #500]	@ (8005c68 <_dtoa_r+0x5c8>)
 8005a72:	2200      	movs	r2, #0
 8005a74:	4629      	mov	r1, r5
 8005a76:	f7fa fdbf 	bl	80005f8 <__aeabi_dmul>
 8005a7a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a7e:	9c00      	ldr	r4, [sp, #0]
 8005a80:	3601      	adds	r6, #1
 8005a82:	4630      	mov	r0, r6
 8005a84:	f7fa fd4e 	bl	8000524 <__aeabi_i2d>
 8005a88:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a8c:	f7fa fdb4 	bl	80005f8 <__aeabi_dmul>
 8005a90:	4b76      	ldr	r3, [pc, #472]	@ (8005c6c <_dtoa_r+0x5cc>)
 8005a92:	2200      	movs	r2, #0
 8005a94:	f7fa fbfa 	bl	800028c <__adddf3>
 8005a98:	4605      	mov	r5, r0
 8005a9a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005a9e:	2c00      	cmp	r4, #0
 8005aa0:	f040 808d 	bne.w	8005bbe <_dtoa_r+0x51e>
 8005aa4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005aa8:	4b71      	ldr	r3, [pc, #452]	@ (8005c70 <_dtoa_r+0x5d0>)
 8005aaa:	2200      	movs	r2, #0
 8005aac:	f7fa fbec 	bl	8000288 <__aeabi_dsub>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	460b      	mov	r3, r1
 8005ab4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005ab8:	462a      	mov	r2, r5
 8005aba:	4633      	mov	r3, r6
 8005abc:	f7fb f82c 	bl	8000b18 <__aeabi_dcmpgt>
 8005ac0:	2800      	cmp	r0, #0
 8005ac2:	f040 828b 	bne.w	8005fdc <_dtoa_r+0x93c>
 8005ac6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005aca:	462a      	mov	r2, r5
 8005acc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005ad0:	f7fb f804 	bl	8000adc <__aeabi_dcmplt>
 8005ad4:	2800      	cmp	r0, #0
 8005ad6:	f040 8128 	bne.w	8005d2a <_dtoa_r+0x68a>
 8005ada:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005ade:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005ae2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	f2c0 815a 	blt.w	8005d9e <_dtoa_r+0x6fe>
 8005aea:	2f0e      	cmp	r7, #14
 8005aec:	f300 8157 	bgt.w	8005d9e <_dtoa_r+0x6fe>
 8005af0:	4b5a      	ldr	r3, [pc, #360]	@ (8005c5c <_dtoa_r+0x5bc>)
 8005af2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005af6:	ed93 7b00 	vldr	d7, [r3]
 8005afa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	ed8d 7b00 	vstr	d7, [sp]
 8005b02:	da03      	bge.n	8005b0c <_dtoa_r+0x46c>
 8005b04:	9b07      	ldr	r3, [sp, #28]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	f340 8101 	ble.w	8005d0e <_dtoa_r+0x66e>
 8005b0c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005b10:	4656      	mov	r6, sl
 8005b12:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005b16:	4620      	mov	r0, r4
 8005b18:	4629      	mov	r1, r5
 8005b1a:	f7fa fe97 	bl	800084c <__aeabi_ddiv>
 8005b1e:	f7fb f81b 	bl	8000b58 <__aeabi_d2iz>
 8005b22:	4680      	mov	r8, r0
 8005b24:	f7fa fcfe 	bl	8000524 <__aeabi_i2d>
 8005b28:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005b2c:	f7fa fd64 	bl	80005f8 <__aeabi_dmul>
 8005b30:	4602      	mov	r2, r0
 8005b32:	460b      	mov	r3, r1
 8005b34:	4620      	mov	r0, r4
 8005b36:	4629      	mov	r1, r5
 8005b38:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005b3c:	f7fa fba4 	bl	8000288 <__aeabi_dsub>
 8005b40:	f806 4b01 	strb.w	r4, [r6], #1
 8005b44:	9d07      	ldr	r5, [sp, #28]
 8005b46:	eba6 040a 	sub.w	r4, r6, sl
 8005b4a:	42a5      	cmp	r5, r4
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	460b      	mov	r3, r1
 8005b50:	f040 8117 	bne.w	8005d82 <_dtoa_r+0x6e2>
 8005b54:	f7fa fb9a 	bl	800028c <__adddf3>
 8005b58:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005b5c:	4604      	mov	r4, r0
 8005b5e:	460d      	mov	r5, r1
 8005b60:	f7fa ffda 	bl	8000b18 <__aeabi_dcmpgt>
 8005b64:	2800      	cmp	r0, #0
 8005b66:	f040 80f9 	bne.w	8005d5c <_dtoa_r+0x6bc>
 8005b6a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005b6e:	4620      	mov	r0, r4
 8005b70:	4629      	mov	r1, r5
 8005b72:	f7fa ffa9 	bl	8000ac8 <__aeabi_dcmpeq>
 8005b76:	b118      	cbz	r0, 8005b80 <_dtoa_r+0x4e0>
 8005b78:	f018 0f01 	tst.w	r8, #1
 8005b7c:	f040 80ee 	bne.w	8005d5c <_dtoa_r+0x6bc>
 8005b80:	4649      	mov	r1, r9
 8005b82:	4658      	mov	r0, fp
 8005b84:	f000 fc90 	bl	80064a8 <_Bfree>
 8005b88:	2300      	movs	r3, #0
 8005b8a:	7033      	strb	r3, [r6, #0]
 8005b8c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005b8e:	3701      	adds	r7, #1
 8005b90:	601f      	str	r7, [r3, #0]
 8005b92:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	f000 831d 	beq.w	80061d4 <_dtoa_r+0xb34>
 8005b9a:	601e      	str	r6, [r3, #0]
 8005b9c:	e31a      	b.n	80061d4 <_dtoa_r+0xb34>
 8005b9e:	07e2      	lsls	r2, r4, #31
 8005ba0:	d505      	bpl.n	8005bae <_dtoa_r+0x50e>
 8005ba2:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005ba6:	f7fa fd27 	bl	80005f8 <__aeabi_dmul>
 8005baa:	3601      	adds	r6, #1
 8005bac:	2301      	movs	r3, #1
 8005bae:	1064      	asrs	r4, r4, #1
 8005bb0:	3508      	adds	r5, #8
 8005bb2:	e73f      	b.n	8005a34 <_dtoa_r+0x394>
 8005bb4:	2602      	movs	r6, #2
 8005bb6:	e742      	b.n	8005a3e <_dtoa_r+0x39e>
 8005bb8:	9c07      	ldr	r4, [sp, #28]
 8005bba:	9704      	str	r7, [sp, #16]
 8005bbc:	e761      	b.n	8005a82 <_dtoa_r+0x3e2>
 8005bbe:	4b27      	ldr	r3, [pc, #156]	@ (8005c5c <_dtoa_r+0x5bc>)
 8005bc0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005bc2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005bc6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005bca:	4454      	add	r4, sl
 8005bcc:	2900      	cmp	r1, #0
 8005bce:	d053      	beq.n	8005c78 <_dtoa_r+0x5d8>
 8005bd0:	4928      	ldr	r1, [pc, #160]	@ (8005c74 <_dtoa_r+0x5d4>)
 8005bd2:	2000      	movs	r0, #0
 8005bd4:	f7fa fe3a 	bl	800084c <__aeabi_ddiv>
 8005bd8:	4633      	mov	r3, r6
 8005bda:	462a      	mov	r2, r5
 8005bdc:	f7fa fb54 	bl	8000288 <__aeabi_dsub>
 8005be0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005be4:	4656      	mov	r6, sl
 8005be6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bea:	f7fa ffb5 	bl	8000b58 <__aeabi_d2iz>
 8005bee:	4605      	mov	r5, r0
 8005bf0:	f7fa fc98 	bl	8000524 <__aeabi_i2d>
 8005bf4:	4602      	mov	r2, r0
 8005bf6:	460b      	mov	r3, r1
 8005bf8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bfc:	f7fa fb44 	bl	8000288 <__aeabi_dsub>
 8005c00:	3530      	adds	r5, #48	@ 0x30
 8005c02:	4602      	mov	r2, r0
 8005c04:	460b      	mov	r3, r1
 8005c06:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005c0a:	f806 5b01 	strb.w	r5, [r6], #1
 8005c0e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005c12:	f7fa ff63 	bl	8000adc <__aeabi_dcmplt>
 8005c16:	2800      	cmp	r0, #0
 8005c18:	d171      	bne.n	8005cfe <_dtoa_r+0x65e>
 8005c1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c1e:	4911      	ldr	r1, [pc, #68]	@ (8005c64 <_dtoa_r+0x5c4>)
 8005c20:	2000      	movs	r0, #0
 8005c22:	f7fa fb31 	bl	8000288 <__aeabi_dsub>
 8005c26:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005c2a:	f7fa ff57 	bl	8000adc <__aeabi_dcmplt>
 8005c2e:	2800      	cmp	r0, #0
 8005c30:	f040 8095 	bne.w	8005d5e <_dtoa_r+0x6be>
 8005c34:	42a6      	cmp	r6, r4
 8005c36:	f43f af50 	beq.w	8005ada <_dtoa_r+0x43a>
 8005c3a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005c3e:	4b0a      	ldr	r3, [pc, #40]	@ (8005c68 <_dtoa_r+0x5c8>)
 8005c40:	2200      	movs	r2, #0
 8005c42:	f7fa fcd9 	bl	80005f8 <__aeabi_dmul>
 8005c46:	4b08      	ldr	r3, [pc, #32]	@ (8005c68 <_dtoa_r+0x5c8>)
 8005c48:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c52:	f7fa fcd1 	bl	80005f8 <__aeabi_dmul>
 8005c56:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c5a:	e7c4      	b.n	8005be6 <_dtoa_r+0x546>
 8005c5c:	08007460 	.word	0x08007460
 8005c60:	08007438 	.word	0x08007438
 8005c64:	3ff00000 	.word	0x3ff00000
 8005c68:	40240000 	.word	0x40240000
 8005c6c:	401c0000 	.word	0x401c0000
 8005c70:	40140000 	.word	0x40140000
 8005c74:	3fe00000 	.word	0x3fe00000
 8005c78:	4631      	mov	r1, r6
 8005c7a:	4628      	mov	r0, r5
 8005c7c:	f7fa fcbc 	bl	80005f8 <__aeabi_dmul>
 8005c80:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005c84:	9415      	str	r4, [sp, #84]	@ 0x54
 8005c86:	4656      	mov	r6, sl
 8005c88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c8c:	f7fa ff64 	bl	8000b58 <__aeabi_d2iz>
 8005c90:	4605      	mov	r5, r0
 8005c92:	f7fa fc47 	bl	8000524 <__aeabi_i2d>
 8005c96:	4602      	mov	r2, r0
 8005c98:	460b      	mov	r3, r1
 8005c9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c9e:	f7fa faf3 	bl	8000288 <__aeabi_dsub>
 8005ca2:	3530      	adds	r5, #48	@ 0x30
 8005ca4:	f806 5b01 	strb.w	r5, [r6], #1
 8005ca8:	4602      	mov	r2, r0
 8005caa:	460b      	mov	r3, r1
 8005cac:	42a6      	cmp	r6, r4
 8005cae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005cb2:	f04f 0200 	mov.w	r2, #0
 8005cb6:	d124      	bne.n	8005d02 <_dtoa_r+0x662>
 8005cb8:	4bac      	ldr	r3, [pc, #688]	@ (8005f6c <_dtoa_r+0x8cc>)
 8005cba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005cbe:	f7fa fae5 	bl	800028c <__adddf3>
 8005cc2:	4602      	mov	r2, r0
 8005cc4:	460b      	mov	r3, r1
 8005cc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005cca:	f7fa ff25 	bl	8000b18 <__aeabi_dcmpgt>
 8005cce:	2800      	cmp	r0, #0
 8005cd0:	d145      	bne.n	8005d5e <_dtoa_r+0x6be>
 8005cd2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005cd6:	49a5      	ldr	r1, [pc, #660]	@ (8005f6c <_dtoa_r+0x8cc>)
 8005cd8:	2000      	movs	r0, #0
 8005cda:	f7fa fad5 	bl	8000288 <__aeabi_dsub>
 8005cde:	4602      	mov	r2, r0
 8005ce0:	460b      	mov	r3, r1
 8005ce2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ce6:	f7fa fef9 	bl	8000adc <__aeabi_dcmplt>
 8005cea:	2800      	cmp	r0, #0
 8005cec:	f43f aef5 	beq.w	8005ada <_dtoa_r+0x43a>
 8005cf0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005cf2:	1e73      	subs	r3, r6, #1
 8005cf4:	9315      	str	r3, [sp, #84]	@ 0x54
 8005cf6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005cfa:	2b30      	cmp	r3, #48	@ 0x30
 8005cfc:	d0f8      	beq.n	8005cf0 <_dtoa_r+0x650>
 8005cfe:	9f04      	ldr	r7, [sp, #16]
 8005d00:	e73e      	b.n	8005b80 <_dtoa_r+0x4e0>
 8005d02:	4b9b      	ldr	r3, [pc, #620]	@ (8005f70 <_dtoa_r+0x8d0>)
 8005d04:	f7fa fc78 	bl	80005f8 <__aeabi_dmul>
 8005d08:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d0c:	e7bc      	b.n	8005c88 <_dtoa_r+0x5e8>
 8005d0e:	d10c      	bne.n	8005d2a <_dtoa_r+0x68a>
 8005d10:	4b98      	ldr	r3, [pc, #608]	@ (8005f74 <_dtoa_r+0x8d4>)
 8005d12:	2200      	movs	r2, #0
 8005d14:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d18:	f7fa fc6e 	bl	80005f8 <__aeabi_dmul>
 8005d1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005d20:	f7fa fef0 	bl	8000b04 <__aeabi_dcmpge>
 8005d24:	2800      	cmp	r0, #0
 8005d26:	f000 8157 	beq.w	8005fd8 <_dtoa_r+0x938>
 8005d2a:	2400      	movs	r4, #0
 8005d2c:	4625      	mov	r5, r4
 8005d2e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005d30:	43db      	mvns	r3, r3
 8005d32:	9304      	str	r3, [sp, #16]
 8005d34:	4656      	mov	r6, sl
 8005d36:	2700      	movs	r7, #0
 8005d38:	4621      	mov	r1, r4
 8005d3a:	4658      	mov	r0, fp
 8005d3c:	f000 fbb4 	bl	80064a8 <_Bfree>
 8005d40:	2d00      	cmp	r5, #0
 8005d42:	d0dc      	beq.n	8005cfe <_dtoa_r+0x65e>
 8005d44:	b12f      	cbz	r7, 8005d52 <_dtoa_r+0x6b2>
 8005d46:	42af      	cmp	r7, r5
 8005d48:	d003      	beq.n	8005d52 <_dtoa_r+0x6b2>
 8005d4a:	4639      	mov	r1, r7
 8005d4c:	4658      	mov	r0, fp
 8005d4e:	f000 fbab 	bl	80064a8 <_Bfree>
 8005d52:	4629      	mov	r1, r5
 8005d54:	4658      	mov	r0, fp
 8005d56:	f000 fba7 	bl	80064a8 <_Bfree>
 8005d5a:	e7d0      	b.n	8005cfe <_dtoa_r+0x65e>
 8005d5c:	9704      	str	r7, [sp, #16]
 8005d5e:	4633      	mov	r3, r6
 8005d60:	461e      	mov	r6, r3
 8005d62:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005d66:	2a39      	cmp	r2, #57	@ 0x39
 8005d68:	d107      	bne.n	8005d7a <_dtoa_r+0x6da>
 8005d6a:	459a      	cmp	sl, r3
 8005d6c:	d1f8      	bne.n	8005d60 <_dtoa_r+0x6c0>
 8005d6e:	9a04      	ldr	r2, [sp, #16]
 8005d70:	3201      	adds	r2, #1
 8005d72:	9204      	str	r2, [sp, #16]
 8005d74:	2230      	movs	r2, #48	@ 0x30
 8005d76:	f88a 2000 	strb.w	r2, [sl]
 8005d7a:	781a      	ldrb	r2, [r3, #0]
 8005d7c:	3201      	adds	r2, #1
 8005d7e:	701a      	strb	r2, [r3, #0]
 8005d80:	e7bd      	b.n	8005cfe <_dtoa_r+0x65e>
 8005d82:	4b7b      	ldr	r3, [pc, #492]	@ (8005f70 <_dtoa_r+0x8d0>)
 8005d84:	2200      	movs	r2, #0
 8005d86:	f7fa fc37 	bl	80005f8 <__aeabi_dmul>
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	4604      	mov	r4, r0
 8005d90:	460d      	mov	r5, r1
 8005d92:	f7fa fe99 	bl	8000ac8 <__aeabi_dcmpeq>
 8005d96:	2800      	cmp	r0, #0
 8005d98:	f43f aebb 	beq.w	8005b12 <_dtoa_r+0x472>
 8005d9c:	e6f0      	b.n	8005b80 <_dtoa_r+0x4e0>
 8005d9e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005da0:	2a00      	cmp	r2, #0
 8005da2:	f000 80db 	beq.w	8005f5c <_dtoa_r+0x8bc>
 8005da6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005da8:	2a01      	cmp	r2, #1
 8005daa:	f300 80bf 	bgt.w	8005f2c <_dtoa_r+0x88c>
 8005dae:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005db0:	2a00      	cmp	r2, #0
 8005db2:	f000 80b7 	beq.w	8005f24 <_dtoa_r+0x884>
 8005db6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005dba:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005dbc:	4646      	mov	r6, r8
 8005dbe:	9a08      	ldr	r2, [sp, #32]
 8005dc0:	2101      	movs	r1, #1
 8005dc2:	441a      	add	r2, r3
 8005dc4:	4658      	mov	r0, fp
 8005dc6:	4498      	add	r8, r3
 8005dc8:	9208      	str	r2, [sp, #32]
 8005dca:	f000 fc21 	bl	8006610 <__i2b>
 8005dce:	4605      	mov	r5, r0
 8005dd0:	b15e      	cbz	r6, 8005dea <_dtoa_r+0x74a>
 8005dd2:	9b08      	ldr	r3, [sp, #32]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	dd08      	ble.n	8005dea <_dtoa_r+0x74a>
 8005dd8:	42b3      	cmp	r3, r6
 8005dda:	9a08      	ldr	r2, [sp, #32]
 8005ddc:	bfa8      	it	ge
 8005dde:	4633      	movge	r3, r6
 8005de0:	eba8 0803 	sub.w	r8, r8, r3
 8005de4:	1af6      	subs	r6, r6, r3
 8005de6:	1ad3      	subs	r3, r2, r3
 8005de8:	9308      	str	r3, [sp, #32]
 8005dea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005dec:	b1f3      	cbz	r3, 8005e2c <_dtoa_r+0x78c>
 8005dee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	f000 80b7 	beq.w	8005f64 <_dtoa_r+0x8c4>
 8005df6:	b18c      	cbz	r4, 8005e1c <_dtoa_r+0x77c>
 8005df8:	4629      	mov	r1, r5
 8005dfa:	4622      	mov	r2, r4
 8005dfc:	4658      	mov	r0, fp
 8005dfe:	f000 fcc7 	bl	8006790 <__pow5mult>
 8005e02:	464a      	mov	r2, r9
 8005e04:	4601      	mov	r1, r0
 8005e06:	4605      	mov	r5, r0
 8005e08:	4658      	mov	r0, fp
 8005e0a:	f000 fc17 	bl	800663c <__multiply>
 8005e0e:	4649      	mov	r1, r9
 8005e10:	9004      	str	r0, [sp, #16]
 8005e12:	4658      	mov	r0, fp
 8005e14:	f000 fb48 	bl	80064a8 <_Bfree>
 8005e18:	9b04      	ldr	r3, [sp, #16]
 8005e1a:	4699      	mov	r9, r3
 8005e1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e1e:	1b1a      	subs	r2, r3, r4
 8005e20:	d004      	beq.n	8005e2c <_dtoa_r+0x78c>
 8005e22:	4649      	mov	r1, r9
 8005e24:	4658      	mov	r0, fp
 8005e26:	f000 fcb3 	bl	8006790 <__pow5mult>
 8005e2a:	4681      	mov	r9, r0
 8005e2c:	2101      	movs	r1, #1
 8005e2e:	4658      	mov	r0, fp
 8005e30:	f000 fbee 	bl	8006610 <__i2b>
 8005e34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005e36:	4604      	mov	r4, r0
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	f000 81cf 	beq.w	80061dc <_dtoa_r+0xb3c>
 8005e3e:	461a      	mov	r2, r3
 8005e40:	4601      	mov	r1, r0
 8005e42:	4658      	mov	r0, fp
 8005e44:	f000 fca4 	bl	8006790 <__pow5mult>
 8005e48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e4a:	2b01      	cmp	r3, #1
 8005e4c:	4604      	mov	r4, r0
 8005e4e:	f300 8095 	bgt.w	8005f7c <_dtoa_r+0x8dc>
 8005e52:	9b02      	ldr	r3, [sp, #8]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	f040 8087 	bne.w	8005f68 <_dtoa_r+0x8c8>
 8005e5a:	9b03      	ldr	r3, [sp, #12]
 8005e5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	f040 8089 	bne.w	8005f78 <_dtoa_r+0x8d8>
 8005e66:	9b03      	ldr	r3, [sp, #12]
 8005e68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005e6c:	0d1b      	lsrs	r3, r3, #20
 8005e6e:	051b      	lsls	r3, r3, #20
 8005e70:	b12b      	cbz	r3, 8005e7e <_dtoa_r+0x7de>
 8005e72:	9b08      	ldr	r3, [sp, #32]
 8005e74:	3301      	adds	r3, #1
 8005e76:	9308      	str	r3, [sp, #32]
 8005e78:	f108 0801 	add.w	r8, r8, #1
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	f000 81b0 	beq.w	80061e8 <_dtoa_r+0xb48>
 8005e88:	6923      	ldr	r3, [r4, #16]
 8005e8a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005e8e:	6918      	ldr	r0, [r3, #16]
 8005e90:	f000 fb72 	bl	8006578 <__hi0bits>
 8005e94:	f1c0 0020 	rsb	r0, r0, #32
 8005e98:	9b08      	ldr	r3, [sp, #32]
 8005e9a:	4418      	add	r0, r3
 8005e9c:	f010 001f 	ands.w	r0, r0, #31
 8005ea0:	d077      	beq.n	8005f92 <_dtoa_r+0x8f2>
 8005ea2:	f1c0 0320 	rsb	r3, r0, #32
 8005ea6:	2b04      	cmp	r3, #4
 8005ea8:	dd6b      	ble.n	8005f82 <_dtoa_r+0x8e2>
 8005eaa:	9b08      	ldr	r3, [sp, #32]
 8005eac:	f1c0 001c 	rsb	r0, r0, #28
 8005eb0:	4403      	add	r3, r0
 8005eb2:	4480      	add	r8, r0
 8005eb4:	4406      	add	r6, r0
 8005eb6:	9308      	str	r3, [sp, #32]
 8005eb8:	f1b8 0f00 	cmp.w	r8, #0
 8005ebc:	dd05      	ble.n	8005eca <_dtoa_r+0x82a>
 8005ebe:	4649      	mov	r1, r9
 8005ec0:	4642      	mov	r2, r8
 8005ec2:	4658      	mov	r0, fp
 8005ec4:	f000 fcbe 	bl	8006844 <__lshift>
 8005ec8:	4681      	mov	r9, r0
 8005eca:	9b08      	ldr	r3, [sp, #32]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	dd05      	ble.n	8005edc <_dtoa_r+0x83c>
 8005ed0:	4621      	mov	r1, r4
 8005ed2:	461a      	mov	r2, r3
 8005ed4:	4658      	mov	r0, fp
 8005ed6:	f000 fcb5 	bl	8006844 <__lshift>
 8005eda:	4604      	mov	r4, r0
 8005edc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d059      	beq.n	8005f96 <_dtoa_r+0x8f6>
 8005ee2:	4621      	mov	r1, r4
 8005ee4:	4648      	mov	r0, r9
 8005ee6:	f000 fd19 	bl	800691c <__mcmp>
 8005eea:	2800      	cmp	r0, #0
 8005eec:	da53      	bge.n	8005f96 <_dtoa_r+0x8f6>
 8005eee:	1e7b      	subs	r3, r7, #1
 8005ef0:	9304      	str	r3, [sp, #16]
 8005ef2:	4649      	mov	r1, r9
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	220a      	movs	r2, #10
 8005ef8:	4658      	mov	r0, fp
 8005efa:	f000 faf7 	bl	80064ec <__multadd>
 8005efe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f00:	4681      	mov	r9, r0
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	f000 8172 	beq.w	80061ec <_dtoa_r+0xb4c>
 8005f08:	2300      	movs	r3, #0
 8005f0a:	4629      	mov	r1, r5
 8005f0c:	220a      	movs	r2, #10
 8005f0e:	4658      	mov	r0, fp
 8005f10:	f000 faec 	bl	80064ec <__multadd>
 8005f14:	9b00      	ldr	r3, [sp, #0]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	4605      	mov	r5, r0
 8005f1a:	dc67      	bgt.n	8005fec <_dtoa_r+0x94c>
 8005f1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f1e:	2b02      	cmp	r3, #2
 8005f20:	dc41      	bgt.n	8005fa6 <_dtoa_r+0x906>
 8005f22:	e063      	b.n	8005fec <_dtoa_r+0x94c>
 8005f24:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005f26:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005f2a:	e746      	b.n	8005dba <_dtoa_r+0x71a>
 8005f2c:	9b07      	ldr	r3, [sp, #28]
 8005f2e:	1e5c      	subs	r4, r3, #1
 8005f30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f32:	42a3      	cmp	r3, r4
 8005f34:	bfbf      	itttt	lt
 8005f36:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005f38:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8005f3a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005f3c:	1ae3      	sublt	r3, r4, r3
 8005f3e:	bfb4      	ite	lt
 8005f40:	18d2      	addlt	r2, r2, r3
 8005f42:	1b1c      	subge	r4, r3, r4
 8005f44:	9b07      	ldr	r3, [sp, #28]
 8005f46:	bfbc      	itt	lt
 8005f48:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8005f4a:	2400      	movlt	r4, #0
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	bfb5      	itete	lt
 8005f50:	eba8 0603 	sublt.w	r6, r8, r3
 8005f54:	9b07      	ldrge	r3, [sp, #28]
 8005f56:	2300      	movlt	r3, #0
 8005f58:	4646      	movge	r6, r8
 8005f5a:	e730      	b.n	8005dbe <_dtoa_r+0x71e>
 8005f5c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005f5e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005f60:	4646      	mov	r6, r8
 8005f62:	e735      	b.n	8005dd0 <_dtoa_r+0x730>
 8005f64:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005f66:	e75c      	b.n	8005e22 <_dtoa_r+0x782>
 8005f68:	2300      	movs	r3, #0
 8005f6a:	e788      	b.n	8005e7e <_dtoa_r+0x7de>
 8005f6c:	3fe00000 	.word	0x3fe00000
 8005f70:	40240000 	.word	0x40240000
 8005f74:	40140000 	.word	0x40140000
 8005f78:	9b02      	ldr	r3, [sp, #8]
 8005f7a:	e780      	b.n	8005e7e <_dtoa_r+0x7de>
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f80:	e782      	b.n	8005e88 <_dtoa_r+0x7e8>
 8005f82:	d099      	beq.n	8005eb8 <_dtoa_r+0x818>
 8005f84:	9a08      	ldr	r2, [sp, #32]
 8005f86:	331c      	adds	r3, #28
 8005f88:	441a      	add	r2, r3
 8005f8a:	4498      	add	r8, r3
 8005f8c:	441e      	add	r6, r3
 8005f8e:	9208      	str	r2, [sp, #32]
 8005f90:	e792      	b.n	8005eb8 <_dtoa_r+0x818>
 8005f92:	4603      	mov	r3, r0
 8005f94:	e7f6      	b.n	8005f84 <_dtoa_r+0x8e4>
 8005f96:	9b07      	ldr	r3, [sp, #28]
 8005f98:	9704      	str	r7, [sp, #16]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	dc20      	bgt.n	8005fe0 <_dtoa_r+0x940>
 8005f9e:	9300      	str	r3, [sp, #0]
 8005fa0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fa2:	2b02      	cmp	r3, #2
 8005fa4:	dd1e      	ble.n	8005fe4 <_dtoa_r+0x944>
 8005fa6:	9b00      	ldr	r3, [sp, #0]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	f47f aec0 	bne.w	8005d2e <_dtoa_r+0x68e>
 8005fae:	4621      	mov	r1, r4
 8005fb0:	2205      	movs	r2, #5
 8005fb2:	4658      	mov	r0, fp
 8005fb4:	f000 fa9a 	bl	80064ec <__multadd>
 8005fb8:	4601      	mov	r1, r0
 8005fba:	4604      	mov	r4, r0
 8005fbc:	4648      	mov	r0, r9
 8005fbe:	f000 fcad 	bl	800691c <__mcmp>
 8005fc2:	2800      	cmp	r0, #0
 8005fc4:	f77f aeb3 	ble.w	8005d2e <_dtoa_r+0x68e>
 8005fc8:	4656      	mov	r6, sl
 8005fca:	2331      	movs	r3, #49	@ 0x31
 8005fcc:	f806 3b01 	strb.w	r3, [r6], #1
 8005fd0:	9b04      	ldr	r3, [sp, #16]
 8005fd2:	3301      	adds	r3, #1
 8005fd4:	9304      	str	r3, [sp, #16]
 8005fd6:	e6ae      	b.n	8005d36 <_dtoa_r+0x696>
 8005fd8:	9c07      	ldr	r4, [sp, #28]
 8005fda:	9704      	str	r7, [sp, #16]
 8005fdc:	4625      	mov	r5, r4
 8005fde:	e7f3      	b.n	8005fc8 <_dtoa_r+0x928>
 8005fe0:	9b07      	ldr	r3, [sp, #28]
 8005fe2:	9300      	str	r3, [sp, #0]
 8005fe4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	f000 8104 	beq.w	80061f4 <_dtoa_r+0xb54>
 8005fec:	2e00      	cmp	r6, #0
 8005fee:	dd05      	ble.n	8005ffc <_dtoa_r+0x95c>
 8005ff0:	4629      	mov	r1, r5
 8005ff2:	4632      	mov	r2, r6
 8005ff4:	4658      	mov	r0, fp
 8005ff6:	f000 fc25 	bl	8006844 <__lshift>
 8005ffa:	4605      	mov	r5, r0
 8005ffc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d05a      	beq.n	80060b8 <_dtoa_r+0xa18>
 8006002:	6869      	ldr	r1, [r5, #4]
 8006004:	4658      	mov	r0, fp
 8006006:	f000 fa0f 	bl	8006428 <_Balloc>
 800600a:	4606      	mov	r6, r0
 800600c:	b928      	cbnz	r0, 800601a <_dtoa_r+0x97a>
 800600e:	4b84      	ldr	r3, [pc, #528]	@ (8006220 <_dtoa_r+0xb80>)
 8006010:	4602      	mov	r2, r0
 8006012:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006016:	f7ff bb5a 	b.w	80056ce <_dtoa_r+0x2e>
 800601a:	692a      	ldr	r2, [r5, #16]
 800601c:	3202      	adds	r2, #2
 800601e:	0092      	lsls	r2, r2, #2
 8006020:	f105 010c 	add.w	r1, r5, #12
 8006024:	300c      	adds	r0, #12
 8006026:	f001 f803 	bl	8007030 <memcpy>
 800602a:	2201      	movs	r2, #1
 800602c:	4631      	mov	r1, r6
 800602e:	4658      	mov	r0, fp
 8006030:	f000 fc08 	bl	8006844 <__lshift>
 8006034:	f10a 0301 	add.w	r3, sl, #1
 8006038:	9307      	str	r3, [sp, #28]
 800603a:	9b00      	ldr	r3, [sp, #0]
 800603c:	4453      	add	r3, sl
 800603e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006040:	9b02      	ldr	r3, [sp, #8]
 8006042:	f003 0301 	and.w	r3, r3, #1
 8006046:	462f      	mov	r7, r5
 8006048:	930a      	str	r3, [sp, #40]	@ 0x28
 800604a:	4605      	mov	r5, r0
 800604c:	9b07      	ldr	r3, [sp, #28]
 800604e:	4621      	mov	r1, r4
 8006050:	3b01      	subs	r3, #1
 8006052:	4648      	mov	r0, r9
 8006054:	9300      	str	r3, [sp, #0]
 8006056:	f7ff fa98 	bl	800558a <quorem>
 800605a:	4639      	mov	r1, r7
 800605c:	9002      	str	r0, [sp, #8]
 800605e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006062:	4648      	mov	r0, r9
 8006064:	f000 fc5a 	bl	800691c <__mcmp>
 8006068:	462a      	mov	r2, r5
 800606a:	9008      	str	r0, [sp, #32]
 800606c:	4621      	mov	r1, r4
 800606e:	4658      	mov	r0, fp
 8006070:	f000 fc70 	bl	8006954 <__mdiff>
 8006074:	68c2      	ldr	r2, [r0, #12]
 8006076:	4606      	mov	r6, r0
 8006078:	bb02      	cbnz	r2, 80060bc <_dtoa_r+0xa1c>
 800607a:	4601      	mov	r1, r0
 800607c:	4648      	mov	r0, r9
 800607e:	f000 fc4d 	bl	800691c <__mcmp>
 8006082:	4602      	mov	r2, r0
 8006084:	4631      	mov	r1, r6
 8006086:	4658      	mov	r0, fp
 8006088:	920e      	str	r2, [sp, #56]	@ 0x38
 800608a:	f000 fa0d 	bl	80064a8 <_Bfree>
 800608e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006090:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006092:	9e07      	ldr	r6, [sp, #28]
 8006094:	ea43 0102 	orr.w	r1, r3, r2
 8006098:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800609a:	4319      	orrs	r1, r3
 800609c:	d110      	bne.n	80060c0 <_dtoa_r+0xa20>
 800609e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80060a2:	d029      	beq.n	80060f8 <_dtoa_r+0xa58>
 80060a4:	9b08      	ldr	r3, [sp, #32]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	dd02      	ble.n	80060b0 <_dtoa_r+0xa10>
 80060aa:	9b02      	ldr	r3, [sp, #8]
 80060ac:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80060b0:	9b00      	ldr	r3, [sp, #0]
 80060b2:	f883 8000 	strb.w	r8, [r3]
 80060b6:	e63f      	b.n	8005d38 <_dtoa_r+0x698>
 80060b8:	4628      	mov	r0, r5
 80060ba:	e7bb      	b.n	8006034 <_dtoa_r+0x994>
 80060bc:	2201      	movs	r2, #1
 80060be:	e7e1      	b.n	8006084 <_dtoa_r+0x9e4>
 80060c0:	9b08      	ldr	r3, [sp, #32]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	db04      	blt.n	80060d0 <_dtoa_r+0xa30>
 80060c6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80060c8:	430b      	orrs	r3, r1
 80060ca:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80060cc:	430b      	orrs	r3, r1
 80060ce:	d120      	bne.n	8006112 <_dtoa_r+0xa72>
 80060d0:	2a00      	cmp	r2, #0
 80060d2:	dded      	ble.n	80060b0 <_dtoa_r+0xa10>
 80060d4:	4649      	mov	r1, r9
 80060d6:	2201      	movs	r2, #1
 80060d8:	4658      	mov	r0, fp
 80060da:	f000 fbb3 	bl	8006844 <__lshift>
 80060de:	4621      	mov	r1, r4
 80060e0:	4681      	mov	r9, r0
 80060e2:	f000 fc1b 	bl	800691c <__mcmp>
 80060e6:	2800      	cmp	r0, #0
 80060e8:	dc03      	bgt.n	80060f2 <_dtoa_r+0xa52>
 80060ea:	d1e1      	bne.n	80060b0 <_dtoa_r+0xa10>
 80060ec:	f018 0f01 	tst.w	r8, #1
 80060f0:	d0de      	beq.n	80060b0 <_dtoa_r+0xa10>
 80060f2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80060f6:	d1d8      	bne.n	80060aa <_dtoa_r+0xa0a>
 80060f8:	9a00      	ldr	r2, [sp, #0]
 80060fa:	2339      	movs	r3, #57	@ 0x39
 80060fc:	7013      	strb	r3, [r2, #0]
 80060fe:	4633      	mov	r3, r6
 8006100:	461e      	mov	r6, r3
 8006102:	3b01      	subs	r3, #1
 8006104:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006108:	2a39      	cmp	r2, #57	@ 0x39
 800610a:	d052      	beq.n	80061b2 <_dtoa_r+0xb12>
 800610c:	3201      	adds	r2, #1
 800610e:	701a      	strb	r2, [r3, #0]
 8006110:	e612      	b.n	8005d38 <_dtoa_r+0x698>
 8006112:	2a00      	cmp	r2, #0
 8006114:	dd07      	ble.n	8006126 <_dtoa_r+0xa86>
 8006116:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800611a:	d0ed      	beq.n	80060f8 <_dtoa_r+0xa58>
 800611c:	9a00      	ldr	r2, [sp, #0]
 800611e:	f108 0301 	add.w	r3, r8, #1
 8006122:	7013      	strb	r3, [r2, #0]
 8006124:	e608      	b.n	8005d38 <_dtoa_r+0x698>
 8006126:	9b07      	ldr	r3, [sp, #28]
 8006128:	9a07      	ldr	r2, [sp, #28]
 800612a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800612e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006130:	4293      	cmp	r3, r2
 8006132:	d028      	beq.n	8006186 <_dtoa_r+0xae6>
 8006134:	4649      	mov	r1, r9
 8006136:	2300      	movs	r3, #0
 8006138:	220a      	movs	r2, #10
 800613a:	4658      	mov	r0, fp
 800613c:	f000 f9d6 	bl	80064ec <__multadd>
 8006140:	42af      	cmp	r7, r5
 8006142:	4681      	mov	r9, r0
 8006144:	f04f 0300 	mov.w	r3, #0
 8006148:	f04f 020a 	mov.w	r2, #10
 800614c:	4639      	mov	r1, r7
 800614e:	4658      	mov	r0, fp
 8006150:	d107      	bne.n	8006162 <_dtoa_r+0xac2>
 8006152:	f000 f9cb 	bl	80064ec <__multadd>
 8006156:	4607      	mov	r7, r0
 8006158:	4605      	mov	r5, r0
 800615a:	9b07      	ldr	r3, [sp, #28]
 800615c:	3301      	adds	r3, #1
 800615e:	9307      	str	r3, [sp, #28]
 8006160:	e774      	b.n	800604c <_dtoa_r+0x9ac>
 8006162:	f000 f9c3 	bl	80064ec <__multadd>
 8006166:	4629      	mov	r1, r5
 8006168:	4607      	mov	r7, r0
 800616a:	2300      	movs	r3, #0
 800616c:	220a      	movs	r2, #10
 800616e:	4658      	mov	r0, fp
 8006170:	f000 f9bc 	bl	80064ec <__multadd>
 8006174:	4605      	mov	r5, r0
 8006176:	e7f0      	b.n	800615a <_dtoa_r+0xaba>
 8006178:	9b00      	ldr	r3, [sp, #0]
 800617a:	2b00      	cmp	r3, #0
 800617c:	bfcc      	ite	gt
 800617e:	461e      	movgt	r6, r3
 8006180:	2601      	movle	r6, #1
 8006182:	4456      	add	r6, sl
 8006184:	2700      	movs	r7, #0
 8006186:	4649      	mov	r1, r9
 8006188:	2201      	movs	r2, #1
 800618a:	4658      	mov	r0, fp
 800618c:	f000 fb5a 	bl	8006844 <__lshift>
 8006190:	4621      	mov	r1, r4
 8006192:	4681      	mov	r9, r0
 8006194:	f000 fbc2 	bl	800691c <__mcmp>
 8006198:	2800      	cmp	r0, #0
 800619a:	dcb0      	bgt.n	80060fe <_dtoa_r+0xa5e>
 800619c:	d102      	bne.n	80061a4 <_dtoa_r+0xb04>
 800619e:	f018 0f01 	tst.w	r8, #1
 80061a2:	d1ac      	bne.n	80060fe <_dtoa_r+0xa5e>
 80061a4:	4633      	mov	r3, r6
 80061a6:	461e      	mov	r6, r3
 80061a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80061ac:	2a30      	cmp	r2, #48	@ 0x30
 80061ae:	d0fa      	beq.n	80061a6 <_dtoa_r+0xb06>
 80061b0:	e5c2      	b.n	8005d38 <_dtoa_r+0x698>
 80061b2:	459a      	cmp	sl, r3
 80061b4:	d1a4      	bne.n	8006100 <_dtoa_r+0xa60>
 80061b6:	9b04      	ldr	r3, [sp, #16]
 80061b8:	3301      	adds	r3, #1
 80061ba:	9304      	str	r3, [sp, #16]
 80061bc:	2331      	movs	r3, #49	@ 0x31
 80061be:	f88a 3000 	strb.w	r3, [sl]
 80061c2:	e5b9      	b.n	8005d38 <_dtoa_r+0x698>
 80061c4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80061c6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006224 <_dtoa_r+0xb84>
 80061ca:	b11b      	cbz	r3, 80061d4 <_dtoa_r+0xb34>
 80061cc:	f10a 0308 	add.w	r3, sl, #8
 80061d0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80061d2:	6013      	str	r3, [r2, #0]
 80061d4:	4650      	mov	r0, sl
 80061d6:	b019      	add	sp, #100	@ 0x64
 80061d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061de:	2b01      	cmp	r3, #1
 80061e0:	f77f ae37 	ble.w	8005e52 <_dtoa_r+0x7b2>
 80061e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80061e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80061e8:	2001      	movs	r0, #1
 80061ea:	e655      	b.n	8005e98 <_dtoa_r+0x7f8>
 80061ec:	9b00      	ldr	r3, [sp, #0]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	f77f aed6 	ble.w	8005fa0 <_dtoa_r+0x900>
 80061f4:	4656      	mov	r6, sl
 80061f6:	4621      	mov	r1, r4
 80061f8:	4648      	mov	r0, r9
 80061fa:	f7ff f9c6 	bl	800558a <quorem>
 80061fe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006202:	f806 8b01 	strb.w	r8, [r6], #1
 8006206:	9b00      	ldr	r3, [sp, #0]
 8006208:	eba6 020a 	sub.w	r2, r6, sl
 800620c:	4293      	cmp	r3, r2
 800620e:	ddb3      	ble.n	8006178 <_dtoa_r+0xad8>
 8006210:	4649      	mov	r1, r9
 8006212:	2300      	movs	r3, #0
 8006214:	220a      	movs	r2, #10
 8006216:	4658      	mov	r0, fp
 8006218:	f000 f968 	bl	80064ec <__multadd>
 800621c:	4681      	mov	r9, r0
 800621e:	e7ea      	b.n	80061f6 <_dtoa_r+0xb56>
 8006220:	080073bf 	.word	0x080073bf
 8006224:	08007343 	.word	0x08007343

08006228 <_free_r>:
 8006228:	b538      	push	{r3, r4, r5, lr}
 800622a:	4605      	mov	r5, r0
 800622c:	2900      	cmp	r1, #0
 800622e:	d041      	beq.n	80062b4 <_free_r+0x8c>
 8006230:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006234:	1f0c      	subs	r4, r1, #4
 8006236:	2b00      	cmp	r3, #0
 8006238:	bfb8      	it	lt
 800623a:	18e4      	addlt	r4, r4, r3
 800623c:	f000 f8e8 	bl	8006410 <__malloc_lock>
 8006240:	4a1d      	ldr	r2, [pc, #116]	@ (80062b8 <_free_r+0x90>)
 8006242:	6813      	ldr	r3, [r2, #0]
 8006244:	b933      	cbnz	r3, 8006254 <_free_r+0x2c>
 8006246:	6063      	str	r3, [r4, #4]
 8006248:	6014      	str	r4, [r2, #0]
 800624a:	4628      	mov	r0, r5
 800624c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006250:	f000 b8e4 	b.w	800641c <__malloc_unlock>
 8006254:	42a3      	cmp	r3, r4
 8006256:	d908      	bls.n	800626a <_free_r+0x42>
 8006258:	6820      	ldr	r0, [r4, #0]
 800625a:	1821      	adds	r1, r4, r0
 800625c:	428b      	cmp	r3, r1
 800625e:	bf01      	itttt	eq
 8006260:	6819      	ldreq	r1, [r3, #0]
 8006262:	685b      	ldreq	r3, [r3, #4]
 8006264:	1809      	addeq	r1, r1, r0
 8006266:	6021      	streq	r1, [r4, #0]
 8006268:	e7ed      	b.n	8006246 <_free_r+0x1e>
 800626a:	461a      	mov	r2, r3
 800626c:	685b      	ldr	r3, [r3, #4]
 800626e:	b10b      	cbz	r3, 8006274 <_free_r+0x4c>
 8006270:	42a3      	cmp	r3, r4
 8006272:	d9fa      	bls.n	800626a <_free_r+0x42>
 8006274:	6811      	ldr	r1, [r2, #0]
 8006276:	1850      	adds	r0, r2, r1
 8006278:	42a0      	cmp	r0, r4
 800627a:	d10b      	bne.n	8006294 <_free_r+0x6c>
 800627c:	6820      	ldr	r0, [r4, #0]
 800627e:	4401      	add	r1, r0
 8006280:	1850      	adds	r0, r2, r1
 8006282:	4283      	cmp	r3, r0
 8006284:	6011      	str	r1, [r2, #0]
 8006286:	d1e0      	bne.n	800624a <_free_r+0x22>
 8006288:	6818      	ldr	r0, [r3, #0]
 800628a:	685b      	ldr	r3, [r3, #4]
 800628c:	6053      	str	r3, [r2, #4]
 800628e:	4408      	add	r0, r1
 8006290:	6010      	str	r0, [r2, #0]
 8006292:	e7da      	b.n	800624a <_free_r+0x22>
 8006294:	d902      	bls.n	800629c <_free_r+0x74>
 8006296:	230c      	movs	r3, #12
 8006298:	602b      	str	r3, [r5, #0]
 800629a:	e7d6      	b.n	800624a <_free_r+0x22>
 800629c:	6820      	ldr	r0, [r4, #0]
 800629e:	1821      	adds	r1, r4, r0
 80062a0:	428b      	cmp	r3, r1
 80062a2:	bf04      	itt	eq
 80062a4:	6819      	ldreq	r1, [r3, #0]
 80062a6:	685b      	ldreq	r3, [r3, #4]
 80062a8:	6063      	str	r3, [r4, #4]
 80062aa:	bf04      	itt	eq
 80062ac:	1809      	addeq	r1, r1, r0
 80062ae:	6021      	streq	r1, [r4, #0]
 80062b0:	6054      	str	r4, [r2, #4]
 80062b2:	e7ca      	b.n	800624a <_free_r+0x22>
 80062b4:	bd38      	pop	{r3, r4, r5, pc}
 80062b6:	bf00      	nop
 80062b8:	200003f8 	.word	0x200003f8

080062bc <malloc>:
 80062bc:	4b02      	ldr	r3, [pc, #8]	@ (80062c8 <malloc+0xc>)
 80062be:	4601      	mov	r1, r0
 80062c0:	6818      	ldr	r0, [r3, #0]
 80062c2:	f000 b825 	b.w	8006310 <_malloc_r>
 80062c6:	bf00      	nop
 80062c8:	20000018 	.word	0x20000018

080062cc <sbrk_aligned>:
 80062cc:	b570      	push	{r4, r5, r6, lr}
 80062ce:	4e0f      	ldr	r6, [pc, #60]	@ (800630c <sbrk_aligned+0x40>)
 80062d0:	460c      	mov	r4, r1
 80062d2:	6831      	ldr	r1, [r6, #0]
 80062d4:	4605      	mov	r5, r0
 80062d6:	b911      	cbnz	r1, 80062de <sbrk_aligned+0x12>
 80062d8:	f000 fe9a 	bl	8007010 <_sbrk_r>
 80062dc:	6030      	str	r0, [r6, #0]
 80062de:	4621      	mov	r1, r4
 80062e0:	4628      	mov	r0, r5
 80062e2:	f000 fe95 	bl	8007010 <_sbrk_r>
 80062e6:	1c43      	adds	r3, r0, #1
 80062e8:	d103      	bne.n	80062f2 <sbrk_aligned+0x26>
 80062ea:	f04f 34ff 	mov.w	r4, #4294967295
 80062ee:	4620      	mov	r0, r4
 80062f0:	bd70      	pop	{r4, r5, r6, pc}
 80062f2:	1cc4      	adds	r4, r0, #3
 80062f4:	f024 0403 	bic.w	r4, r4, #3
 80062f8:	42a0      	cmp	r0, r4
 80062fa:	d0f8      	beq.n	80062ee <sbrk_aligned+0x22>
 80062fc:	1a21      	subs	r1, r4, r0
 80062fe:	4628      	mov	r0, r5
 8006300:	f000 fe86 	bl	8007010 <_sbrk_r>
 8006304:	3001      	adds	r0, #1
 8006306:	d1f2      	bne.n	80062ee <sbrk_aligned+0x22>
 8006308:	e7ef      	b.n	80062ea <sbrk_aligned+0x1e>
 800630a:	bf00      	nop
 800630c:	200003f4 	.word	0x200003f4

08006310 <_malloc_r>:
 8006310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006314:	1ccd      	adds	r5, r1, #3
 8006316:	f025 0503 	bic.w	r5, r5, #3
 800631a:	3508      	adds	r5, #8
 800631c:	2d0c      	cmp	r5, #12
 800631e:	bf38      	it	cc
 8006320:	250c      	movcc	r5, #12
 8006322:	2d00      	cmp	r5, #0
 8006324:	4606      	mov	r6, r0
 8006326:	db01      	blt.n	800632c <_malloc_r+0x1c>
 8006328:	42a9      	cmp	r1, r5
 800632a:	d904      	bls.n	8006336 <_malloc_r+0x26>
 800632c:	230c      	movs	r3, #12
 800632e:	6033      	str	r3, [r6, #0]
 8006330:	2000      	movs	r0, #0
 8006332:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006336:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800640c <_malloc_r+0xfc>
 800633a:	f000 f869 	bl	8006410 <__malloc_lock>
 800633e:	f8d8 3000 	ldr.w	r3, [r8]
 8006342:	461c      	mov	r4, r3
 8006344:	bb44      	cbnz	r4, 8006398 <_malloc_r+0x88>
 8006346:	4629      	mov	r1, r5
 8006348:	4630      	mov	r0, r6
 800634a:	f7ff ffbf 	bl	80062cc <sbrk_aligned>
 800634e:	1c43      	adds	r3, r0, #1
 8006350:	4604      	mov	r4, r0
 8006352:	d158      	bne.n	8006406 <_malloc_r+0xf6>
 8006354:	f8d8 4000 	ldr.w	r4, [r8]
 8006358:	4627      	mov	r7, r4
 800635a:	2f00      	cmp	r7, #0
 800635c:	d143      	bne.n	80063e6 <_malloc_r+0xd6>
 800635e:	2c00      	cmp	r4, #0
 8006360:	d04b      	beq.n	80063fa <_malloc_r+0xea>
 8006362:	6823      	ldr	r3, [r4, #0]
 8006364:	4639      	mov	r1, r7
 8006366:	4630      	mov	r0, r6
 8006368:	eb04 0903 	add.w	r9, r4, r3
 800636c:	f000 fe50 	bl	8007010 <_sbrk_r>
 8006370:	4581      	cmp	r9, r0
 8006372:	d142      	bne.n	80063fa <_malloc_r+0xea>
 8006374:	6821      	ldr	r1, [r4, #0]
 8006376:	1a6d      	subs	r5, r5, r1
 8006378:	4629      	mov	r1, r5
 800637a:	4630      	mov	r0, r6
 800637c:	f7ff ffa6 	bl	80062cc <sbrk_aligned>
 8006380:	3001      	adds	r0, #1
 8006382:	d03a      	beq.n	80063fa <_malloc_r+0xea>
 8006384:	6823      	ldr	r3, [r4, #0]
 8006386:	442b      	add	r3, r5
 8006388:	6023      	str	r3, [r4, #0]
 800638a:	f8d8 3000 	ldr.w	r3, [r8]
 800638e:	685a      	ldr	r2, [r3, #4]
 8006390:	bb62      	cbnz	r2, 80063ec <_malloc_r+0xdc>
 8006392:	f8c8 7000 	str.w	r7, [r8]
 8006396:	e00f      	b.n	80063b8 <_malloc_r+0xa8>
 8006398:	6822      	ldr	r2, [r4, #0]
 800639a:	1b52      	subs	r2, r2, r5
 800639c:	d420      	bmi.n	80063e0 <_malloc_r+0xd0>
 800639e:	2a0b      	cmp	r2, #11
 80063a0:	d917      	bls.n	80063d2 <_malloc_r+0xc2>
 80063a2:	1961      	adds	r1, r4, r5
 80063a4:	42a3      	cmp	r3, r4
 80063a6:	6025      	str	r5, [r4, #0]
 80063a8:	bf18      	it	ne
 80063aa:	6059      	strne	r1, [r3, #4]
 80063ac:	6863      	ldr	r3, [r4, #4]
 80063ae:	bf08      	it	eq
 80063b0:	f8c8 1000 	streq.w	r1, [r8]
 80063b4:	5162      	str	r2, [r4, r5]
 80063b6:	604b      	str	r3, [r1, #4]
 80063b8:	4630      	mov	r0, r6
 80063ba:	f000 f82f 	bl	800641c <__malloc_unlock>
 80063be:	f104 000b 	add.w	r0, r4, #11
 80063c2:	1d23      	adds	r3, r4, #4
 80063c4:	f020 0007 	bic.w	r0, r0, #7
 80063c8:	1ac2      	subs	r2, r0, r3
 80063ca:	bf1c      	itt	ne
 80063cc:	1a1b      	subne	r3, r3, r0
 80063ce:	50a3      	strne	r3, [r4, r2]
 80063d0:	e7af      	b.n	8006332 <_malloc_r+0x22>
 80063d2:	6862      	ldr	r2, [r4, #4]
 80063d4:	42a3      	cmp	r3, r4
 80063d6:	bf0c      	ite	eq
 80063d8:	f8c8 2000 	streq.w	r2, [r8]
 80063dc:	605a      	strne	r2, [r3, #4]
 80063de:	e7eb      	b.n	80063b8 <_malloc_r+0xa8>
 80063e0:	4623      	mov	r3, r4
 80063e2:	6864      	ldr	r4, [r4, #4]
 80063e4:	e7ae      	b.n	8006344 <_malloc_r+0x34>
 80063e6:	463c      	mov	r4, r7
 80063e8:	687f      	ldr	r7, [r7, #4]
 80063ea:	e7b6      	b.n	800635a <_malloc_r+0x4a>
 80063ec:	461a      	mov	r2, r3
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	42a3      	cmp	r3, r4
 80063f2:	d1fb      	bne.n	80063ec <_malloc_r+0xdc>
 80063f4:	2300      	movs	r3, #0
 80063f6:	6053      	str	r3, [r2, #4]
 80063f8:	e7de      	b.n	80063b8 <_malloc_r+0xa8>
 80063fa:	230c      	movs	r3, #12
 80063fc:	6033      	str	r3, [r6, #0]
 80063fe:	4630      	mov	r0, r6
 8006400:	f000 f80c 	bl	800641c <__malloc_unlock>
 8006404:	e794      	b.n	8006330 <_malloc_r+0x20>
 8006406:	6005      	str	r5, [r0, #0]
 8006408:	e7d6      	b.n	80063b8 <_malloc_r+0xa8>
 800640a:	bf00      	nop
 800640c:	200003f8 	.word	0x200003f8

08006410 <__malloc_lock>:
 8006410:	4801      	ldr	r0, [pc, #4]	@ (8006418 <__malloc_lock+0x8>)
 8006412:	f7ff b8b8 	b.w	8005586 <__retarget_lock_acquire_recursive>
 8006416:	bf00      	nop
 8006418:	200003f0 	.word	0x200003f0

0800641c <__malloc_unlock>:
 800641c:	4801      	ldr	r0, [pc, #4]	@ (8006424 <__malloc_unlock+0x8>)
 800641e:	f7ff b8b3 	b.w	8005588 <__retarget_lock_release_recursive>
 8006422:	bf00      	nop
 8006424:	200003f0 	.word	0x200003f0

08006428 <_Balloc>:
 8006428:	b570      	push	{r4, r5, r6, lr}
 800642a:	69c6      	ldr	r6, [r0, #28]
 800642c:	4604      	mov	r4, r0
 800642e:	460d      	mov	r5, r1
 8006430:	b976      	cbnz	r6, 8006450 <_Balloc+0x28>
 8006432:	2010      	movs	r0, #16
 8006434:	f7ff ff42 	bl	80062bc <malloc>
 8006438:	4602      	mov	r2, r0
 800643a:	61e0      	str	r0, [r4, #28]
 800643c:	b920      	cbnz	r0, 8006448 <_Balloc+0x20>
 800643e:	4b18      	ldr	r3, [pc, #96]	@ (80064a0 <_Balloc+0x78>)
 8006440:	4818      	ldr	r0, [pc, #96]	@ (80064a4 <_Balloc+0x7c>)
 8006442:	216b      	movs	r1, #107	@ 0x6b
 8006444:	f000 fe02 	bl	800704c <__assert_func>
 8006448:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800644c:	6006      	str	r6, [r0, #0]
 800644e:	60c6      	str	r6, [r0, #12]
 8006450:	69e6      	ldr	r6, [r4, #28]
 8006452:	68f3      	ldr	r3, [r6, #12]
 8006454:	b183      	cbz	r3, 8006478 <_Balloc+0x50>
 8006456:	69e3      	ldr	r3, [r4, #28]
 8006458:	68db      	ldr	r3, [r3, #12]
 800645a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800645e:	b9b8      	cbnz	r0, 8006490 <_Balloc+0x68>
 8006460:	2101      	movs	r1, #1
 8006462:	fa01 f605 	lsl.w	r6, r1, r5
 8006466:	1d72      	adds	r2, r6, #5
 8006468:	0092      	lsls	r2, r2, #2
 800646a:	4620      	mov	r0, r4
 800646c:	f000 fe0c 	bl	8007088 <_calloc_r>
 8006470:	b160      	cbz	r0, 800648c <_Balloc+0x64>
 8006472:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006476:	e00e      	b.n	8006496 <_Balloc+0x6e>
 8006478:	2221      	movs	r2, #33	@ 0x21
 800647a:	2104      	movs	r1, #4
 800647c:	4620      	mov	r0, r4
 800647e:	f000 fe03 	bl	8007088 <_calloc_r>
 8006482:	69e3      	ldr	r3, [r4, #28]
 8006484:	60f0      	str	r0, [r6, #12]
 8006486:	68db      	ldr	r3, [r3, #12]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d1e4      	bne.n	8006456 <_Balloc+0x2e>
 800648c:	2000      	movs	r0, #0
 800648e:	bd70      	pop	{r4, r5, r6, pc}
 8006490:	6802      	ldr	r2, [r0, #0]
 8006492:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006496:	2300      	movs	r3, #0
 8006498:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800649c:	e7f7      	b.n	800648e <_Balloc+0x66>
 800649e:	bf00      	nop
 80064a0:	08007350 	.word	0x08007350
 80064a4:	080073d0 	.word	0x080073d0

080064a8 <_Bfree>:
 80064a8:	b570      	push	{r4, r5, r6, lr}
 80064aa:	69c6      	ldr	r6, [r0, #28]
 80064ac:	4605      	mov	r5, r0
 80064ae:	460c      	mov	r4, r1
 80064b0:	b976      	cbnz	r6, 80064d0 <_Bfree+0x28>
 80064b2:	2010      	movs	r0, #16
 80064b4:	f7ff ff02 	bl	80062bc <malloc>
 80064b8:	4602      	mov	r2, r0
 80064ba:	61e8      	str	r0, [r5, #28]
 80064bc:	b920      	cbnz	r0, 80064c8 <_Bfree+0x20>
 80064be:	4b09      	ldr	r3, [pc, #36]	@ (80064e4 <_Bfree+0x3c>)
 80064c0:	4809      	ldr	r0, [pc, #36]	@ (80064e8 <_Bfree+0x40>)
 80064c2:	218f      	movs	r1, #143	@ 0x8f
 80064c4:	f000 fdc2 	bl	800704c <__assert_func>
 80064c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80064cc:	6006      	str	r6, [r0, #0]
 80064ce:	60c6      	str	r6, [r0, #12]
 80064d0:	b13c      	cbz	r4, 80064e2 <_Bfree+0x3a>
 80064d2:	69eb      	ldr	r3, [r5, #28]
 80064d4:	6862      	ldr	r2, [r4, #4]
 80064d6:	68db      	ldr	r3, [r3, #12]
 80064d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80064dc:	6021      	str	r1, [r4, #0]
 80064de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80064e2:	bd70      	pop	{r4, r5, r6, pc}
 80064e4:	08007350 	.word	0x08007350
 80064e8:	080073d0 	.word	0x080073d0

080064ec <__multadd>:
 80064ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064f0:	690d      	ldr	r5, [r1, #16]
 80064f2:	4607      	mov	r7, r0
 80064f4:	460c      	mov	r4, r1
 80064f6:	461e      	mov	r6, r3
 80064f8:	f101 0c14 	add.w	ip, r1, #20
 80064fc:	2000      	movs	r0, #0
 80064fe:	f8dc 3000 	ldr.w	r3, [ip]
 8006502:	b299      	uxth	r1, r3
 8006504:	fb02 6101 	mla	r1, r2, r1, r6
 8006508:	0c1e      	lsrs	r6, r3, #16
 800650a:	0c0b      	lsrs	r3, r1, #16
 800650c:	fb02 3306 	mla	r3, r2, r6, r3
 8006510:	b289      	uxth	r1, r1
 8006512:	3001      	adds	r0, #1
 8006514:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006518:	4285      	cmp	r5, r0
 800651a:	f84c 1b04 	str.w	r1, [ip], #4
 800651e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006522:	dcec      	bgt.n	80064fe <__multadd+0x12>
 8006524:	b30e      	cbz	r6, 800656a <__multadd+0x7e>
 8006526:	68a3      	ldr	r3, [r4, #8]
 8006528:	42ab      	cmp	r3, r5
 800652a:	dc19      	bgt.n	8006560 <__multadd+0x74>
 800652c:	6861      	ldr	r1, [r4, #4]
 800652e:	4638      	mov	r0, r7
 8006530:	3101      	adds	r1, #1
 8006532:	f7ff ff79 	bl	8006428 <_Balloc>
 8006536:	4680      	mov	r8, r0
 8006538:	b928      	cbnz	r0, 8006546 <__multadd+0x5a>
 800653a:	4602      	mov	r2, r0
 800653c:	4b0c      	ldr	r3, [pc, #48]	@ (8006570 <__multadd+0x84>)
 800653e:	480d      	ldr	r0, [pc, #52]	@ (8006574 <__multadd+0x88>)
 8006540:	21ba      	movs	r1, #186	@ 0xba
 8006542:	f000 fd83 	bl	800704c <__assert_func>
 8006546:	6922      	ldr	r2, [r4, #16]
 8006548:	3202      	adds	r2, #2
 800654a:	f104 010c 	add.w	r1, r4, #12
 800654e:	0092      	lsls	r2, r2, #2
 8006550:	300c      	adds	r0, #12
 8006552:	f000 fd6d 	bl	8007030 <memcpy>
 8006556:	4621      	mov	r1, r4
 8006558:	4638      	mov	r0, r7
 800655a:	f7ff ffa5 	bl	80064a8 <_Bfree>
 800655e:	4644      	mov	r4, r8
 8006560:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006564:	3501      	adds	r5, #1
 8006566:	615e      	str	r6, [r3, #20]
 8006568:	6125      	str	r5, [r4, #16]
 800656a:	4620      	mov	r0, r4
 800656c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006570:	080073bf 	.word	0x080073bf
 8006574:	080073d0 	.word	0x080073d0

08006578 <__hi0bits>:
 8006578:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800657c:	4603      	mov	r3, r0
 800657e:	bf36      	itet	cc
 8006580:	0403      	lslcc	r3, r0, #16
 8006582:	2000      	movcs	r0, #0
 8006584:	2010      	movcc	r0, #16
 8006586:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800658a:	bf3c      	itt	cc
 800658c:	021b      	lslcc	r3, r3, #8
 800658e:	3008      	addcc	r0, #8
 8006590:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006594:	bf3c      	itt	cc
 8006596:	011b      	lslcc	r3, r3, #4
 8006598:	3004      	addcc	r0, #4
 800659a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800659e:	bf3c      	itt	cc
 80065a0:	009b      	lslcc	r3, r3, #2
 80065a2:	3002      	addcc	r0, #2
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	db05      	blt.n	80065b4 <__hi0bits+0x3c>
 80065a8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80065ac:	f100 0001 	add.w	r0, r0, #1
 80065b0:	bf08      	it	eq
 80065b2:	2020      	moveq	r0, #32
 80065b4:	4770      	bx	lr

080065b6 <__lo0bits>:
 80065b6:	6803      	ldr	r3, [r0, #0]
 80065b8:	4602      	mov	r2, r0
 80065ba:	f013 0007 	ands.w	r0, r3, #7
 80065be:	d00b      	beq.n	80065d8 <__lo0bits+0x22>
 80065c0:	07d9      	lsls	r1, r3, #31
 80065c2:	d421      	bmi.n	8006608 <__lo0bits+0x52>
 80065c4:	0798      	lsls	r0, r3, #30
 80065c6:	bf49      	itett	mi
 80065c8:	085b      	lsrmi	r3, r3, #1
 80065ca:	089b      	lsrpl	r3, r3, #2
 80065cc:	2001      	movmi	r0, #1
 80065ce:	6013      	strmi	r3, [r2, #0]
 80065d0:	bf5c      	itt	pl
 80065d2:	6013      	strpl	r3, [r2, #0]
 80065d4:	2002      	movpl	r0, #2
 80065d6:	4770      	bx	lr
 80065d8:	b299      	uxth	r1, r3
 80065da:	b909      	cbnz	r1, 80065e0 <__lo0bits+0x2a>
 80065dc:	0c1b      	lsrs	r3, r3, #16
 80065de:	2010      	movs	r0, #16
 80065e0:	b2d9      	uxtb	r1, r3
 80065e2:	b909      	cbnz	r1, 80065e8 <__lo0bits+0x32>
 80065e4:	3008      	adds	r0, #8
 80065e6:	0a1b      	lsrs	r3, r3, #8
 80065e8:	0719      	lsls	r1, r3, #28
 80065ea:	bf04      	itt	eq
 80065ec:	091b      	lsreq	r3, r3, #4
 80065ee:	3004      	addeq	r0, #4
 80065f0:	0799      	lsls	r1, r3, #30
 80065f2:	bf04      	itt	eq
 80065f4:	089b      	lsreq	r3, r3, #2
 80065f6:	3002      	addeq	r0, #2
 80065f8:	07d9      	lsls	r1, r3, #31
 80065fa:	d403      	bmi.n	8006604 <__lo0bits+0x4e>
 80065fc:	085b      	lsrs	r3, r3, #1
 80065fe:	f100 0001 	add.w	r0, r0, #1
 8006602:	d003      	beq.n	800660c <__lo0bits+0x56>
 8006604:	6013      	str	r3, [r2, #0]
 8006606:	4770      	bx	lr
 8006608:	2000      	movs	r0, #0
 800660a:	4770      	bx	lr
 800660c:	2020      	movs	r0, #32
 800660e:	4770      	bx	lr

08006610 <__i2b>:
 8006610:	b510      	push	{r4, lr}
 8006612:	460c      	mov	r4, r1
 8006614:	2101      	movs	r1, #1
 8006616:	f7ff ff07 	bl	8006428 <_Balloc>
 800661a:	4602      	mov	r2, r0
 800661c:	b928      	cbnz	r0, 800662a <__i2b+0x1a>
 800661e:	4b05      	ldr	r3, [pc, #20]	@ (8006634 <__i2b+0x24>)
 8006620:	4805      	ldr	r0, [pc, #20]	@ (8006638 <__i2b+0x28>)
 8006622:	f240 1145 	movw	r1, #325	@ 0x145
 8006626:	f000 fd11 	bl	800704c <__assert_func>
 800662a:	2301      	movs	r3, #1
 800662c:	6144      	str	r4, [r0, #20]
 800662e:	6103      	str	r3, [r0, #16]
 8006630:	bd10      	pop	{r4, pc}
 8006632:	bf00      	nop
 8006634:	080073bf 	.word	0x080073bf
 8006638:	080073d0 	.word	0x080073d0

0800663c <__multiply>:
 800663c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006640:	4614      	mov	r4, r2
 8006642:	690a      	ldr	r2, [r1, #16]
 8006644:	6923      	ldr	r3, [r4, #16]
 8006646:	429a      	cmp	r2, r3
 8006648:	bfa8      	it	ge
 800664a:	4623      	movge	r3, r4
 800664c:	460f      	mov	r7, r1
 800664e:	bfa4      	itt	ge
 8006650:	460c      	movge	r4, r1
 8006652:	461f      	movge	r7, r3
 8006654:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006658:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800665c:	68a3      	ldr	r3, [r4, #8]
 800665e:	6861      	ldr	r1, [r4, #4]
 8006660:	eb0a 0609 	add.w	r6, sl, r9
 8006664:	42b3      	cmp	r3, r6
 8006666:	b085      	sub	sp, #20
 8006668:	bfb8      	it	lt
 800666a:	3101      	addlt	r1, #1
 800666c:	f7ff fedc 	bl	8006428 <_Balloc>
 8006670:	b930      	cbnz	r0, 8006680 <__multiply+0x44>
 8006672:	4602      	mov	r2, r0
 8006674:	4b44      	ldr	r3, [pc, #272]	@ (8006788 <__multiply+0x14c>)
 8006676:	4845      	ldr	r0, [pc, #276]	@ (800678c <__multiply+0x150>)
 8006678:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800667c:	f000 fce6 	bl	800704c <__assert_func>
 8006680:	f100 0514 	add.w	r5, r0, #20
 8006684:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006688:	462b      	mov	r3, r5
 800668a:	2200      	movs	r2, #0
 800668c:	4543      	cmp	r3, r8
 800668e:	d321      	bcc.n	80066d4 <__multiply+0x98>
 8006690:	f107 0114 	add.w	r1, r7, #20
 8006694:	f104 0214 	add.w	r2, r4, #20
 8006698:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800669c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80066a0:	9302      	str	r3, [sp, #8]
 80066a2:	1b13      	subs	r3, r2, r4
 80066a4:	3b15      	subs	r3, #21
 80066a6:	f023 0303 	bic.w	r3, r3, #3
 80066aa:	3304      	adds	r3, #4
 80066ac:	f104 0715 	add.w	r7, r4, #21
 80066b0:	42ba      	cmp	r2, r7
 80066b2:	bf38      	it	cc
 80066b4:	2304      	movcc	r3, #4
 80066b6:	9301      	str	r3, [sp, #4]
 80066b8:	9b02      	ldr	r3, [sp, #8]
 80066ba:	9103      	str	r1, [sp, #12]
 80066bc:	428b      	cmp	r3, r1
 80066be:	d80c      	bhi.n	80066da <__multiply+0x9e>
 80066c0:	2e00      	cmp	r6, #0
 80066c2:	dd03      	ble.n	80066cc <__multiply+0x90>
 80066c4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d05b      	beq.n	8006784 <__multiply+0x148>
 80066cc:	6106      	str	r6, [r0, #16]
 80066ce:	b005      	add	sp, #20
 80066d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066d4:	f843 2b04 	str.w	r2, [r3], #4
 80066d8:	e7d8      	b.n	800668c <__multiply+0x50>
 80066da:	f8b1 a000 	ldrh.w	sl, [r1]
 80066de:	f1ba 0f00 	cmp.w	sl, #0
 80066e2:	d024      	beq.n	800672e <__multiply+0xf2>
 80066e4:	f104 0e14 	add.w	lr, r4, #20
 80066e8:	46a9      	mov	r9, r5
 80066ea:	f04f 0c00 	mov.w	ip, #0
 80066ee:	f85e 7b04 	ldr.w	r7, [lr], #4
 80066f2:	f8d9 3000 	ldr.w	r3, [r9]
 80066f6:	fa1f fb87 	uxth.w	fp, r7
 80066fa:	b29b      	uxth	r3, r3
 80066fc:	fb0a 330b 	mla	r3, sl, fp, r3
 8006700:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8006704:	f8d9 7000 	ldr.w	r7, [r9]
 8006708:	4463      	add	r3, ip
 800670a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800670e:	fb0a c70b 	mla	r7, sl, fp, ip
 8006712:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006716:	b29b      	uxth	r3, r3
 8006718:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800671c:	4572      	cmp	r2, lr
 800671e:	f849 3b04 	str.w	r3, [r9], #4
 8006722:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006726:	d8e2      	bhi.n	80066ee <__multiply+0xb2>
 8006728:	9b01      	ldr	r3, [sp, #4]
 800672a:	f845 c003 	str.w	ip, [r5, r3]
 800672e:	9b03      	ldr	r3, [sp, #12]
 8006730:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006734:	3104      	adds	r1, #4
 8006736:	f1b9 0f00 	cmp.w	r9, #0
 800673a:	d021      	beq.n	8006780 <__multiply+0x144>
 800673c:	682b      	ldr	r3, [r5, #0]
 800673e:	f104 0c14 	add.w	ip, r4, #20
 8006742:	46ae      	mov	lr, r5
 8006744:	f04f 0a00 	mov.w	sl, #0
 8006748:	f8bc b000 	ldrh.w	fp, [ip]
 800674c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006750:	fb09 770b 	mla	r7, r9, fp, r7
 8006754:	4457      	add	r7, sl
 8006756:	b29b      	uxth	r3, r3
 8006758:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800675c:	f84e 3b04 	str.w	r3, [lr], #4
 8006760:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006764:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006768:	f8be 3000 	ldrh.w	r3, [lr]
 800676c:	fb09 330a 	mla	r3, r9, sl, r3
 8006770:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006774:	4562      	cmp	r2, ip
 8006776:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800677a:	d8e5      	bhi.n	8006748 <__multiply+0x10c>
 800677c:	9f01      	ldr	r7, [sp, #4]
 800677e:	51eb      	str	r3, [r5, r7]
 8006780:	3504      	adds	r5, #4
 8006782:	e799      	b.n	80066b8 <__multiply+0x7c>
 8006784:	3e01      	subs	r6, #1
 8006786:	e79b      	b.n	80066c0 <__multiply+0x84>
 8006788:	080073bf 	.word	0x080073bf
 800678c:	080073d0 	.word	0x080073d0

08006790 <__pow5mult>:
 8006790:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006794:	4615      	mov	r5, r2
 8006796:	f012 0203 	ands.w	r2, r2, #3
 800679a:	4607      	mov	r7, r0
 800679c:	460e      	mov	r6, r1
 800679e:	d007      	beq.n	80067b0 <__pow5mult+0x20>
 80067a0:	4c25      	ldr	r4, [pc, #148]	@ (8006838 <__pow5mult+0xa8>)
 80067a2:	3a01      	subs	r2, #1
 80067a4:	2300      	movs	r3, #0
 80067a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80067aa:	f7ff fe9f 	bl	80064ec <__multadd>
 80067ae:	4606      	mov	r6, r0
 80067b0:	10ad      	asrs	r5, r5, #2
 80067b2:	d03d      	beq.n	8006830 <__pow5mult+0xa0>
 80067b4:	69fc      	ldr	r4, [r7, #28]
 80067b6:	b97c      	cbnz	r4, 80067d8 <__pow5mult+0x48>
 80067b8:	2010      	movs	r0, #16
 80067ba:	f7ff fd7f 	bl	80062bc <malloc>
 80067be:	4602      	mov	r2, r0
 80067c0:	61f8      	str	r0, [r7, #28]
 80067c2:	b928      	cbnz	r0, 80067d0 <__pow5mult+0x40>
 80067c4:	4b1d      	ldr	r3, [pc, #116]	@ (800683c <__pow5mult+0xac>)
 80067c6:	481e      	ldr	r0, [pc, #120]	@ (8006840 <__pow5mult+0xb0>)
 80067c8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80067cc:	f000 fc3e 	bl	800704c <__assert_func>
 80067d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80067d4:	6004      	str	r4, [r0, #0]
 80067d6:	60c4      	str	r4, [r0, #12]
 80067d8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80067dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80067e0:	b94c      	cbnz	r4, 80067f6 <__pow5mult+0x66>
 80067e2:	f240 2171 	movw	r1, #625	@ 0x271
 80067e6:	4638      	mov	r0, r7
 80067e8:	f7ff ff12 	bl	8006610 <__i2b>
 80067ec:	2300      	movs	r3, #0
 80067ee:	f8c8 0008 	str.w	r0, [r8, #8]
 80067f2:	4604      	mov	r4, r0
 80067f4:	6003      	str	r3, [r0, #0]
 80067f6:	f04f 0900 	mov.w	r9, #0
 80067fa:	07eb      	lsls	r3, r5, #31
 80067fc:	d50a      	bpl.n	8006814 <__pow5mult+0x84>
 80067fe:	4631      	mov	r1, r6
 8006800:	4622      	mov	r2, r4
 8006802:	4638      	mov	r0, r7
 8006804:	f7ff ff1a 	bl	800663c <__multiply>
 8006808:	4631      	mov	r1, r6
 800680a:	4680      	mov	r8, r0
 800680c:	4638      	mov	r0, r7
 800680e:	f7ff fe4b 	bl	80064a8 <_Bfree>
 8006812:	4646      	mov	r6, r8
 8006814:	106d      	asrs	r5, r5, #1
 8006816:	d00b      	beq.n	8006830 <__pow5mult+0xa0>
 8006818:	6820      	ldr	r0, [r4, #0]
 800681a:	b938      	cbnz	r0, 800682c <__pow5mult+0x9c>
 800681c:	4622      	mov	r2, r4
 800681e:	4621      	mov	r1, r4
 8006820:	4638      	mov	r0, r7
 8006822:	f7ff ff0b 	bl	800663c <__multiply>
 8006826:	6020      	str	r0, [r4, #0]
 8006828:	f8c0 9000 	str.w	r9, [r0]
 800682c:	4604      	mov	r4, r0
 800682e:	e7e4      	b.n	80067fa <__pow5mult+0x6a>
 8006830:	4630      	mov	r0, r6
 8006832:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006836:	bf00      	nop
 8006838:	0800742c 	.word	0x0800742c
 800683c:	08007350 	.word	0x08007350
 8006840:	080073d0 	.word	0x080073d0

08006844 <__lshift>:
 8006844:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006848:	460c      	mov	r4, r1
 800684a:	6849      	ldr	r1, [r1, #4]
 800684c:	6923      	ldr	r3, [r4, #16]
 800684e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006852:	68a3      	ldr	r3, [r4, #8]
 8006854:	4607      	mov	r7, r0
 8006856:	4691      	mov	r9, r2
 8006858:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800685c:	f108 0601 	add.w	r6, r8, #1
 8006860:	42b3      	cmp	r3, r6
 8006862:	db0b      	blt.n	800687c <__lshift+0x38>
 8006864:	4638      	mov	r0, r7
 8006866:	f7ff fddf 	bl	8006428 <_Balloc>
 800686a:	4605      	mov	r5, r0
 800686c:	b948      	cbnz	r0, 8006882 <__lshift+0x3e>
 800686e:	4602      	mov	r2, r0
 8006870:	4b28      	ldr	r3, [pc, #160]	@ (8006914 <__lshift+0xd0>)
 8006872:	4829      	ldr	r0, [pc, #164]	@ (8006918 <__lshift+0xd4>)
 8006874:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006878:	f000 fbe8 	bl	800704c <__assert_func>
 800687c:	3101      	adds	r1, #1
 800687e:	005b      	lsls	r3, r3, #1
 8006880:	e7ee      	b.n	8006860 <__lshift+0x1c>
 8006882:	2300      	movs	r3, #0
 8006884:	f100 0114 	add.w	r1, r0, #20
 8006888:	f100 0210 	add.w	r2, r0, #16
 800688c:	4618      	mov	r0, r3
 800688e:	4553      	cmp	r3, sl
 8006890:	db33      	blt.n	80068fa <__lshift+0xb6>
 8006892:	6920      	ldr	r0, [r4, #16]
 8006894:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006898:	f104 0314 	add.w	r3, r4, #20
 800689c:	f019 091f 	ands.w	r9, r9, #31
 80068a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80068a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80068a8:	d02b      	beq.n	8006902 <__lshift+0xbe>
 80068aa:	f1c9 0e20 	rsb	lr, r9, #32
 80068ae:	468a      	mov	sl, r1
 80068b0:	2200      	movs	r2, #0
 80068b2:	6818      	ldr	r0, [r3, #0]
 80068b4:	fa00 f009 	lsl.w	r0, r0, r9
 80068b8:	4310      	orrs	r0, r2
 80068ba:	f84a 0b04 	str.w	r0, [sl], #4
 80068be:	f853 2b04 	ldr.w	r2, [r3], #4
 80068c2:	459c      	cmp	ip, r3
 80068c4:	fa22 f20e 	lsr.w	r2, r2, lr
 80068c8:	d8f3      	bhi.n	80068b2 <__lshift+0x6e>
 80068ca:	ebac 0304 	sub.w	r3, ip, r4
 80068ce:	3b15      	subs	r3, #21
 80068d0:	f023 0303 	bic.w	r3, r3, #3
 80068d4:	3304      	adds	r3, #4
 80068d6:	f104 0015 	add.w	r0, r4, #21
 80068da:	4584      	cmp	ip, r0
 80068dc:	bf38      	it	cc
 80068de:	2304      	movcc	r3, #4
 80068e0:	50ca      	str	r2, [r1, r3]
 80068e2:	b10a      	cbz	r2, 80068e8 <__lshift+0xa4>
 80068e4:	f108 0602 	add.w	r6, r8, #2
 80068e8:	3e01      	subs	r6, #1
 80068ea:	4638      	mov	r0, r7
 80068ec:	612e      	str	r6, [r5, #16]
 80068ee:	4621      	mov	r1, r4
 80068f0:	f7ff fdda 	bl	80064a8 <_Bfree>
 80068f4:	4628      	mov	r0, r5
 80068f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068fa:	f842 0f04 	str.w	r0, [r2, #4]!
 80068fe:	3301      	adds	r3, #1
 8006900:	e7c5      	b.n	800688e <__lshift+0x4a>
 8006902:	3904      	subs	r1, #4
 8006904:	f853 2b04 	ldr.w	r2, [r3], #4
 8006908:	f841 2f04 	str.w	r2, [r1, #4]!
 800690c:	459c      	cmp	ip, r3
 800690e:	d8f9      	bhi.n	8006904 <__lshift+0xc0>
 8006910:	e7ea      	b.n	80068e8 <__lshift+0xa4>
 8006912:	bf00      	nop
 8006914:	080073bf 	.word	0x080073bf
 8006918:	080073d0 	.word	0x080073d0

0800691c <__mcmp>:
 800691c:	690a      	ldr	r2, [r1, #16]
 800691e:	4603      	mov	r3, r0
 8006920:	6900      	ldr	r0, [r0, #16]
 8006922:	1a80      	subs	r0, r0, r2
 8006924:	b530      	push	{r4, r5, lr}
 8006926:	d10e      	bne.n	8006946 <__mcmp+0x2a>
 8006928:	3314      	adds	r3, #20
 800692a:	3114      	adds	r1, #20
 800692c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006930:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006934:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006938:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800693c:	4295      	cmp	r5, r2
 800693e:	d003      	beq.n	8006948 <__mcmp+0x2c>
 8006940:	d205      	bcs.n	800694e <__mcmp+0x32>
 8006942:	f04f 30ff 	mov.w	r0, #4294967295
 8006946:	bd30      	pop	{r4, r5, pc}
 8006948:	42a3      	cmp	r3, r4
 800694a:	d3f3      	bcc.n	8006934 <__mcmp+0x18>
 800694c:	e7fb      	b.n	8006946 <__mcmp+0x2a>
 800694e:	2001      	movs	r0, #1
 8006950:	e7f9      	b.n	8006946 <__mcmp+0x2a>
	...

08006954 <__mdiff>:
 8006954:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006958:	4689      	mov	r9, r1
 800695a:	4606      	mov	r6, r0
 800695c:	4611      	mov	r1, r2
 800695e:	4648      	mov	r0, r9
 8006960:	4614      	mov	r4, r2
 8006962:	f7ff ffdb 	bl	800691c <__mcmp>
 8006966:	1e05      	subs	r5, r0, #0
 8006968:	d112      	bne.n	8006990 <__mdiff+0x3c>
 800696a:	4629      	mov	r1, r5
 800696c:	4630      	mov	r0, r6
 800696e:	f7ff fd5b 	bl	8006428 <_Balloc>
 8006972:	4602      	mov	r2, r0
 8006974:	b928      	cbnz	r0, 8006982 <__mdiff+0x2e>
 8006976:	4b3f      	ldr	r3, [pc, #252]	@ (8006a74 <__mdiff+0x120>)
 8006978:	f240 2137 	movw	r1, #567	@ 0x237
 800697c:	483e      	ldr	r0, [pc, #248]	@ (8006a78 <__mdiff+0x124>)
 800697e:	f000 fb65 	bl	800704c <__assert_func>
 8006982:	2301      	movs	r3, #1
 8006984:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006988:	4610      	mov	r0, r2
 800698a:	b003      	add	sp, #12
 800698c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006990:	bfbc      	itt	lt
 8006992:	464b      	movlt	r3, r9
 8006994:	46a1      	movlt	r9, r4
 8006996:	4630      	mov	r0, r6
 8006998:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800699c:	bfba      	itte	lt
 800699e:	461c      	movlt	r4, r3
 80069a0:	2501      	movlt	r5, #1
 80069a2:	2500      	movge	r5, #0
 80069a4:	f7ff fd40 	bl	8006428 <_Balloc>
 80069a8:	4602      	mov	r2, r0
 80069aa:	b918      	cbnz	r0, 80069b4 <__mdiff+0x60>
 80069ac:	4b31      	ldr	r3, [pc, #196]	@ (8006a74 <__mdiff+0x120>)
 80069ae:	f240 2145 	movw	r1, #581	@ 0x245
 80069b2:	e7e3      	b.n	800697c <__mdiff+0x28>
 80069b4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80069b8:	6926      	ldr	r6, [r4, #16]
 80069ba:	60c5      	str	r5, [r0, #12]
 80069bc:	f109 0310 	add.w	r3, r9, #16
 80069c0:	f109 0514 	add.w	r5, r9, #20
 80069c4:	f104 0e14 	add.w	lr, r4, #20
 80069c8:	f100 0b14 	add.w	fp, r0, #20
 80069cc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80069d0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80069d4:	9301      	str	r3, [sp, #4]
 80069d6:	46d9      	mov	r9, fp
 80069d8:	f04f 0c00 	mov.w	ip, #0
 80069dc:	9b01      	ldr	r3, [sp, #4]
 80069de:	f85e 0b04 	ldr.w	r0, [lr], #4
 80069e2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80069e6:	9301      	str	r3, [sp, #4]
 80069e8:	fa1f f38a 	uxth.w	r3, sl
 80069ec:	4619      	mov	r1, r3
 80069ee:	b283      	uxth	r3, r0
 80069f0:	1acb      	subs	r3, r1, r3
 80069f2:	0c00      	lsrs	r0, r0, #16
 80069f4:	4463      	add	r3, ip
 80069f6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80069fa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80069fe:	b29b      	uxth	r3, r3
 8006a00:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006a04:	4576      	cmp	r6, lr
 8006a06:	f849 3b04 	str.w	r3, [r9], #4
 8006a0a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006a0e:	d8e5      	bhi.n	80069dc <__mdiff+0x88>
 8006a10:	1b33      	subs	r3, r6, r4
 8006a12:	3b15      	subs	r3, #21
 8006a14:	f023 0303 	bic.w	r3, r3, #3
 8006a18:	3415      	adds	r4, #21
 8006a1a:	3304      	adds	r3, #4
 8006a1c:	42a6      	cmp	r6, r4
 8006a1e:	bf38      	it	cc
 8006a20:	2304      	movcc	r3, #4
 8006a22:	441d      	add	r5, r3
 8006a24:	445b      	add	r3, fp
 8006a26:	461e      	mov	r6, r3
 8006a28:	462c      	mov	r4, r5
 8006a2a:	4544      	cmp	r4, r8
 8006a2c:	d30e      	bcc.n	8006a4c <__mdiff+0xf8>
 8006a2e:	f108 0103 	add.w	r1, r8, #3
 8006a32:	1b49      	subs	r1, r1, r5
 8006a34:	f021 0103 	bic.w	r1, r1, #3
 8006a38:	3d03      	subs	r5, #3
 8006a3a:	45a8      	cmp	r8, r5
 8006a3c:	bf38      	it	cc
 8006a3e:	2100      	movcc	r1, #0
 8006a40:	440b      	add	r3, r1
 8006a42:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006a46:	b191      	cbz	r1, 8006a6e <__mdiff+0x11a>
 8006a48:	6117      	str	r7, [r2, #16]
 8006a4a:	e79d      	b.n	8006988 <__mdiff+0x34>
 8006a4c:	f854 1b04 	ldr.w	r1, [r4], #4
 8006a50:	46e6      	mov	lr, ip
 8006a52:	0c08      	lsrs	r0, r1, #16
 8006a54:	fa1c fc81 	uxtah	ip, ip, r1
 8006a58:	4471      	add	r1, lr
 8006a5a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006a5e:	b289      	uxth	r1, r1
 8006a60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006a64:	f846 1b04 	str.w	r1, [r6], #4
 8006a68:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006a6c:	e7dd      	b.n	8006a2a <__mdiff+0xd6>
 8006a6e:	3f01      	subs	r7, #1
 8006a70:	e7e7      	b.n	8006a42 <__mdiff+0xee>
 8006a72:	bf00      	nop
 8006a74:	080073bf 	.word	0x080073bf
 8006a78:	080073d0 	.word	0x080073d0

08006a7c <__d2b>:
 8006a7c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006a80:	460f      	mov	r7, r1
 8006a82:	2101      	movs	r1, #1
 8006a84:	ec59 8b10 	vmov	r8, r9, d0
 8006a88:	4616      	mov	r6, r2
 8006a8a:	f7ff fccd 	bl	8006428 <_Balloc>
 8006a8e:	4604      	mov	r4, r0
 8006a90:	b930      	cbnz	r0, 8006aa0 <__d2b+0x24>
 8006a92:	4602      	mov	r2, r0
 8006a94:	4b23      	ldr	r3, [pc, #140]	@ (8006b24 <__d2b+0xa8>)
 8006a96:	4824      	ldr	r0, [pc, #144]	@ (8006b28 <__d2b+0xac>)
 8006a98:	f240 310f 	movw	r1, #783	@ 0x30f
 8006a9c:	f000 fad6 	bl	800704c <__assert_func>
 8006aa0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006aa4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006aa8:	b10d      	cbz	r5, 8006aae <__d2b+0x32>
 8006aaa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006aae:	9301      	str	r3, [sp, #4]
 8006ab0:	f1b8 0300 	subs.w	r3, r8, #0
 8006ab4:	d023      	beq.n	8006afe <__d2b+0x82>
 8006ab6:	4668      	mov	r0, sp
 8006ab8:	9300      	str	r3, [sp, #0]
 8006aba:	f7ff fd7c 	bl	80065b6 <__lo0bits>
 8006abe:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006ac2:	b1d0      	cbz	r0, 8006afa <__d2b+0x7e>
 8006ac4:	f1c0 0320 	rsb	r3, r0, #32
 8006ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8006acc:	430b      	orrs	r3, r1
 8006ace:	40c2      	lsrs	r2, r0
 8006ad0:	6163      	str	r3, [r4, #20]
 8006ad2:	9201      	str	r2, [sp, #4]
 8006ad4:	9b01      	ldr	r3, [sp, #4]
 8006ad6:	61a3      	str	r3, [r4, #24]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	bf0c      	ite	eq
 8006adc:	2201      	moveq	r2, #1
 8006ade:	2202      	movne	r2, #2
 8006ae0:	6122      	str	r2, [r4, #16]
 8006ae2:	b1a5      	cbz	r5, 8006b0e <__d2b+0x92>
 8006ae4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006ae8:	4405      	add	r5, r0
 8006aea:	603d      	str	r5, [r7, #0]
 8006aec:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006af0:	6030      	str	r0, [r6, #0]
 8006af2:	4620      	mov	r0, r4
 8006af4:	b003      	add	sp, #12
 8006af6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006afa:	6161      	str	r1, [r4, #20]
 8006afc:	e7ea      	b.n	8006ad4 <__d2b+0x58>
 8006afe:	a801      	add	r0, sp, #4
 8006b00:	f7ff fd59 	bl	80065b6 <__lo0bits>
 8006b04:	9b01      	ldr	r3, [sp, #4]
 8006b06:	6163      	str	r3, [r4, #20]
 8006b08:	3020      	adds	r0, #32
 8006b0a:	2201      	movs	r2, #1
 8006b0c:	e7e8      	b.n	8006ae0 <__d2b+0x64>
 8006b0e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006b12:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006b16:	6038      	str	r0, [r7, #0]
 8006b18:	6918      	ldr	r0, [r3, #16]
 8006b1a:	f7ff fd2d 	bl	8006578 <__hi0bits>
 8006b1e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006b22:	e7e5      	b.n	8006af0 <__d2b+0x74>
 8006b24:	080073bf 	.word	0x080073bf
 8006b28:	080073d0 	.word	0x080073d0

08006b2c <__sfputc_r>:
 8006b2c:	6893      	ldr	r3, [r2, #8]
 8006b2e:	3b01      	subs	r3, #1
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	b410      	push	{r4}
 8006b34:	6093      	str	r3, [r2, #8]
 8006b36:	da08      	bge.n	8006b4a <__sfputc_r+0x1e>
 8006b38:	6994      	ldr	r4, [r2, #24]
 8006b3a:	42a3      	cmp	r3, r4
 8006b3c:	db01      	blt.n	8006b42 <__sfputc_r+0x16>
 8006b3e:	290a      	cmp	r1, #10
 8006b40:	d103      	bne.n	8006b4a <__sfputc_r+0x1e>
 8006b42:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b46:	f7fe bc0c 	b.w	8005362 <__swbuf_r>
 8006b4a:	6813      	ldr	r3, [r2, #0]
 8006b4c:	1c58      	adds	r0, r3, #1
 8006b4e:	6010      	str	r0, [r2, #0]
 8006b50:	7019      	strb	r1, [r3, #0]
 8006b52:	4608      	mov	r0, r1
 8006b54:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b58:	4770      	bx	lr

08006b5a <__sfputs_r>:
 8006b5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b5c:	4606      	mov	r6, r0
 8006b5e:	460f      	mov	r7, r1
 8006b60:	4614      	mov	r4, r2
 8006b62:	18d5      	adds	r5, r2, r3
 8006b64:	42ac      	cmp	r4, r5
 8006b66:	d101      	bne.n	8006b6c <__sfputs_r+0x12>
 8006b68:	2000      	movs	r0, #0
 8006b6a:	e007      	b.n	8006b7c <__sfputs_r+0x22>
 8006b6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b70:	463a      	mov	r2, r7
 8006b72:	4630      	mov	r0, r6
 8006b74:	f7ff ffda 	bl	8006b2c <__sfputc_r>
 8006b78:	1c43      	adds	r3, r0, #1
 8006b7a:	d1f3      	bne.n	8006b64 <__sfputs_r+0xa>
 8006b7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006b80 <_vfiprintf_r>:
 8006b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b84:	460d      	mov	r5, r1
 8006b86:	b09d      	sub	sp, #116	@ 0x74
 8006b88:	4614      	mov	r4, r2
 8006b8a:	4698      	mov	r8, r3
 8006b8c:	4606      	mov	r6, r0
 8006b8e:	b118      	cbz	r0, 8006b98 <_vfiprintf_r+0x18>
 8006b90:	6a03      	ldr	r3, [r0, #32]
 8006b92:	b90b      	cbnz	r3, 8006b98 <_vfiprintf_r+0x18>
 8006b94:	f7fe fafc 	bl	8005190 <__sinit>
 8006b98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006b9a:	07d9      	lsls	r1, r3, #31
 8006b9c:	d405      	bmi.n	8006baa <_vfiprintf_r+0x2a>
 8006b9e:	89ab      	ldrh	r3, [r5, #12]
 8006ba0:	059a      	lsls	r2, r3, #22
 8006ba2:	d402      	bmi.n	8006baa <_vfiprintf_r+0x2a>
 8006ba4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006ba6:	f7fe fcee 	bl	8005586 <__retarget_lock_acquire_recursive>
 8006baa:	89ab      	ldrh	r3, [r5, #12]
 8006bac:	071b      	lsls	r3, r3, #28
 8006bae:	d501      	bpl.n	8006bb4 <_vfiprintf_r+0x34>
 8006bb0:	692b      	ldr	r3, [r5, #16]
 8006bb2:	b99b      	cbnz	r3, 8006bdc <_vfiprintf_r+0x5c>
 8006bb4:	4629      	mov	r1, r5
 8006bb6:	4630      	mov	r0, r6
 8006bb8:	f7fe fc12 	bl	80053e0 <__swsetup_r>
 8006bbc:	b170      	cbz	r0, 8006bdc <_vfiprintf_r+0x5c>
 8006bbe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006bc0:	07dc      	lsls	r4, r3, #31
 8006bc2:	d504      	bpl.n	8006bce <_vfiprintf_r+0x4e>
 8006bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8006bc8:	b01d      	add	sp, #116	@ 0x74
 8006bca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bce:	89ab      	ldrh	r3, [r5, #12]
 8006bd0:	0598      	lsls	r0, r3, #22
 8006bd2:	d4f7      	bmi.n	8006bc4 <_vfiprintf_r+0x44>
 8006bd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006bd6:	f7fe fcd7 	bl	8005588 <__retarget_lock_release_recursive>
 8006bda:	e7f3      	b.n	8006bc4 <_vfiprintf_r+0x44>
 8006bdc:	2300      	movs	r3, #0
 8006bde:	9309      	str	r3, [sp, #36]	@ 0x24
 8006be0:	2320      	movs	r3, #32
 8006be2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006be6:	f8cd 800c 	str.w	r8, [sp, #12]
 8006bea:	2330      	movs	r3, #48	@ 0x30
 8006bec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006d9c <_vfiprintf_r+0x21c>
 8006bf0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006bf4:	f04f 0901 	mov.w	r9, #1
 8006bf8:	4623      	mov	r3, r4
 8006bfa:	469a      	mov	sl, r3
 8006bfc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c00:	b10a      	cbz	r2, 8006c06 <_vfiprintf_r+0x86>
 8006c02:	2a25      	cmp	r2, #37	@ 0x25
 8006c04:	d1f9      	bne.n	8006bfa <_vfiprintf_r+0x7a>
 8006c06:	ebba 0b04 	subs.w	fp, sl, r4
 8006c0a:	d00b      	beq.n	8006c24 <_vfiprintf_r+0xa4>
 8006c0c:	465b      	mov	r3, fp
 8006c0e:	4622      	mov	r2, r4
 8006c10:	4629      	mov	r1, r5
 8006c12:	4630      	mov	r0, r6
 8006c14:	f7ff ffa1 	bl	8006b5a <__sfputs_r>
 8006c18:	3001      	adds	r0, #1
 8006c1a:	f000 80a7 	beq.w	8006d6c <_vfiprintf_r+0x1ec>
 8006c1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c20:	445a      	add	r2, fp
 8006c22:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c24:	f89a 3000 	ldrb.w	r3, [sl]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	f000 809f 	beq.w	8006d6c <_vfiprintf_r+0x1ec>
 8006c2e:	2300      	movs	r3, #0
 8006c30:	f04f 32ff 	mov.w	r2, #4294967295
 8006c34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c38:	f10a 0a01 	add.w	sl, sl, #1
 8006c3c:	9304      	str	r3, [sp, #16]
 8006c3e:	9307      	str	r3, [sp, #28]
 8006c40:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006c44:	931a      	str	r3, [sp, #104]	@ 0x68
 8006c46:	4654      	mov	r4, sl
 8006c48:	2205      	movs	r2, #5
 8006c4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c4e:	4853      	ldr	r0, [pc, #332]	@ (8006d9c <_vfiprintf_r+0x21c>)
 8006c50:	f7f9 fabe 	bl	80001d0 <memchr>
 8006c54:	9a04      	ldr	r2, [sp, #16]
 8006c56:	b9d8      	cbnz	r0, 8006c90 <_vfiprintf_r+0x110>
 8006c58:	06d1      	lsls	r1, r2, #27
 8006c5a:	bf44      	itt	mi
 8006c5c:	2320      	movmi	r3, #32
 8006c5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c62:	0713      	lsls	r3, r2, #28
 8006c64:	bf44      	itt	mi
 8006c66:	232b      	movmi	r3, #43	@ 0x2b
 8006c68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c6c:	f89a 3000 	ldrb.w	r3, [sl]
 8006c70:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c72:	d015      	beq.n	8006ca0 <_vfiprintf_r+0x120>
 8006c74:	9a07      	ldr	r2, [sp, #28]
 8006c76:	4654      	mov	r4, sl
 8006c78:	2000      	movs	r0, #0
 8006c7a:	f04f 0c0a 	mov.w	ip, #10
 8006c7e:	4621      	mov	r1, r4
 8006c80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c84:	3b30      	subs	r3, #48	@ 0x30
 8006c86:	2b09      	cmp	r3, #9
 8006c88:	d94b      	bls.n	8006d22 <_vfiprintf_r+0x1a2>
 8006c8a:	b1b0      	cbz	r0, 8006cba <_vfiprintf_r+0x13a>
 8006c8c:	9207      	str	r2, [sp, #28]
 8006c8e:	e014      	b.n	8006cba <_vfiprintf_r+0x13a>
 8006c90:	eba0 0308 	sub.w	r3, r0, r8
 8006c94:	fa09 f303 	lsl.w	r3, r9, r3
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	9304      	str	r3, [sp, #16]
 8006c9c:	46a2      	mov	sl, r4
 8006c9e:	e7d2      	b.n	8006c46 <_vfiprintf_r+0xc6>
 8006ca0:	9b03      	ldr	r3, [sp, #12]
 8006ca2:	1d19      	adds	r1, r3, #4
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	9103      	str	r1, [sp, #12]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	bfbb      	ittet	lt
 8006cac:	425b      	neglt	r3, r3
 8006cae:	f042 0202 	orrlt.w	r2, r2, #2
 8006cb2:	9307      	strge	r3, [sp, #28]
 8006cb4:	9307      	strlt	r3, [sp, #28]
 8006cb6:	bfb8      	it	lt
 8006cb8:	9204      	strlt	r2, [sp, #16]
 8006cba:	7823      	ldrb	r3, [r4, #0]
 8006cbc:	2b2e      	cmp	r3, #46	@ 0x2e
 8006cbe:	d10a      	bne.n	8006cd6 <_vfiprintf_r+0x156>
 8006cc0:	7863      	ldrb	r3, [r4, #1]
 8006cc2:	2b2a      	cmp	r3, #42	@ 0x2a
 8006cc4:	d132      	bne.n	8006d2c <_vfiprintf_r+0x1ac>
 8006cc6:	9b03      	ldr	r3, [sp, #12]
 8006cc8:	1d1a      	adds	r2, r3, #4
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	9203      	str	r2, [sp, #12]
 8006cce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006cd2:	3402      	adds	r4, #2
 8006cd4:	9305      	str	r3, [sp, #20]
 8006cd6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006dac <_vfiprintf_r+0x22c>
 8006cda:	7821      	ldrb	r1, [r4, #0]
 8006cdc:	2203      	movs	r2, #3
 8006cde:	4650      	mov	r0, sl
 8006ce0:	f7f9 fa76 	bl	80001d0 <memchr>
 8006ce4:	b138      	cbz	r0, 8006cf6 <_vfiprintf_r+0x176>
 8006ce6:	9b04      	ldr	r3, [sp, #16]
 8006ce8:	eba0 000a 	sub.w	r0, r0, sl
 8006cec:	2240      	movs	r2, #64	@ 0x40
 8006cee:	4082      	lsls	r2, r0
 8006cf0:	4313      	orrs	r3, r2
 8006cf2:	3401      	adds	r4, #1
 8006cf4:	9304      	str	r3, [sp, #16]
 8006cf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cfa:	4829      	ldr	r0, [pc, #164]	@ (8006da0 <_vfiprintf_r+0x220>)
 8006cfc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006d00:	2206      	movs	r2, #6
 8006d02:	f7f9 fa65 	bl	80001d0 <memchr>
 8006d06:	2800      	cmp	r0, #0
 8006d08:	d03f      	beq.n	8006d8a <_vfiprintf_r+0x20a>
 8006d0a:	4b26      	ldr	r3, [pc, #152]	@ (8006da4 <_vfiprintf_r+0x224>)
 8006d0c:	bb1b      	cbnz	r3, 8006d56 <_vfiprintf_r+0x1d6>
 8006d0e:	9b03      	ldr	r3, [sp, #12]
 8006d10:	3307      	adds	r3, #7
 8006d12:	f023 0307 	bic.w	r3, r3, #7
 8006d16:	3308      	adds	r3, #8
 8006d18:	9303      	str	r3, [sp, #12]
 8006d1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d1c:	443b      	add	r3, r7
 8006d1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d20:	e76a      	b.n	8006bf8 <_vfiprintf_r+0x78>
 8006d22:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d26:	460c      	mov	r4, r1
 8006d28:	2001      	movs	r0, #1
 8006d2a:	e7a8      	b.n	8006c7e <_vfiprintf_r+0xfe>
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	3401      	adds	r4, #1
 8006d30:	9305      	str	r3, [sp, #20]
 8006d32:	4619      	mov	r1, r3
 8006d34:	f04f 0c0a 	mov.w	ip, #10
 8006d38:	4620      	mov	r0, r4
 8006d3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d3e:	3a30      	subs	r2, #48	@ 0x30
 8006d40:	2a09      	cmp	r2, #9
 8006d42:	d903      	bls.n	8006d4c <_vfiprintf_r+0x1cc>
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d0c6      	beq.n	8006cd6 <_vfiprintf_r+0x156>
 8006d48:	9105      	str	r1, [sp, #20]
 8006d4a:	e7c4      	b.n	8006cd6 <_vfiprintf_r+0x156>
 8006d4c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d50:	4604      	mov	r4, r0
 8006d52:	2301      	movs	r3, #1
 8006d54:	e7f0      	b.n	8006d38 <_vfiprintf_r+0x1b8>
 8006d56:	ab03      	add	r3, sp, #12
 8006d58:	9300      	str	r3, [sp, #0]
 8006d5a:	462a      	mov	r2, r5
 8006d5c:	4b12      	ldr	r3, [pc, #72]	@ (8006da8 <_vfiprintf_r+0x228>)
 8006d5e:	a904      	add	r1, sp, #16
 8006d60:	4630      	mov	r0, r6
 8006d62:	f7fd fdd1 	bl	8004908 <_printf_float>
 8006d66:	4607      	mov	r7, r0
 8006d68:	1c78      	adds	r0, r7, #1
 8006d6a:	d1d6      	bne.n	8006d1a <_vfiprintf_r+0x19a>
 8006d6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d6e:	07d9      	lsls	r1, r3, #31
 8006d70:	d405      	bmi.n	8006d7e <_vfiprintf_r+0x1fe>
 8006d72:	89ab      	ldrh	r3, [r5, #12]
 8006d74:	059a      	lsls	r2, r3, #22
 8006d76:	d402      	bmi.n	8006d7e <_vfiprintf_r+0x1fe>
 8006d78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d7a:	f7fe fc05 	bl	8005588 <__retarget_lock_release_recursive>
 8006d7e:	89ab      	ldrh	r3, [r5, #12]
 8006d80:	065b      	lsls	r3, r3, #25
 8006d82:	f53f af1f 	bmi.w	8006bc4 <_vfiprintf_r+0x44>
 8006d86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d88:	e71e      	b.n	8006bc8 <_vfiprintf_r+0x48>
 8006d8a:	ab03      	add	r3, sp, #12
 8006d8c:	9300      	str	r3, [sp, #0]
 8006d8e:	462a      	mov	r2, r5
 8006d90:	4b05      	ldr	r3, [pc, #20]	@ (8006da8 <_vfiprintf_r+0x228>)
 8006d92:	a904      	add	r1, sp, #16
 8006d94:	4630      	mov	r0, r6
 8006d96:	f7fe f84f 	bl	8004e38 <_printf_i>
 8006d9a:	e7e4      	b.n	8006d66 <_vfiprintf_r+0x1e6>
 8006d9c:	08007528 	.word	0x08007528
 8006da0:	08007532 	.word	0x08007532
 8006da4:	08004909 	.word	0x08004909
 8006da8:	08006b5b 	.word	0x08006b5b
 8006dac:	0800752e 	.word	0x0800752e

08006db0 <__sflush_r>:
 8006db0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006db4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006db8:	0716      	lsls	r6, r2, #28
 8006dba:	4605      	mov	r5, r0
 8006dbc:	460c      	mov	r4, r1
 8006dbe:	d454      	bmi.n	8006e6a <__sflush_r+0xba>
 8006dc0:	684b      	ldr	r3, [r1, #4]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	dc02      	bgt.n	8006dcc <__sflush_r+0x1c>
 8006dc6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	dd48      	ble.n	8006e5e <__sflush_r+0xae>
 8006dcc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006dce:	2e00      	cmp	r6, #0
 8006dd0:	d045      	beq.n	8006e5e <__sflush_r+0xae>
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006dd8:	682f      	ldr	r7, [r5, #0]
 8006dda:	6a21      	ldr	r1, [r4, #32]
 8006ddc:	602b      	str	r3, [r5, #0]
 8006dde:	d030      	beq.n	8006e42 <__sflush_r+0x92>
 8006de0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006de2:	89a3      	ldrh	r3, [r4, #12]
 8006de4:	0759      	lsls	r1, r3, #29
 8006de6:	d505      	bpl.n	8006df4 <__sflush_r+0x44>
 8006de8:	6863      	ldr	r3, [r4, #4]
 8006dea:	1ad2      	subs	r2, r2, r3
 8006dec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006dee:	b10b      	cbz	r3, 8006df4 <__sflush_r+0x44>
 8006df0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006df2:	1ad2      	subs	r2, r2, r3
 8006df4:	2300      	movs	r3, #0
 8006df6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006df8:	6a21      	ldr	r1, [r4, #32]
 8006dfa:	4628      	mov	r0, r5
 8006dfc:	47b0      	blx	r6
 8006dfe:	1c43      	adds	r3, r0, #1
 8006e00:	89a3      	ldrh	r3, [r4, #12]
 8006e02:	d106      	bne.n	8006e12 <__sflush_r+0x62>
 8006e04:	6829      	ldr	r1, [r5, #0]
 8006e06:	291d      	cmp	r1, #29
 8006e08:	d82b      	bhi.n	8006e62 <__sflush_r+0xb2>
 8006e0a:	4a2a      	ldr	r2, [pc, #168]	@ (8006eb4 <__sflush_r+0x104>)
 8006e0c:	410a      	asrs	r2, r1
 8006e0e:	07d6      	lsls	r6, r2, #31
 8006e10:	d427      	bmi.n	8006e62 <__sflush_r+0xb2>
 8006e12:	2200      	movs	r2, #0
 8006e14:	6062      	str	r2, [r4, #4]
 8006e16:	04d9      	lsls	r1, r3, #19
 8006e18:	6922      	ldr	r2, [r4, #16]
 8006e1a:	6022      	str	r2, [r4, #0]
 8006e1c:	d504      	bpl.n	8006e28 <__sflush_r+0x78>
 8006e1e:	1c42      	adds	r2, r0, #1
 8006e20:	d101      	bne.n	8006e26 <__sflush_r+0x76>
 8006e22:	682b      	ldr	r3, [r5, #0]
 8006e24:	b903      	cbnz	r3, 8006e28 <__sflush_r+0x78>
 8006e26:	6560      	str	r0, [r4, #84]	@ 0x54
 8006e28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e2a:	602f      	str	r7, [r5, #0]
 8006e2c:	b1b9      	cbz	r1, 8006e5e <__sflush_r+0xae>
 8006e2e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e32:	4299      	cmp	r1, r3
 8006e34:	d002      	beq.n	8006e3c <__sflush_r+0x8c>
 8006e36:	4628      	mov	r0, r5
 8006e38:	f7ff f9f6 	bl	8006228 <_free_r>
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e40:	e00d      	b.n	8006e5e <__sflush_r+0xae>
 8006e42:	2301      	movs	r3, #1
 8006e44:	4628      	mov	r0, r5
 8006e46:	47b0      	blx	r6
 8006e48:	4602      	mov	r2, r0
 8006e4a:	1c50      	adds	r0, r2, #1
 8006e4c:	d1c9      	bne.n	8006de2 <__sflush_r+0x32>
 8006e4e:	682b      	ldr	r3, [r5, #0]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d0c6      	beq.n	8006de2 <__sflush_r+0x32>
 8006e54:	2b1d      	cmp	r3, #29
 8006e56:	d001      	beq.n	8006e5c <__sflush_r+0xac>
 8006e58:	2b16      	cmp	r3, #22
 8006e5a:	d11e      	bne.n	8006e9a <__sflush_r+0xea>
 8006e5c:	602f      	str	r7, [r5, #0]
 8006e5e:	2000      	movs	r0, #0
 8006e60:	e022      	b.n	8006ea8 <__sflush_r+0xf8>
 8006e62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e66:	b21b      	sxth	r3, r3
 8006e68:	e01b      	b.n	8006ea2 <__sflush_r+0xf2>
 8006e6a:	690f      	ldr	r7, [r1, #16]
 8006e6c:	2f00      	cmp	r7, #0
 8006e6e:	d0f6      	beq.n	8006e5e <__sflush_r+0xae>
 8006e70:	0793      	lsls	r3, r2, #30
 8006e72:	680e      	ldr	r6, [r1, #0]
 8006e74:	bf08      	it	eq
 8006e76:	694b      	ldreq	r3, [r1, #20]
 8006e78:	600f      	str	r7, [r1, #0]
 8006e7a:	bf18      	it	ne
 8006e7c:	2300      	movne	r3, #0
 8006e7e:	eba6 0807 	sub.w	r8, r6, r7
 8006e82:	608b      	str	r3, [r1, #8]
 8006e84:	f1b8 0f00 	cmp.w	r8, #0
 8006e88:	dde9      	ble.n	8006e5e <__sflush_r+0xae>
 8006e8a:	6a21      	ldr	r1, [r4, #32]
 8006e8c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006e8e:	4643      	mov	r3, r8
 8006e90:	463a      	mov	r2, r7
 8006e92:	4628      	mov	r0, r5
 8006e94:	47b0      	blx	r6
 8006e96:	2800      	cmp	r0, #0
 8006e98:	dc08      	bgt.n	8006eac <__sflush_r+0xfc>
 8006e9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ea2:	81a3      	strh	r3, [r4, #12]
 8006ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8006ea8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006eac:	4407      	add	r7, r0
 8006eae:	eba8 0800 	sub.w	r8, r8, r0
 8006eb2:	e7e7      	b.n	8006e84 <__sflush_r+0xd4>
 8006eb4:	dfbffffe 	.word	0xdfbffffe

08006eb8 <_fflush_r>:
 8006eb8:	b538      	push	{r3, r4, r5, lr}
 8006eba:	690b      	ldr	r3, [r1, #16]
 8006ebc:	4605      	mov	r5, r0
 8006ebe:	460c      	mov	r4, r1
 8006ec0:	b913      	cbnz	r3, 8006ec8 <_fflush_r+0x10>
 8006ec2:	2500      	movs	r5, #0
 8006ec4:	4628      	mov	r0, r5
 8006ec6:	bd38      	pop	{r3, r4, r5, pc}
 8006ec8:	b118      	cbz	r0, 8006ed2 <_fflush_r+0x1a>
 8006eca:	6a03      	ldr	r3, [r0, #32]
 8006ecc:	b90b      	cbnz	r3, 8006ed2 <_fflush_r+0x1a>
 8006ece:	f7fe f95f 	bl	8005190 <__sinit>
 8006ed2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d0f3      	beq.n	8006ec2 <_fflush_r+0xa>
 8006eda:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006edc:	07d0      	lsls	r0, r2, #31
 8006ede:	d404      	bmi.n	8006eea <_fflush_r+0x32>
 8006ee0:	0599      	lsls	r1, r3, #22
 8006ee2:	d402      	bmi.n	8006eea <_fflush_r+0x32>
 8006ee4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ee6:	f7fe fb4e 	bl	8005586 <__retarget_lock_acquire_recursive>
 8006eea:	4628      	mov	r0, r5
 8006eec:	4621      	mov	r1, r4
 8006eee:	f7ff ff5f 	bl	8006db0 <__sflush_r>
 8006ef2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ef4:	07da      	lsls	r2, r3, #31
 8006ef6:	4605      	mov	r5, r0
 8006ef8:	d4e4      	bmi.n	8006ec4 <_fflush_r+0xc>
 8006efa:	89a3      	ldrh	r3, [r4, #12]
 8006efc:	059b      	lsls	r3, r3, #22
 8006efe:	d4e1      	bmi.n	8006ec4 <_fflush_r+0xc>
 8006f00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f02:	f7fe fb41 	bl	8005588 <__retarget_lock_release_recursive>
 8006f06:	e7dd      	b.n	8006ec4 <_fflush_r+0xc>

08006f08 <__swhatbuf_r>:
 8006f08:	b570      	push	{r4, r5, r6, lr}
 8006f0a:	460c      	mov	r4, r1
 8006f0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f10:	2900      	cmp	r1, #0
 8006f12:	b096      	sub	sp, #88	@ 0x58
 8006f14:	4615      	mov	r5, r2
 8006f16:	461e      	mov	r6, r3
 8006f18:	da0d      	bge.n	8006f36 <__swhatbuf_r+0x2e>
 8006f1a:	89a3      	ldrh	r3, [r4, #12]
 8006f1c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006f20:	f04f 0100 	mov.w	r1, #0
 8006f24:	bf14      	ite	ne
 8006f26:	2340      	movne	r3, #64	@ 0x40
 8006f28:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006f2c:	2000      	movs	r0, #0
 8006f2e:	6031      	str	r1, [r6, #0]
 8006f30:	602b      	str	r3, [r5, #0]
 8006f32:	b016      	add	sp, #88	@ 0x58
 8006f34:	bd70      	pop	{r4, r5, r6, pc}
 8006f36:	466a      	mov	r2, sp
 8006f38:	f000 f848 	bl	8006fcc <_fstat_r>
 8006f3c:	2800      	cmp	r0, #0
 8006f3e:	dbec      	blt.n	8006f1a <__swhatbuf_r+0x12>
 8006f40:	9901      	ldr	r1, [sp, #4]
 8006f42:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006f46:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006f4a:	4259      	negs	r1, r3
 8006f4c:	4159      	adcs	r1, r3
 8006f4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006f52:	e7eb      	b.n	8006f2c <__swhatbuf_r+0x24>

08006f54 <__smakebuf_r>:
 8006f54:	898b      	ldrh	r3, [r1, #12]
 8006f56:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f58:	079d      	lsls	r5, r3, #30
 8006f5a:	4606      	mov	r6, r0
 8006f5c:	460c      	mov	r4, r1
 8006f5e:	d507      	bpl.n	8006f70 <__smakebuf_r+0x1c>
 8006f60:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006f64:	6023      	str	r3, [r4, #0]
 8006f66:	6123      	str	r3, [r4, #16]
 8006f68:	2301      	movs	r3, #1
 8006f6a:	6163      	str	r3, [r4, #20]
 8006f6c:	b003      	add	sp, #12
 8006f6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f70:	ab01      	add	r3, sp, #4
 8006f72:	466a      	mov	r2, sp
 8006f74:	f7ff ffc8 	bl	8006f08 <__swhatbuf_r>
 8006f78:	9f00      	ldr	r7, [sp, #0]
 8006f7a:	4605      	mov	r5, r0
 8006f7c:	4639      	mov	r1, r7
 8006f7e:	4630      	mov	r0, r6
 8006f80:	f7ff f9c6 	bl	8006310 <_malloc_r>
 8006f84:	b948      	cbnz	r0, 8006f9a <__smakebuf_r+0x46>
 8006f86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f8a:	059a      	lsls	r2, r3, #22
 8006f8c:	d4ee      	bmi.n	8006f6c <__smakebuf_r+0x18>
 8006f8e:	f023 0303 	bic.w	r3, r3, #3
 8006f92:	f043 0302 	orr.w	r3, r3, #2
 8006f96:	81a3      	strh	r3, [r4, #12]
 8006f98:	e7e2      	b.n	8006f60 <__smakebuf_r+0xc>
 8006f9a:	89a3      	ldrh	r3, [r4, #12]
 8006f9c:	6020      	str	r0, [r4, #0]
 8006f9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fa2:	81a3      	strh	r3, [r4, #12]
 8006fa4:	9b01      	ldr	r3, [sp, #4]
 8006fa6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006faa:	b15b      	cbz	r3, 8006fc4 <__smakebuf_r+0x70>
 8006fac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006fb0:	4630      	mov	r0, r6
 8006fb2:	f000 f81d 	bl	8006ff0 <_isatty_r>
 8006fb6:	b128      	cbz	r0, 8006fc4 <__smakebuf_r+0x70>
 8006fb8:	89a3      	ldrh	r3, [r4, #12]
 8006fba:	f023 0303 	bic.w	r3, r3, #3
 8006fbe:	f043 0301 	orr.w	r3, r3, #1
 8006fc2:	81a3      	strh	r3, [r4, #12]
 8006fc4:	89a3      	ldrh	r3, [r4, #12]
 8006fc6:	431d      	orrs	r5, r3
 8006fc8:	81a5      	strh	r5, [r4, #12]
 8006fca:	e7cf      	b.n	8006f6c <__smakebuf_r+0x18>

08006fcc <_fstat_r>:
 8006fcc:	b538      	push	{r3, r4, r5, lr}
 8006fce:	4d07      	ldr	r5, [pc, #28]	@ (8006fec <_fstat_r+0x20>)
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	4604      	mov	r4, r0
 8006fd4:	4608      	mov	r0, r1
 8006fd6:	4611      	mov	r1, r2
 8006fd8:	602b      	str	r3, [r5, #0]
 8006fda:	f7fb f971 	bl	80022c0 <_fstat>
 8006fde:	1c43      	adds	r3, r0, #1
 8006fe0:	d102      	bne.n	8006fe8 <_fstat_r+0x1c>
 8006fe2:	682b      	ldr	r3, [r5, #0]
 8006fe4:	b103      	cbz	r3, 8006fe8 <_fstat_r+0x1c>
 8006fe6:	6023      	str	r3, [r4, #0]
 8006fe8:	bd38      	pop	{r3, r4, r5, pc}
 8006fea:	bf00      	nop
 8006fec:	200003ec 	.word	0x200003ec

08006ff0 <_isatty_r>:
 8006ff0:	b538      	push	{r3, r4, r5, lr}
 8006ff2:	4d06      	ldr	r5, [pc, #24]	@ (800700c <_isatty_r+0x1c>)
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	4604      	mov	r4, r0
 8006ff8:	4608      	mov	r0, r1
 8006ffa:	602b      	str	r3, [r5, #0]
 8006ffc:	f7fb f970 	bl	80022e0 <_isatty>
 8007000:	1c43      	adds	r3, r0, #1
 8007002:	d102      	bne.n	800700a <_isatty_r+0x1a>
 8007004:	682b      	ldr	r3, [r5, #0]
 8007006:	b103      	cbz	r3, 800700a <_isatty_r+0x1a>
 8007008:	6023      	str	r3, [r4, #0]
 800700a:	bd38      	pop	{r3, r4, r5, pc}
 800700c:	200003ec 	.word	0x200003ec

08007010 <_sbrk_r>:
 8007010:	b538      	push	{r3, r4, r5, lr}
 8007012:	4d06      	ldr	r5, [pc, #24]	@ (800702c <_sbrk_r+0x1c>)
 8007014:	2300      	movs	r3, #0
 8007016:	4604      	mov	r4, r0
 8007018:	4608      	mov	r0, r1
 800701a:	602b      	str	r3, [r5, #0]
 800701c:	f7fb f978 	bl	8002310 <_sbrk>
 8007020:	1c43      	adds	r3, r0, #1
 8007022:	d102      	bne.n	800702a <_sbrk_r+0x1a>
 8007024:	682b      	ldr	r3, [r5, #0]
 8007026:	b103      	cbz	r3, 800702a <_sbrk_r+0x1a>
 8007028:	6023      	str	r3, [r4, #0]
 800702a:	bd38      	pop	{r3, r4, r5, pc}
 800702c:	200003ec 	.word	0x200003ec

08007030 <memcpy>:
 8007030:	440a      	add	r2, r1
 8007032:	4291      	cmp	r1, r2
 8007034:	f100 33ff 	add.w	r3, r0, #4294967295
 8007038:	d100      	bne.n	800703c <memcpy+0xc>
 800703a:	4770      	bx	lr
 800703c:	b510      	push	{r4, lr}
 800703e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007042:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007046:	4291      	cmp	r1, r2
 8007048:	d1f9      	bne.n	800703e <memcpy+0xe>
 800704a:	bd10      	pop	{r4, pc}

0800704c <__assert_func>:
 800704c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800704e:	4614      	mov	r4, r2
 8007050:	461a      	mov	r2, r3
 8007052:	4b09      	ldr	r3, [pc, #36]	@ (8007078 <__assert_func+0x2c>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4605      	mov	r5, r0
 8007058:	68d8      	ldr	r0, [r3, #12]
 800705a:	b954      	cbnz	r4, 8007072 <__assert_func+0x26>
 800705c:	4b07      	ldr	r3, [pc, #28]	@ (800707c <__assert_func+0x30>)
 800705e:	461c      	mov	r4, r3
 8007060:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007064:	9100      	str	r1, [sp, #0]
 8007066:	462b      	mov	r3, r5
 8007068:	4905      	ldr	r1, [pc, #20]	@ (8007080 <__assert_func+0x34>)
 800706a:	f000 f841 	bl	80070f0 <fiprintf>
 800706e:	f000 f851 	bl	8007114 <abort>
 8007072:	4b04      	ldr	r3, [pc, #16]	@ (8007084 <__assert_func+0x38>)
 8007074:	e7f4      	b.n	8007060 <__assert_func+0x14>
 8007076:	bf00      	nop
 8007078:	20000018 	.word	0x20000018
 800707c:	0800757e 	.word	0x0800757e
 8007080:	08007550 	.word	0x08007550
 8007084:	08007543 	.word	0x08007543

08007088 <_calloc_r>:
 8007088:	b570      	push	{r4, r5, r6, lr}
 800708a:	fba1 5402 	umull	r5, r4, r1, r2
 800708e:	b93c      	cbnz	r4, 80070a0 <_calloc_r+0x18>
 8007090:	4629      	mov	r1, r5
 8007092:	f7ff f93d 	bl	8006310 <_malloc_r>
 8007096:	4606      	mov	r6, r0
 8007098:	b928      	cbnz	r0, 80070a6 <_calloc_r+0x1e>
 800709a:	2600      	movs	r6, #0
 800709c:	4630      	mov	r0, r6
 800709e:	bd70      	pop	{r4, r5, r6, pc}
 80070a0:	220c      	movs	r2, #12
 80070a2:	6002      	str	r2, [r0, #0]
 80070a4:	e7f9      	b.n	800709a <_calloc_r+0x12>
 80070a6:	462a      	mov	r2, r5
 80070a8:	4621      	mov	r1, r4
 80070aa:	f7fe f9ef 	bl	800548c <memset>
 80070ae:	e7f5      	b.n	800709c <_calloc_r+0x14>

080070b0 <__ascii_mbtowc>:
 80070b0:	b082      	sub	sp, #8
 80070b2:	b901      	cbnz	r1, 80070b6 <__ascii_mbtowc+0x6>
 80070b4:	a901      	add	r1, sp, #4
 80070b6:	b142      	cbz	r2, 80070ca <__ascii_mbtowc+0x1a>
 80070b8:	b14b      	cbz	r3, 80070ce <__ascii_mbtowc+0x1e>
 80070ba:	7813      	ldrb	r3, [r2, #0]
 80070bc:	600b      	str	r3, [r1, #0]
 80070be:	7812      	ldrb	r2, [r2, #0]
 80070c0:	1e10      	subs	r0, r2, #0
 80070c2:	bf18      	it	ne
 80070c4:	2001      	movne	r0, #1
 80070c6:	b002      	add	sp, #8
 80070c8:	4770      	bx	lr
 80070ca:	4610      	mov	r0, r2
 80070cc:	e7fb      	b.n	80070c6 <__ascii_mbtowc+0x16>
 80070ce:	f06f 0001 	mvn.w	r0, #1
 80070d2:	e7f8      	b.n	80070c6 <__ascii_mbtowc+0x16>

080070d4 <__ascii_wctomb>:
 80070d4:	4603      	mov	r3, r0
 80070d6:	4608      	mov	r0, r1
 80070d8:	b141      	cbz	r1, 80070ec <__ascii_wctomb+0x18>
 80070da:	2aff      	cmp	r2, #255	@ 0xff
 80070dc:	d904      	bls.n	80070e8 <__ascii_wctomb+0x14>
 80070de:	228a      	movs	r2, #138	@ 0x8a
 80070e0:	601a      	str	r2, [r3, #0]
 80070e2:	f04f 30ff 	mov.w	r0, #4294967295
 80070e6:	4770      	bx	lr
 80070e8:	700a      	strb	r2, [r1, #0]
 80070ea:	2001      	movs	r0, #1
 80070ec:	4770      	bx	lr
	...

080070f0 <fiprintf>:
 80070f0:	b40e      	push	{r1, r2, r3}
 80070f2:	b503      	push	{r0, r1, lr}
 80070f4:	4601      	mov	r1, r0
 80070f6:	ab03      	add	r3, sp, #12
 80070f8:	4805      	ldr	r0, [pc, #20]	@ (8007110 <fiprintf+0x20>)
 80070fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80070fe:	6800      	ldr	r0, [r0, #0]
 8007100:	9301      	str	r3, [sp, #4]
 8007102:	f7ff fd3d 	bl	8006b80 <_vfiprintf_r>
 8007106:	b002      	add	sp, #8
 8007108:	f85d eb04 	ldr.w	lr, [sp], #4
 800710c:	b003      	add	sp, #12
 800710e:	4770      	bx	lr
 8007110:	20000018 	.word	0x20000018

08007114 <abort>:
 8007114:	b508      	push	{r3, lr}
 8007116:	2006      	movs	r0, #6
 8007118:	f000 f82c 	bl	8007174 <raise>
 800711c:	2001      	movs	r0, #1
 800711e:	f7fb f89b 	bl	8002258 <_exit>

08007122 <_raise_r>:
 8007122:	291f      	cmp	r1, #31
 8007124:	b538      	push	{r3, r4, r5, lr}
 8007126:	4605      	mov	r5, r0
 8007128:	460c      	mov	r4, r1
 800712a:	d904      	bls.n	8007136 <_raise_r+0x14>
 800712c:	2316      	movs	r3, #22
 800712e:	6003      	str	r3, [r0, #0]
 8007130:	f04f 30ff 	mov.w	r0, #4294967295
 8007134:	bd38      	pop	{r3, r4, r5, pc}
 8007136:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007138:	b112      	cbz	r2, 8007140 <_raise_r+0x1e>
 800713a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800713e:	b94b      	cbnz	r3, 8007154 <_raise_r+0x32>
 8007140:	4628      	mov	r0, r5
 8007142:	f000 f831 	bl	80071a8 <_getpid_r>
 8007146:	4622      	mov	r2, r4
 8007148:	4601      	mov	r1, r0
 800714a:	4628      	mov	r0, r5
 800714c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007150:	f000 b818 	b.w	8007184 <_kill_r>
 8007154:	2b01      	cmp	r3, #1
 8007156:	d00a      	beq.n	800716e <_raise_r+0x4c>
 8007158:	1c59      	adds	r1, r3, #1
 800715a:	d103      	bne.n	8007164 <_raise_r+0x42>
 800715c:	2316      	movs	r3, #22
 800715e:	6003      	str	r3, [r0, #0]
 8007160:	2001      	movs	r0, #1
 8007162:	e7e7      	b.n	8007134 <_raise_r+0x12>
 8007164:	2100      	movs	r1, #0
 8007166:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800716a:	4620      	mov	r0, r4
 800716c:	4798      	blx	r3
 800716e:	2000      	movs	r0, #0
 8007170:	e7e0      	b.n	8007134 <_raise_r+0x12>
	...

08007174 <raise>:
 8007174:	4b02      	ldr	r3, [pc, #8]	@ (8007180 <raise+0xc>)
 8007176:	4601      	mov	r1, r0
 8007178:	6818      	ldr	r0, [r3, #0]
 800717a:	f7ff bfd2 	b.w	8007122 <_raise_r>
 800717e:	bf00      	nop
 8007180:	20000018 	.word	0x20000018

08007184 <_kill_r>:
 8007184:	b538      	push	{r3, r4, r5, lr}
 8007186:	4d07      	ldr	r5, [pc, #28]	@ (80071a4 <_kill_r+0x20>)
 8007188:	2300      	movs	r3, #0
 800718a:	4604      	mov	r4, r0
 800718c:	4608      	mov	r0, r1
 800718e:	4611      	mov	r1, r2
 8007190:	602b      	str	r3, [r5, #0]
 8007192:	f7fb f851 	bl	8002238 <_kill>
 8007196:	1c43      	adds	r3, r0, #1
 8007198:	d102      	bne.n	80071a0 <_kill_r+0x1c>
 800719a:	682b      	ldr	r3, [r5, #0]
 800719c:	b103      	cbz	r3, 80071a0 <_kill_r+0x1c>
 800719e:	6023      	str	r3, [r4, #0]
 80071a0:	bd38      	pop	{r3, r4, r5, pc}
 80071a2:	bf00      	nop
 80071a4:	200003ec 	.word	0x200003ec

080071a8 <_getpid_r>:
 80071a8:	f7fb b83e 	b.w	8002228 <_getpid>

080071ac <_init>:
 80071ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071ae:	bf00      	nop
 80071b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071b2:	bc08      	pop	{r3}
 80071b4:	469e      	mov	lr, r3
 80071b6:	4770      	bx	lr

080071b8 <_fini>:
 80071b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071ba:	bf00      	nop
 80071bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071be:	bc08      	pop	{r3}
 80071c0:	469e      	mov	lr, r3
 80071c2:	4770      	bx	lr
