/* LPC804 PLU setup file, generated by 'pluc' */
#include "platform.h"
#include <stdint.h>
#include "plu_setup.h"
void plu_setup(void) {
	*(uint32_t *)0x40048084UL |= (1UL<<5);   /* Enable PLU Clock */
	*(uint32_t *)0x4004808CUL &= ~(1UL<<5);   /* Reset PLU */
	*(uint32_t *)0x4004808CUL |= (1UL<<5);   /* Clear Reset PLU */
	*(uint32_t *)0x40048080UL |= (1UL<<7);   /* Enable SWM Clock */

	/* LUT 0 Config Value */
	/* PIO0_9 PIO0_11 FF0 FF1 FF2|FF0 */
	/* --0-1|1 */
	/* --01-|1 */
	/* 110--|1 */
	*(uint32_t *)0x40028800 = 0x0f0f0f08UL; /*PLU*/
	/* LUT 1 Config Value */
	/* FF0 FF1 FF2|FF1 */
	/* 01-|1 */
	/* 100|1 */
	*(uint32_t *)0x40028804 = 0x00000046UL; /*PLU*/
	/* LUT 2 Config Value */
	/* PIO0_9 PIO0_11 FF0 FF1 FF2|FF2 */
	/* --0-1|1 */
	/* 1000-|1 */
	*(uint32_t *)0x40028808 = 0x0f0f0002UL; /*PLU*/
	/* LUT 4 Config Value */
	/* FF0 FF1 FF2|PIO0_8 */
	/* 0-1|1 */
	/* 01-|1 */
	/* 100|1 */
	*(uint32_t *)0x40028810 = 0x00000056UL; /*PLU*/
	/* PIO0_9 --> PLUINPUT1 */
	*(uint32_t *)0x4000c180 &= ~0x0000000cUL; *(uint32_t *)0x4000c180 |= 0x00000004UL; /*SWM*/
	/* PIO0_11 --> PLUINPUT3 */
	*(uint32_t *)0x4000c180 &= ~0x000000c0UL; *(uint32_t *)0x4000c180 |= 0x00000040UL; /*SWM*/
	/* PLUOUT1 --> PIO0_8 */
	*(uint32_t *)0x4000c180 &= ~0x0000c000UL; *(uint32_t *)0x4000c180 |= 0x00000000UL; /*SWM*/
	/* PLUINPUT1 --> LUT0_INP0 */
	*(uint32_t *)0x40028000 = 0x00000001UL; /*PLU*/
	/* PLUINPUT3 --> LUT0_INP1 */
	*(uint32_t *)0x40028004 = 0x00000003UL; /*PLU*/
	/* FF0 --> LUT0_INP2 */
	*(uint32_t *)0x40028008 = 0x00000020UL; /*PLU*/
	/* FF1 --> LUT0_INP3 */
	*(uint32_t *)0x4002800c = 0x00000021UL; /*PLU*/
	/* FF2 --> LUT0_INP4 */
	*(uint32_t *)0x40028010 = 0x00000022UL; /*PLU*/
	/* FF0 --> LUT1_INP0 */
	*(uint32_t *)0x40028020 = 0x00000020UL; /*PLU*/
	/* FF1 --> LUT1_INP1 */
	*(uint32_t *)0x40028024 = 0x00000021UL; /*PLU*/
	/* FF2 --> LUT1_INP2 */
	*(uint32_t *)0x40028028 = 0x00000022UL; /*PLU*/
	/* PLUINPUT1 --> LUT2_INP0 */
	*(uint32_t *)0x40028040 = 0x00000001UL; /*PLU*/
	/* PLUINPUT3 --> LUT2_INP1 */
	*(uint32_t *)0x40028044 = 0x00000003UL; /*PLU*/
	/* FF0 --> LUT2_INP2 */
	*(uint32_t *)0x40028048 = 0x00000020UL; /*PLU*/
	/* FF1 --> LUT2_INP3 */
	*(uint32_t *)0x4002804c = 0x00000021UL; /*PLU*/
	/* FF2 --> LUT2_INP4 */
	*(uint32_t *)0x40028050 = 0x00000022UL; /*PLU*/
	/* FF0 --> LUT4_INP0 */
	*(uint32_t *)0x40028080 = 0x00000020UL; /*PLU*/
	/* FF1 --> LUT4_INP1 */
	*(uint32_t *)0x40028084 = 0x00000021UL; /*PLU*/
	/* FF2 --> LUT4_INP2 */
	*(uint32_t *)0x40028088 = 0x00000022UL; /*PLU*/
	/* LUT4 --> PLUOUT1 */
	*(uint32_t *)0x40028c04 = 0x00000004UL; /*PLU*/
	/* LUT0 --> FF0 */
	/* LUT1 --> FF1 */
	/* LUT2 --> FF2 */
	/* PIO0_30 --> PLU_CLKIN */
	*(uint32_t *)0x4000c01c &= ~0xff000000UL; *(uint32_t *)0x4000c01c |= 0x1e000000UL; /*SWM*/
	/* CLKOUT --> PIO0_30 */
	*(uint32_t *)0x4000c014 &= ~0xff000000UL; *(uint32_t *)0x4000c014 |= 0x1e000000UL; /*SWM*/
	/* CLKOUT clock source select register: Select main clock */
	*(uint32_t *)0x400480F0UL = 1;  /*SYSCON CLKOUTSEL*/
	/* CLKOUT clock divider register: Divide by 6 */
	*(uint32_t *)0x400480F4UL = 6;  /*SYSCON CLKOUTDIV*/
}
