#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002326b8767a0 .scope module, "boolean_expression_initial" "boolean_expression_initial" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "B1";
    .port_info 1 /INPUT 1 "B2";
    .port_info 2 /INPUT 1 "B3";
    .port_info 3 /INPUT 1 "B4";
    .port_info 4 /INPUT 1 "B5";
    .port_info 5 /INPUT 1 "bitparidade";
    .port_info 6 /OUTPUT 1 "saida";
    .port_info 7 /OUTPUT 1 "Y1";
    .port_info 8 /OUTPUT 1 "Y2";
    .port_info 9 /OUTPUT 1 "Y3";
    .port_info 10 /OUTPUT 1 "Y4";
    .port_info 11 /OUTPUT 1 "Y5";
    .port_info 12 /OUTPUT 1 "Y6";
    .port_info 13 /OUTPUT 1 "Y7";
o000002326b87ffa8 .functor BUFZ 1, C4<z>; HiZ drive
v000002326b871380_0 .net "B1", 0 0, o000002326b87ffa8;  0 drivers
o000002326b87ffd8 .functor BUFZ 1, C4<z>; HiZ drive
v000002326b871420_0 .net "B2", 0 0, o000002326b87ffd8;  0 drivers
o000002326b880008 .functor BUFZ 1, C4<z>; HiZ drive
v000002326b8714c0_0 .net "B3", 0 0, o000002326b880008;  0 drivers
o000002326b880038 .functor BUFZ 1, C4<z>; HiZ drive
v000002326b871d70_0 .net "B4", 0 0, o000002326b880038;  0 drivers
o000002326b880068 .functor BUFZ 1, C4<z>; HiZ drive
v000002326b871e10_0 .net "B5", 0 0, o000002326b880068;  0 drivers
v000002326b871eb0_0 .var "Y1", 0 0;
v000002326b871f50_0 .var "Y2", 0 0;
v000002326b871ff0_0 .var "Y3", 0 0;
v000002326b872860_0 .var "Y4", 0 0;
v000002326b872900_0 .var "Y5", 0 0;
v000002326b872400_0 .var "Y6", 0 0;
v000002326b872ea0_0 .var "Y7", 0 0;
o000002326b880098 .functor BUFZ 1, C4<z>; HiZ drive
v000002326b8724a0_0 .net "bitparidade", 0 0, o000002326b880098;  0 drivers
v000002326b872cc0_0 .net "saida", 0 0, v000002326b8712e0_0;  1 drivers
E_000002326b868a70/0 .event anyedge, v000002326b8712e0_0, v000002326b843120_0, v000002326b94bcb0_0, v000002326b871100_0;
E_000002326b868a70/1 .event anyedge, v000002326b8711a0_0, v000002326b8433a0_0;
E_000002326b868a70 .event/or E_000002326b868a70/0, E_000002326b868a70/1;
S_000002326b876a20 .scope module, "U_PARIDADE" "bitparidade" 2 10, 3 1 0, S_000002326b8767a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "B1";
    .port_info 1 /INPUT 1 "B2";
    .port_info 2 /INPUT 1 "B3";
    .port_info 3 /INPUT 1 "B4";
    .port_info 4 /INPUT 1 "B5";
    .port_info 5 /INPUT 1 "bitparidade";
    .port_info 6 /OUTPUT 1 "saida";
v000002326b8433a0_0 .net "B1", 0 0, o000002326b87ffa8;  alias, 0 drivers
v000002326b843120_0 .net "B2", 0 0, o000002326b87ffd8;  alias, 0 drivers
v000002326b94bcb0_0 .net "B3", 0 0, o000002326b880008;  alias, 0 drivers
v000002326b871100_0 .net "B4", 0 0, o000002326b880038;  alias, 0 drivers
v000002326b8711a0_0 .net "B5", 0 0, o000002326b880068;  alias, 0 drivers
v000002326b871240_0 .net "bitparidade", 0 0, o000002326b880098;  alias, 0 drivers
v000002326b8712e0_0 .var "saida", 0 0;
E_000002326b868ef0/0 .event anyedge, v000002326b871240_0, v000002326b8433a0_0, v000002326b843120_0, v000002326b94bcb0_0;
E_000002326b868ef0/1 .event anyedge, v000002326b871100_0, v000002326b8711a0_0;
E_000002326b868ef0 .event/or E_000002326b868ef0/0, E_000002326b868ef0/1;
    .scope S_000002326b876a20;
T_0 ;
    %wait E_000002326b868ef0;
    %load/vec4 v000002326b871240_0;
    %load/vec4 v000002326b8433a0_0;
    %load/vec4 v000002326b843120_0;
    %xor;
    %load/vec4 v000002326b94bcb0_0;
    %xor;
    %load/vec4 v000002326b871100_0;
    %xor;
    %load/vec4 v000002326b8711a0_0;
    %xor;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002326b8712e0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002326b8712e0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002326b8767a0;
T_1 ;
    %wait E_000002326b868a70;
    %load/vec4 v000002326b872cc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000002326b871420_0;
    %inv;
    %load/vec4 v000002326b8714c0_0;
    %inv;
    %and;
    %load/vec4 v000002326b871d70_0;
    %inv;
    %and;
    %load/vec4 v000002326b871e10_0;
    %inv;
    %and;
    %load/vec4 v000002326b871380_0;
    %inv;
    %load/vec4 v000002326b871d70_0;
    %inv;
    %and;
    %load/vec4 v000002326b871e10_0;
    %and;
    %or;
    %load/vec4 v000002326b871420_0;
    %inv;
    %load/vec4 v000002326b871d70_0;
    %and;
    %load/vec4 v000002326b871e10_0;
    %and;
    %or;
    %load/vec4 v000002326b8714c0_0;
    %load/vec4 v000002326b871d70_0;
    %and;
    %or;
    %load/vec4 v000002326b871380_0;
    %load/vec4 v000002326b871e10_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v000002326b871eb0_0, 0;
    %load/vec4 v000002326b871420_0;
    %inv;
    %load/vec4 v000002326b871d70_0;
    %inv;
    %and;
    %load/vec4 v000002326b871420_0;
    %inv;
    %load/vec4 v000002326b871e10_0;
    %inv;
    %and;
    %or;
    %load/vec4 v000002326b8714c0_0;
    %inv;
    %load/vec4 v000002326b871e10_0;
    %inv;
    %and;
    %load/vec4 v000002326b871d70_0;
    %inv;
    %and;
    %or;
    %load/vec4 v000002326b871420_0;
    %load/vec4 v000002326b8714c0_0;
    %and;
    %load/vec4 v000002326b871e10_0;
    %and;
    %or;
    %load/vec4 v000002326b871380_0;
    %or;
    %assign/vec4 v000002326b871f50_0, 0;
    %load/vec4 v000002326b871d70_0;
    %inv;
    %load/vec4 v000002326b871e10_0;
    %and;
    %load/vec4 v000002326b871420_0;
    %inv;
    %load/vec4 v000002326b871d70_0;
    %and;
    %load/vec4 v000002326b871e10_0;
    %inv;
    %and;
    %or;
    %load/vec4 v000002326b8714c0_0;
    %or;
    %load/vec4 v000002326b871420_0;
    %load/vec4 v000002326b871d70_0;
    %inv;
    %and;
    %or;
    %load/vec4 v000002326b871420_0;
    %load/vec4 v000002326b871e10_0;
    %and;
    %or;
    %load/vec4 v000002326b871380_0;
    %or;
    %assign/vec4 v000002326b871ff0_0, 0;
    %load/vec4 v000002326b871d70_0;
    %load/vec4 v000002326b871e10_0;
    %inv;
    %and;
    %load/vec4 v000002326b8714c0_0;
    %load/vec4 v000002326b871d70_0;
    %inv;
    %and;
    %load/vec4 v000002326b871e10_0;
    %and;
    %or;
    %load/vec4 v000002326b871420_0;
    %load/vec4 v000002326b871e10_0;
    %and;
    %or;
    %load/vec4 v000002326b871380_0;
    %or;
    %assign/vec4 v000002326b872860_0, 0;
    %load/vec4 v000002326b871380_0;
    %inv;
    %load/vec4 v000002326b871420_0;
    %inv;
    %and;
    %load/vec4 v000002326b871380_0;
    %inv;
    %load/vec4 v000002326b8714c0_0;
    %inv;
    %and;
    %load/vec4 v000002326b871e10_0;
    %inv;
    %and;
    %or;
    %load/vec4 v000002326b871420_0;
    %inv;
    %load/vec4 v000002326b871d70_0;
    %and;
    %load/vec4 v000002326b871e10_0;
    %inv;
    %and;
    %or;
    %load/vec4 v000002326b871380_0;
    %inv;
    %load/vec4 v000002326b871d70_0;
    %and;
    %load/vec4 v000002326b871e10_0;
    %and;
    %or;
    %assign/vec4 v000002326b872900_0, 0;
    %load/vec4 v000002326b871380_0;
    %inv;
    %load/vec4 v000002326b871420_0;
    %inv;
    %and;
    %load/vec4 v000002326b871d70_0;
    %inv;
    %and;
    %load/vec4 v000002326b871420_0;
    %inv;
    %load/vec4 v000002326b8714c0_0;
    %inv;
    %and;
    %load/vec4 v000002326b871e10_0;
    %and;
    %or;
    %load/vec4 v000002326b871d70_0;
    %inv;
    %load/vec4 v000002326b871e10_0;
    %and;
    %or;
    %load/vec4 v000002326b8714c0_0;
    %load/vec4 v000002326b871d70_0;
    %and;
    %load/vec4 v000002326b871e10_0;
    %inv;
    %and;
    %or;
    %load/vec4 v000002326b871420_0;
    %load/vec4 v000002326b8714c0_0;
    %inv;
    %and;
    %load/vec4 v000002326b871e10_0;
    %inv;
    %and;
    %or;
    %load/vec4 v000002326b871420_0;
    %load/vec4 v000002326b8714c0_0;
    %and;
    %load/vec4 v000002326b871d70_0;
    %inv;
    %and;
    %or;
    %load/vec4 v000002326b871380_0;
    %load/vec4 v000002326b871d70_0;
    %and;
    %or;
    %assign/vec4 v000002326b872400_0, 0;
    %load/vec4 v000002326b871420_0;
    %inv;
    %load/vec4 v000002326b8714c0_0;
    %inv;
    %and;
    %load/vec4 v000002326b871d70_0;
    %inv;
    %or;
    %load/vec4 v000002326b871420_0;
    %load/vec4 v000002326b8714c0_0;
    %and;
    %load/vec4 v000002326b871e10_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v000002326b872ea0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002326b871eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002326b871f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002326b871ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002326b872860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002326b872900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002326b872400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002326b872ea0_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tp.v";
    "./bitparidade.v";
