// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="conv_1,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=40.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=34.960800,HLS_SYN_LAT=801789,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=5,HLS_SYN_FF=560,HLS_SYN_LUT=1446,HLS_VERSION=2019_1}" *)

module conv_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv_input_address0,
        conv_input_ce0,
        conv_input_q0,
        conv_out_address0,
        conv_out_ce0,
        conv_out_we0,
        conv_out_d0
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_pp0_stage0 = 10'd32;
parameter    ap_ST_fsm_pp0_stage1 = 10'd64;
parameter    ap_ST_fsm_state10 = 10'd128;
parameter    ap_ST_fsm_state11 = 10'd256;
parameter    ap_ST_fsm_state12 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] conv_input_address0;
output   conv_input_ce0;
input  [31:0] conv_input_q0;
output  [14:0] conv_out_address0;
output   conv_out_ce0;
output   conv_out_we0;
output  [31:0] conv_out_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg conv_input_ce0;
reg conv_out_ce0;
reg conv_out_we0;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [8:0] conv_1_weights_0_address0;
reg    conv_1_weights_0_ce0;
wire   [31:0] conv_1_weights_0_q0;
wire   [4:0] conv_1_bias_address0;
reg    conv_1_bias_ce0;
wire   [31:0] conv_1_bias_q0;
reg   [1:0] wc_0_reg_213;
reg   [31:0] w_sum_1_reg_225;
wire   [9:0] add_ln8_fu_257_p2;
reg   [9:0] add_ln8_reg_527;
wire    ap_CS_fsm_state2;
wire   [4:0] r_fu_269_p2;
reg   [4:0] r_reg_535;
wire   [4:0] c_fu_281_p2;
reg   [4:0] c_reg_543;
wire    ap_CS_fsm_state3;
wire   [15:0] zext_ln14_fu_305_p1;
reg   [15:0] zext_ln14_reg_548;
wire   [0:0] icmp_ln11_fu_275_p2;
wire   [5:0] f_fu_315_p2;
reg   [5:0] f_reg_556;
wire    ap_CS_fsm_state4;
wire   [63:0] zext_ln26_fu_321_p1;
reg   [63:0] zext_ln26_reg_561;
wire   [0:0] icmp_ln14_fu_309_p2;
wire   [9:0] zext_ln35_1_fu_325_p1;
reg   [9:0] zext_ln35_1_reg_566;
reg   [14:0] conv_out_addr_reg_571;
wire   [0:0] icmp_ln18_fu_347_p2;
wire    ap_CS_fsm_state5;
wire   [1:0] wr_fu_353_p2;
reg   [1:0] wr_reg_580;
wire   [4:0] sub_ln26_fu_371_p2;
reg   [4:0] sub_ln26_reg_585;
wire   [10:0] sub_ln26_1_fu_407_p2;
reg   [10:0] sub_ln26_1_reg_590;
wire   [0:0] icmp_ln21_fu_413_p2;
reg   [0:0] icmp_ln21_reg_600;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state6_pp0_stage0_iter0;
wire    ap_block_state8_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln21_reg_600_pp0_iter1_reg;
wire   [1:0] wc_fu_470_p2;
reg   [1:0] wc_reg_614;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state7_pp0_stage1_iter0;
wire    ap_block_state9_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire   [31:0] grp_fu_244_p2;
wire   [31:0] grp_fu_237_p2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_CS_fsm_state11;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage0_subdone;
reg   [4:0] r_0_reg_143;
reg   [9:0] phi_mul_reg_155;
reg   [4:0] c_0_reg_167;
wire   [0:0] icmp_ln8_fu_263_p2;
reg   [5:0] f_0_reg_179;
wire    ap_CS_fsm_state12;
reg   [1:0] wr_0_reg_190;
wire    ap_CS_fsm_state10;
reg   [31:0] w_sum_0_reg_201;
reg   [1:0] ap_phi_mux_wc_0_phi_fu_217_p4;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln35_3_fu_338_p1;
wire   [63:0] zext_ln26_5_fu_445_p1;
wire  signed [63:0] sext_ln26_fu_465_p1;
reg   [31:0] grp_fu_237_p0;
reg   [31:0] grp_fu_237_p1;
wire    ap_block_pp0_stage1;
wire   [9:0] zext_ln35_fu_287_p1;
wire   [9:0] add_ln35_fu_291_p2;
wire   [14:0] tmp_7_fu_297_p3;
wire   [15:0] zext_ln35_2_fu_329_p1;
wire   [15:0] add_ln35_1_fu_333_p2;
wire   [3:0] tmp_9_fu_359_p3;
wire   [4:0] zext_ln26_1_fu_367_p1;
wire   [4:0] zext_ln18_fu_343_p1;
wire   [4:0] add_ln26_fu_377_p2;
wire   [9:0] tmp_8_fu_383_p3;
wire   [6:0] tmp_10_fu_395_p3;
wire   [10:0] zext_ln26_2_fu_391_p1;
wire   [10:0] zext_ln26_3_fu_403_p1;
wire   [4:0] zext_ln26_4_fu_423_p1;
wire   [4:0] add_ln26_2_fu_427_p2;
wire   [9:0] tmp_13_cast_fu_432_p3;
wire   [9:0] add_ln26_3_fu_440_p2;
wire   [4:0] zext_ln21_fu_419_p1;
wire   [4:0] add_ln26_1_fu_450_p2;
wire   [10:0] zext_ln26_6_fu_456_p1;
wire   [10:0] add_ln26_4_fu_460_p2;
wire   [31:0] bitcast_ln34_fu_476_p1;
wire   [7:0] tmp_fu_480_p4;
wire   [22:0] trunc_ln34_fu_490_p1;
wire   [0:0] icmp_ln34_1_fu_500_p2;
wire   [0:0] icmp_ln34_fu_494_p2;
wire   [0:0] or_ln34_fu_506_p2;
wire   [0:0] tmp_6_fu_251_p2;
wire   [0:0] and_ln34_fu_512_p2;
reg   [9:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

conv_1_conv_1_weibkb #(
    .DataWidth( 32 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
conv_1_weights_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_weights_0_address0),
    .ce0(conv_1_weights_0_ce0),
    .q0(conv_1_weights_0_q0)
);

conv_1_conv_1_bias #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv_1_bias_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_bias_address0),
    .ce0(conv_1_bias_ce0),
    .q0(conv_1_bias_q0)
);

conv_1_fadd_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_cud_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_237_p0),
    .din1(grp_fu_237_p1),
    .ce(1'b1),
    .dout(grp_fu_237_p2)
);

conv_1_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fmul_32ns_dEe_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_1_weights_0_q0),
    .din1(conv_input_q0),
    .ce(1'b1),
    .dout(grp_fu_244_p2)
);

conv_1_fcmp_32ns_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
conv_1_fcmp_32ns_eOg_U3(
    .din0(grp_fu_237_p2),
    .din1(32'd0),
    .opcode(5'd2),
    .dout(tmp_6_fu_251_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone) & (icmp_ln21_reg_600 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln18_fu_347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((icmp_ln18_fu_347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln14_fu_309_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        c_0_reg_167 <= c_reg_543;
    end else if (((icmp_ln8_fu_263_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c_0_reg_167 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        f_0_reg_179 <= f_reg_556;
    end else if (((icmp_ln11_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        f_0_reg_179 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_fu_275_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_mul_reg_155 <= add_ln8_reg_527;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul_reg_155 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_fu_275_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        r_0_reg_143 <= r_reg_535;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        r_0_reg_143 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        w_sum_0_reg_201 <= w_sum_1_reg_225;
    end else if (((icmp_ln14_fu_309_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        w_sum_0_reg_201 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_reg_600_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        w_sum_1_reg_225 <= grp_fu_237_p2;
    end else if (((icmp_ln18_fu_347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        w_sum_1_reg_225 <= w_sum_0_reg_201;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_reg_600 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        wc_0_reg_213 <= wc_reg_614;
    end else if (((icmp_ln18_fu_347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        wc_0_reg_213 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        wr_0_reg_190 <= wr_reg_580;
    end else if (((icmp_ln14_fu_309_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        wr_0_reg_190 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln8_reg_527 <= add_ln8_fu_257_p2;
        r_reg_535 <= r_fu_269_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        c_reg_543 <= c_fu_281_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln14_fu_309_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_out_addr_reg_571 <= zext_ln35_3_fu_338_p1;
        zext_ln26_reg_561[5 : 0] <= zext_ln26_fu_321_p1[5 : 0];
        zext_ln35_1_reg_566[5 : 0] <= zext_ln35_1_fu_325_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        f_reg_556 <= f_fu_315_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln21_reg_600 <= icmp_ln21_fu_413_p2;
        icmp_ln21_reg_600_pp0_iter1_reg <= icmp_ln21_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln18_fu_347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        sub_ln26_1_reg_590[10 : 2] <= sub_ln26_1_fu_407_p2[10 : 2];
        sub_ln26_reg_585 <= sub_ln26_fu_371_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        wc_reg_614 <= wc_fu_470_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        wr_reg_580 <= wr_fu_353_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        zext_ln14_reg_548[14 : 5] <= zext_ln14_fu_305_p1[14 : 5];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln8_fu_263_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln21_reg_600 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_wc_0_phi_fu_217_p4 = wc_reg_614;
    end else begin
        ap_phi_mux_wc_0_phi_fu_217_p4 = wc_0_reg_213;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln8_fu_263_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        conv_1_bias_ce0 = 1'b1;
    end else begin
        conv_1_bias_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_weights_0_ce0 = 1'b1;
    end else begin
        conv_1_weights_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_input_ce0 = 1'b1;
    end else begin
        conv_input_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_out_ce0 = 1'b1;
    end else begin
        conv_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_out_we0 = 1'b1;
    end else begin
        conv_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_237_p0 = w_sum_0_reg_201;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_237_p0 = w_sum_1_reg_225;
    end else begin
        grp_fu_237_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_237_p1 = conv_1_bias_q0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_237_p1 = grp_fu_244_p2;
    end else begin
        grp_fu_237_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln8_fu_263_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln11_fu_275_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln14_fu_309_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln18_fu_347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln26_1_fu_450_p2 = (c_0_reg_167 + zext_ln21_fu_419_p1);

assign add_ln26_2_fu_427_p2 = (zext_ln26_4_fu_423_p1 + sub_ln26_reg_585);

assign add_ln26_3_fu_440_p2 = (zext_ln35_1_reg_566 + tmp_13_cast_fu_432_p3);

assign add_ln26_4_fu_460_p2 = (zext_ln26_6_fu_456_p1 + sub_ln26_1_reg_590);

assign add_ln26_fu_377_p2 = (zext_ln18_fu_343_p1 + r_0_reg_143);

assign add_ln35_1_fu_333_p2 = (zext_ln14_reg_548 + zext_ln35_2_fu_329_p1);

assign add_ln35_fu_291_p2 = (phi_mul_reg_155 + zext_ln35_fu_287_p1);

assign add_ln8_fu_257_p2 = (phi_mul_reg_155 + 10'd26);

assign and_ln34_fu_512_p2 = (tmp_6_fu_251_p2 & or_ln34_fu_506_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bitcast_ln34_fu_476_p1 = grp_fu_237_p2;

assign c_fu_281_p2 = (c_0_reg_167 + 5'd1);

assign conv_1_bias_address0 = zext_ln26_reg_561;

assign conv_1_weights_0_address0 = zext_ln26_5_fu_445_p1;

assign conv_input_address0 = sext_ln26_fu_465_p1;

assign conv_out_address0 = conv_out_addr_reg_571;

assign conv_out_d0 = ((and_ln34_fu_512_p2[0:0] === 1'b1) ? grp_fu_237_p2 : 32'd0);

assign f_fu_315_p2 = (f_0_reg_179 + 6'd1);

assign icmp_ln11_fu_275_p2 = ((c_0_reg_167 == 5'd26) ? 1'b1 : 1'b0);

assign icmp_ln14_fu_309_p2 = ((f_0_reg_179 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_347_p2 = ((wr_0_reg_190 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln21_fu_413_p2 = ((ap_phi_mux_wc_0_phi_fu_217_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln34_1_fu_500_p2 = ((trunc_ln34_fu_490_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln34_fu_494_p2 = ((tmp_fu_480_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln8_fu_263_p2 = ((r_0_reg_143 == 5'd26) ? 1'b1 : 1'b0);

assign or_ln34_fu_506_p2 = (icmp_ln34_fu_494_p2 | icmp_ln34_1_fu_500_p2);

assign r_fu_269_p2 = (r_0_reg_143 + 5'd1);

assign sext_ln26_fu_465_p1 = $signed(add_ln26_4_fu_460_p2);

assign sub_ln26_1_fu_407_p2 = (zext_ln26_2_fu_391_p1 - zext_ln26_3_fu_403_p1);

assign sub_ln26_fu_371_p2 = (zext_ln26_1_fu_367_p1 - zext_ln18_fu_343_p1);

assign tmp_10_fu_395_p3 = {{add_ln26_fu_377_p2}, {2'd0}};

assign tmp_13_cast_fu_432_p3 = {{add_ln26_2_fu_427_p2}, {5'd0}};

assign tmp_7_fu_297_p3 = {{add_ln35_fu_291_p2}, {5'd0}};

assign tmp_8_fu_383_p3 = {{add_ln26_fu_377_p2}, {5'd0}};

assign tmp_9_fu_359_p3 = {{wr_0_reg_190}, {2'd0}};

assign tmp_fu_480_p4 = {{bitcast_ln34_fu_476_p1[30:23]}};

assign trunc_ln34_fu_490_p1 = bitcast_ln34_fu_476_p1[22:0];

assign wc_fu_470_p2 = (wc_0_reg_213 + 2'd1);

assign wr_fu_353_p2 = (wr_0_reg_190 + 2'd1);

assign zext_ln14_fu_305_p1 = tmp_7_fu_297_p3;

assign zext_ln18_fu_343_p1 = wr_0_reg_190;

assign zext_ln21_fu_419_p1 = ap_phi_mux_wc_0_phi_fu_217_p4;

assign zext_ln26_1_fu_367_p1 = tmp_9_fu_359_p3;

assign zext_ln26_2_fu_391_p1 = tmp_8_fu_383_p3;

assign zext_ln26_3_fu_403_p1 = tmp_10_fu_395_p3;

assign zext_ln26_4_fu_423_p1 = ap_phi_mux_wc_0_phi_fu_217_p4;

assign zext_ln26_5_fu_445_p1 = add_ln26_3_fu_440_p2;

assign zext_ln26_6_fu_456_p1 = add_ln26_1_fu_450_p2;

assign zext_ln26_fu_321_p1 = f_0_reg_179;

assign zext_ln35_1_fu_325_p1 = f_0_reg_179;

assign zext_ln35_2_fu_329_p1 = f_0_reg_179;

assign zext_ln35_3_fu_338_p1 = add_ln35_1_fu_333_p2;

assign zext_ln35_fu_287_p1 = c_0_reg_167;

always @ (posedge ap_clk) begin
    zext_ln14_reg_548[4:0] <= 5'b00000;
    zext_ln14_reg_548[15] <= 1'b0;
    zext_ln26_reg_561[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln35_1_reg_566[9:6] <= 4'b0000;
    sub_ln26_1_reg_590[1:0] <= 2'b00;
end

endmodule //conv_1
