# Reading C:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# ** Error: ./forwarding.sv(30): (vlog-2110) Illegal reference to net "writeAddr_Ex".
# 
# ** Error: ./forwarding.sv(31): (vlog-2110) Illegal reference to net "writeAddr_Ex".
# 
# ** Error: ./forwarding.sv(34): (vlog-2110) Illegal reference to net "writeAddr_Mem".
# 
# ** Error: ./forwarding.sv(35): (vlog-2110) Illegal reference to net "writeAddr_Mem".
# 
# ** Error: ./forwarding.sv(40): (vlog-2110) Illegal reference to net "forwardCtrl".
# 
# ** Error: ./forwarding.sv(43): (vlog-2110) Illegal reference to net "forwardCtrl".
# 
# ** Error: ./forwarding.sv(45): (vlog-2110) Illegal reference to net "forwardCtrl".
# 
# ** Error: ./forwarding.sv(49): (vlog-2110) Illegal reference to net "forwardCtrl".
# 
# ** Error: ./forwarding.sv(51): (vlog-2110) Illegal reference to net "forwardCtrl".
# 
# ** Error: ./forwarding.sv(55): (vlog-2110) Illegal reference to net "forwardCtrl".
# 
# ** Error: C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./CPU_runlab.do line 57
# C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./forwarding.sv""
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.mux2_1Bit
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./dataPath.sv(43): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'regDest_Ex'. The port definition is at: ./forwarding.sv(21).
# 
#         Region: /CPU_testbench/dut/data/Rs_fwd
# ** Warning: (vsim-3015) ./dataPath.sv(43): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'regDest_Mem'. The port definition is at: ./forwarding.sv(21).
# 
#         Region: /CPU_testbench/dut/data/Rs_fwd
# ** Warning: (vsim-3015) ./dataPath.sv(43): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'writeEnable_mem'. The port definition is at: ./forwarding.sv(21).
# 
#         Region: /CPU_testbench/dut/data/Rs_fwd
# ** Warning: (vsim-3015) ./dataPath.sv(44): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'regDest_Ex'. The port definition is at: ./forwarding.sv(21).
# 
#         Region: /CPU_testbench/dut/data/Rt_fwd
# ** Warning: (vsim-3015) ./dataPath.sv(44): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'regDest_Mem'. The port definition is at: ./forwarding.sv(21).
# 
#         Region: /CPU_testbench/dut/data/Rt_fwd
# ** Warning: (vsim-3015) ./dataPath.sv(44): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'writeEnable_mem'. The port definition is at: ./forwarding.sv(21).
# 
#         Region: /CPU_testbench/dut/data/Rt_fwd
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlftiwxv16".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftiwxv16
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 73
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 73
# MACRO ./CPU_runlab.do PAUSED at line 75
add wave -position insertpoint  \
sim:/CPU_testbench/dut/data/Rs_fwd/forwardCtrl \
sim:/CPU_testbench/dut/data/Rs_fwd/Rt_ex \
sim:/CPU_testbench/dut/data/Rs_fwd/Rd_ex \
sim:/CPU_testbench/dut/data/Rs_fwd/Rt_mem \
sim:/CPU_testbench/dut/data/Rs_fwd/Rd_mem \
sim:/CPU_testbench/dut/data/Rs_fwd/regDest_Ex \
sim:/CPU_testbench/dut/data/Rs_fwd/regDest_Mem \
sim:/CPU_testbench/dut/data/Rs_fwd/writeEnable_mem \
sim:/CPU_testbench/dut/data/Rs_fwd/Rvalue \
sim:/CPU_testbench/dut/data/Rs_fwd/writeAddr_Ex \
sim:/CPU_testbench/dut/data/Rs_fwd/writeAddr_Mem
add wave -position insertpoint  \
sim:/CPU_testbench/dut/data/Rt_fwd/forwardCtrl \
sim:/CPU_testbench/dut/data/Rt_fwd/Rt_ex \
sim:/CPU_testbench/dut/data/Rt_fwd/Rd_ex \
sim:/CPU_testbench/dut/data/Rt_fwd/Rt_mem \
sim:/CPU_testbench/dut/data/Rt_fwd/Rd_mem \
sim:/CPU_testbench/dut/data/Rt_fwd/regDest_Ex \
sim:/CPU_testbench/dut/data/Rt_fwd/regDest_Mem \
sim:/CPU_testbench/dut/data/Rt_fwd/writeEnable_mem \
sim:/CPU_testbench/dut/data/Rt_fwd/Rvalue \
sim:/CPU_testbench/dut/data/Rt_fwd/writeAddr_Ex \
sim:/CPU_testbench/dut/data/Rt_fwd/writeAddr_Mem
write format wave -window .main_pane.wave.interior.cs.body.pw.wf U:/EE471labs/lab4.3/LAB4/CPU_wave.do
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.mux2_1Bit
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./dataPath.sv(43): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'regDest_Ex'. The port definition is at: ./forwarding.sv(21).
# 
#         Region: /CPU_testbench/dut/data/Rs_fwd
# ** Warning: (vsim-3015) ./dataPath.sv(43): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'regDest_Mem'. The port definition is at: ./forwarding.sv(21).
# 
#         Region: /CPU_testbench/dut/data/Rs_fwd
# ** Warning: (vsim-3015) ./dataPath.sv(43): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'writeEnable_mem'. The port definition is at: ./forwarding.sv(21).
# 
#         Region: /CPU_testbench/dut/data/Rs_fwd
# ** Warning: (vsim-3015) ./dataPath.sv(44): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'regDest_Ex'. The port definition is at: ./forwarding.sv(21).
# 
#         Region: /CPU_testbench/dut/data/Rt_fwd
# ** Warning: (vsim-3015) ./dataPath.sv(44): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'regDest_Mem'. The port definition is at: ./forwarding.sv(21).
# 
#         Region: /CPU_testbench/dut/data/Rt_fwd
# ** Warning: (vsim-3015) ./dataPath.sv(44): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'writeEnable_mem'. The port definition is at: ./forwarding.sv(21).
# 
#         Region: /CPU_testbench/dut/data/Rt_fwd
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlftxzjtjh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftxzjtjh
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 73
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 73
# MACRO ./CPU_runlab.do PAUSED at line 75
# WARNING: No extended dataflow license exists
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.mux2_1Bit
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlftgeew3n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftgeew3n
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 73
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 73
# MACRO ./CPU_runlab.do PAUSED at line 75
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.mux2_1Bit
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlftjze14n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftjze14n
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 73
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 73
# MACRO ./CPU_runlab.do PAUSED at line 75
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.mux2_1Bit
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlft87m2gd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft87m2gd
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 75
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.mux2_1Bit
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlftceh6bb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftceh6bb
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 75
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.mux2_1Bit
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlft8k8wk5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft8k8wk5
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 75
write format wave -window .main_pane.wave.interior.cs.body.pw.wf U:/EE471labs/lab4.3/LAB4/CPU_wave.do
add wave -position insertpoint  \
sim:/CPU_testbench/dut/data/memStage/storedRt2
add wave -position insertpoint  \
sim:/CPU_testbench/dut/data/memStage/datMem/address
write format wave -window .main_pane.wave.interior.cs.body.pw.wf U:/EE471labs/lab4.3/LAB4/CPU_wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf U:/EE471labs/lab4.3/LAB4/CPU_wave.do
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.mux2_1Bit
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlft29hrm2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft29hrm2
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 75
add wave -position end  sim:/CPU_testbench/dut/data/memStage/memAddr
add wave -position end  sim:/CPU_testbench/dut/data/decStage/storedRt1
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.mux2_1Bit
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlftf2mm68".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftf2mm68
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 75
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.mux2_1Bit
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlftkdg9ig".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftkdg9ig
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 75
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.mux2_1Bit
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlftwh92yn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftwh92yn
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 75
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.mux2_1Bit
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlftrn32rs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftrn32rs
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 75
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.mux2_1Bit
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlftsbbrb0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftsbbrb0
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# -- Compiling module PC_testbench
# 
# Top level modules:
# 	PC_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# vsim -lib work -voptargs=\"+acc\" -t 1ps PC_testbench 
# Loading sv_std.std
# Loading work.PC_testbench
# Loading work.PC
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlftmsbjjv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftmsbjjv
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module PC_testbench at ./PC.sv line 43
# Simulation Breakpoint: Break in Module PC_testbench at ./PC.sv line 43
# MACRO ./runlab.do PAUSED at line 26
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.mux2_1Bit
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlftss2xr1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftss2xr1
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 75
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.mux2_1Bit
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlfti5j8wf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfti5j8wf
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 75
add wave -position end  sim:/CPU_testbench/dut/data/memStage/WriteData
add wave -position end  sim:/CPU_testbench/dut/data/memStage/memData
add wave -position end  sim:/CPU_testbench/dut/data/memStage/MemWrite
write format wave -window .main_pane.wave.interior.cs.body.pw.wf U:/EE471labs/lab4.3/LAB4/CPU_wave.do
add wave -position end  sim:/CPU_testbench/dut/data/decStage/readRt
add wave -position end  sim:/CPU_testbench/dut/data/decStage/Rs_fwd
add wave -position end  sim:/CPU_testbench/dut/data/decStage/Rt_fwd
add wave -position end  sim:/CPU_testbench/dut/data/decStage/BussB
add wave -position 45  sim:/CPU_testbench/dut/data/decStage/readRs
write format wave -window .main_pane.wave.interior.cs.body.pw.wf U:/EE471labs/lab4.3/LAB4/CPU_wave.do
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.mux2_1Bit
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlftt5mh61".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftt5mh61
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 75
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.mux2_1Bit
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlftexxrmr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftexxrmr
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 75
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.mux2_1Bit
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlftiqcc48".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftiqcc48
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 75
# WARNING: No extended dataflow license exists
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.mux2_1Bit
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlft41n47h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft41n47h
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 75
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.mux2_1Bit
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(40): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlft9wxr2k".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft9wxr2k
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 75
