
---------- Begin Simulation Statistics ----------
simSeconds                                   0.024765                       # Number of seconds simulated (Second)
simTicks                                  24764586000                       # Number of ticks simulated (Tick)
finalTick                                402159122000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     51.83                       # Real time elapsed on the host (Second)
hostTickRate                                477799628                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     721100                       # Number of bytes of host memory used (Byte)
simInsts                                     33464591                       # Number of instructions simulated (Count)
simOps                                       33464591                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   645654                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     645654                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         49529172                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.480047                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.675654                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch        30464      0.74%      0.74% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       1182352     28.81%     29.55% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1161189     28.29%     57.84% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect           10      0.00%     57.84% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      1507116     36.72%     94.56% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       223056      5.43%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond           14      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        4104201                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        64752     27.92%     27.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        43574     18.79%     46.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            8      0.00%     46.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       117099     50.49%     97.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         6498      2.80%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond            7      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        231938                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch        30464     18.72%     18.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           33      0.02%     18.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        11108      6.83%     25.57% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            2      0.00%     25.57% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       119366     73.36%     98.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond         1734      1.07%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond            7      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       162714                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch        30464      0.79%      0.79% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      1117600     28.86%     29.65% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      1117615     28.86%     58.51% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            2      0.00%     58.51% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      1390017     35.90%     94.41% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       216558      5.59%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond            7      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      3872263                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch        30464     18.72%     18.72% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return           33      0.02%     18.74% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        11108      6.83%     25.57% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            2      0.00%     25.57% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       119366     73.36%     98.93% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond         1734      1.07%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond            7      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       162714                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       844421     20.57%     20.57% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      2077428     50.62%     71.19% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      1182352     28.81%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      4104201                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        64631     48.87%     48.87% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        67586     51.10%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           33      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       132250                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           1537580                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       747288                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            162714                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          13271                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        95227                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         67487                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              4104201                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                64721                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 2498526                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.608773                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           13548                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups              24                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               24                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch        30464      0.74%      0.74% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      1182352     28.81%     29.55% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1161189     28.29%     57.84% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect           10      0.00%     57.84% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      1507116     36.72%     94.56% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       223056      5.43%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond           14      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      4104201                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch        30464      1.90%      1.90% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      1181609     73.59%     75.49% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        15131      0.94%     76.43% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect           10      0.00%     76.43% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       376465     23.45%     99.88% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         1982      0.12%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond           14      0.00%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       1605675                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        11108     17.16%     17.16% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     17.16% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        51879     80.16%     97.32% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond         1734      2.68%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        64721                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        11108     17.16%     17.16% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     17.16% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        51879     80.16%     97.32% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond         1734      2.68%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        64721                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 402159122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups           24                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses           24                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords            9                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords           33                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              1225951                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                1225934                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             108334                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                1117600                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             1117567                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                33                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts             33464591                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               33464591                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.480047                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.675654                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        30464      0.09%      0.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     16647794     49.75%     49.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       169593      0.51%     50.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv           16      0.00%     50.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       591705      1.77%     52.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp       101603      0.30%     52.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt       631152      1.89%     54.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult       236682      0.71%     55.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc       788940      2.36%     57.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     57.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc       118341      0.35%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     57.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      8048243     24.05%     81.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      5060865     15.12%     96.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      1035393      3.09%     99.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         3800      0.01%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     33464591                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data       13231212                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          13231212                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      13231212                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         13231212                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        62469                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           62469                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        62469                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          62469                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   2125276500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   2125276500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   2125276500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   2125276500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     13293681                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      13293681                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     13293681                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     13293681                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.004699                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.004699                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.004699                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.004699                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 34021.298564                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 34021.298564                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 34021.298564                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 34021.298564                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        40503                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             40503                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         4432                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          4432                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         4432                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         4432                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        58037                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        58037                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        58037                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        58037                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1785399000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1785399000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1785399000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1785399000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.004366                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.004366                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.004366                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.004366                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 30763.116632                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 30763.116632                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 30763.116632                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 30763.116632                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  58037                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      8177595                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         8177595                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        51474                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         51474                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1429995000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1429995000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      8229069                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      8229069                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.006255                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.006255                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 27780.918522                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 27780.918522                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          193                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          193                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        51281                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        51281                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1370637500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1370637500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.006232                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.006232                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 26727.979174                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 26727.979174                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      5053617                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        5053617                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        10995                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        10995                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    695281500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    695281500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      5064612                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      5064612                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002171                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002171                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 63236.152797                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 63236.152797                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         4239                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         4239                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         6756                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         6756                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    414761500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    414761500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001334                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001334                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 61391.577857                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 61391.577857                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 402159122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             13777719                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              58037                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             237.395437                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           24                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          147                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          310                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           26                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           26645399                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          26645399                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 402159122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 402159122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 402159122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       379034                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions            17495091                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions              2505893                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            9632388                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           5219978                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        9234838                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           9234838                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       9234838                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          9234838                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       221218                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          221218                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       221218                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         221218                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   2901731500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   2901731500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   2901731500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   2901731500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      9456056                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       9456056                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      9456056                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      9456056                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.023394                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.023394                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.023394                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.023394                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13117.067779                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13117.067779                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13117.067779                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13117.067779                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       221219                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            221219                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       221218                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       221218                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       221218                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       221218                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   2680512500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   2680512500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   2680512500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   2680512500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.023394                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.023394                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.023394                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.023394                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12117.063259                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12117.063259                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12117.063259                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12117.063259                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 221219                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      9234838                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         9234838                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       221218                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        221218                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   2901731500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   2901731500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      9456056                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      9456056                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.023394                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.023394                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13117.067779                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13117.067779                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       221218                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       221218                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   2680512500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   2680512500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.023394                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.023394                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12117.063259                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12117.063259                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 402159122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             27650268                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             221219                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             124.990476                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          111                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           43                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           37                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          307                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           19133331                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          19133331                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 402159122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 402159122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 402159122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 402159122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 402159122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 402159122000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 33464591                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   33464591                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                 30464                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                 220852                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  43390                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    264242                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                220852                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 43390                       # number of overall hits (Count)
system.l2.overallHits::total                   264242                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  366                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                14647                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   15013                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 366                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               14647                       # number of overall misses (Count)
system.l2.overallMisses::total                  15013                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        29662000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1242562500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1272224500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       29662000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1242562500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1272224500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst             221218                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              58037                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                279255                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst            221218                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             58037                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               279255                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.001654                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.252373                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.053761                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.001654                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.252373                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.053761                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 81043.715847                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 84833.925036                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    84741.524013                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 81043.715847                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 84833.925036                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   84741.524013                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 7301                       # number of writebacks (Count)
system.l2.writebacks::total                      7301                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              366                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            14647                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               15013                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             366                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           14647                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              15013                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     25992000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   1096092500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     1122084500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     25992000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   1096092500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    1122084500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.001654                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.252373                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.053761                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.001654                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.252373                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.053761                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 71016.393443                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 74833.925036                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 74740.857923                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 71016.393443                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 74833.925036                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 74740.857923                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          15426                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           29                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             29                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst          220852                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total             220852                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           366                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              366                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     29662000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     29662000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst       221218                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total         221218                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.001654                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.001654                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 81043.715847                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 81043.715847                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          366                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          366                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     25992000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     25992000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.001654                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.001654                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 71016.393443                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 71016.393443                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               2148                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  2148                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             4626                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                4626                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    382318000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      382318000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           6774                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              6774                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.682905                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.682905                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 82645.482058                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 82645.482058                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         4626                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            4626                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    336058000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    336058000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.682905                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.682905                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 72645.482058                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 72645.482058                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          41242                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             41242                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        10021                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           10021                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    860244500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    860244500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        51263                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         51263                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.195482                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.195482                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 85844.177228                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 85844.177228                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        10021                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        10021                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    760034500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    760034500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.195482                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.195482                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 75844.177228                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 75844.177228                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks       221219                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           221219                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       221219                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       221219                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        40503                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            40503                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        40503                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        40503                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 402159122000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     10158763                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      15426                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                     658.548101                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     123.719857                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       122.840718                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3849.439425                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.030205                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.029990                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.939805                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  196                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  129                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  799                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2054                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  918                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    4483514                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   4483514                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 402159122000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      7302.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       367.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     14490.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001470788500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          425                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          425                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               43140                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               6880                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       15014                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       7302                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     15014                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     7302                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    157                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.58                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 15014                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 7302                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   14647                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     210                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    243                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    249                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    416                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    426                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    426                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    426                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    428                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    425                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    426                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    427                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    426                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    428                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    426                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    425                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    430                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    425                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    425                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    425                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          425                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      34.948235                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     31.873158                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     15.098174                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-11              3      0.71%      0.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-15            11      2.59%      3.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19            25      5.88%      9.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23            94     22.12%     31.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27            47     11.06%     42.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31            44     10.35%     52.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35            24      5.65%     58.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-39            26      6.12%     64.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-43            29      6.82%     71.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-47            26      6.12%     77.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-51            19      4.47%     81.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-55            23      5.41%     87.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-59            19      4.47%     91.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::60-63            14      3.29%     95.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-67            11      2.59%     97.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::68-71             7      1.65%     99.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-75             2      0.47%     99.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-79             1      0.24%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           425                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          425                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.181176                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.151604                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.003590                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              175     41.18%     41.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                4      0.94%     42.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              241     56.71%     98.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                4      0.94%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.24%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           425                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   10048                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  960896                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               467328                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              38801213.95932078                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              18870818.19175172                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   24764525000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    1109720.60                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        23488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       927360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       467328                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 948451.147134056664                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 37447022.130715206265                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 18870818.191751718521                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          367                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        14647                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         7302                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     10924000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    494295500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 589170503250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29765.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     33747.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  80686182.31                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        23488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       937408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         960896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        23488                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        23488                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       467328                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       467328                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          367                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        14647                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           15014                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         7302                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           7302                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         948451                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       37852763                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          38801214                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       948451                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        948451                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     18870818                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         18870818                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     18870818                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        948451                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      37852763                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         57672032                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                14857                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                7302                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          778                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1239                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1077                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1049                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         1061                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         1044                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          920                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          938                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          953                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          943                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          941                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          762                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          584                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          912                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          841                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          815                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          302                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          626                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          556                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          504                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          531                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          453                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          413                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          436                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          518                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          566                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          494                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          376                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          290                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          461                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          391                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          385                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               226650750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              74285000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          505219500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                15255.49                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           34005.49                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                5253                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               3693                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            35.36                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           50.58                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        13204                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   107.269312                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    87.901070                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   107.692204                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         8896     67.37%     67.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         3485     26.39%     93.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          455      3.45%     97.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          162      1.23%     98.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           52      0.39%     98.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           40      0.30%     99.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           40      0.30%     99.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           10      0.08%     99.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           64      0.48%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        13204                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            950848                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten         467328                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               38.395473                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               18.870818                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.45                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.30                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.15                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               40.37                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 402159122000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        49423080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        26246220                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       57898260                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      19945620                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1954555200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   5645800410                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   4755377760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   12509246550                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   505.126415                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  12305180250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    826800000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  11632956750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        44939160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        23862960                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       48202140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      18170820                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1954555200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   5325852000                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   5024673120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   12440255400                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   502.340536                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  13009472500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    826800000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  10930838250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 402159122000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               10388                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          7302                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              7610                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               4626                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              4626                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          10388                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        44940                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   44940                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      1428224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1428224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              15014                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    15014    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                15014                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 402159122000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            62988000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           81369750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          29926                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        14912                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             272482                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        47804                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       221219                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            25659                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              6774                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             6774                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq         221218                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         51263                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       663656                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       174111                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 837767                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     28316032                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6306560                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                34622592                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           15426                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    467264                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            294681                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001843                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.042887                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  294138     99.82%     99.82% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     543      0.18%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              294681                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 402159122000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          540977500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         331828500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          87058494                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        558511                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       279256                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             543                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          543                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                         6315340                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        43213832                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.038123                       # Number of seconds simulated (Second)
simTicks                                  38122576000                       # Number of ticks simulated (Tick)
finalTick                                415517112000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     67.91                       # Real time elapsed on the host (Second)
hostTickRate                                561387962                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     722124                       # Number of bytes of host memory used (Byte)
simInsts                                     42671967                       # Number of instructions simulated (Count)
simOps                                       42671967                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   628381                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     628381                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         76245152                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.786774                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.559668                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch        30474      0.51%      0.51% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       1749816     29.44%     29.95% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1735256     29.20%     59.15% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect           38      0.00%     59.15% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      2003672     33.71%     92.86% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       424294      7.14%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond           34      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        5943584                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            4      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        88242     24.69%     24.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        73681     20.61%     45.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           23      0.01%     45.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       178731     50.01%     95.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        16717      4.68%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond           17      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        357415                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch        30469     14.76%     14.76% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           39      0.02%     14.78% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        11277      5.46%     20.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           15      0.01%     20.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       162805     78.89%     99.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond         1759      0.85%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           17      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       206381                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch        30469      0.55%      0.55% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      1661575     29.74%     30.29% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      1661574     29.74%     60.03% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           15      0.00%     60.03% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      1824940     32.67%     92.70% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       407575      7.30%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond           17      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      5586165                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch        30469     14.76%     14.76% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return           39      0.02%     14.78% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        11277      5.46%     20.25% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           15      0.01%     20.25% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       162805     78.89%     99.14% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond         1759      0.85%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           17      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       206381                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      1063762     17.90%     17.90% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      3130006     52.66%     70.56% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      1749816     29.44%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      5943584                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        78413     44.58%     44.58% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        97460     55.40%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           39      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       175912                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           2034146                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      1026221                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            206381                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          13480                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       109024                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         97357                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              5943584                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                78484                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 3731270                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.627781                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           13779                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups              72                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               72                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch        30474      0.51%      0.51% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      1749816     29.44%     29.95% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1735256     29.20%     59.15% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect           38      0.00%     59.15% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      2003672     33.71%     92.86% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       424294      7.14%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond           34      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      5943584                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch        30474      1.38%      1.38% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      1749073     79.06%     80.44% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        15557      0.70%     81.14% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect           33      0.00%     81.14% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       415071     18.76%     99.90% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         2072      0.09%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond           34      0.00%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       2212314                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        11277     14.37%     14.37% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     14.37% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        65448     83.39%     97.76% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond         1759      2.24%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        78484                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        11277     14.37%     14.37% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.37% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        65448     83.39%     97.76% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond         1759      2.24%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        78484                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 415517112000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups           72                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses           72                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords           32                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords          104                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              1823536                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                1823520                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             161946                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                1661575                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             1661536                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                39                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts             42671967                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               42671967                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.786774                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.559668                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        30470      0.07%      0.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     21521244     50.43%     50.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       189599      0.44%     50.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv           16      0.00%     50.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       591705      1.39%     52.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp       101603      0.24%     52.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt       631152      1.48%     54.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult       236682      0.55%     54.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc       788940      1.85%     56.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     56.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc       118341      0.28%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     56.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     10515060     24.64%     81.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      6907962     16.19%     97.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      1035393      2.43%     99.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         3800      0.01%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     42671967                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data       16906584                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          16906584                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      16906584                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         16906584                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       234883                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          234883                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       234883                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         234883                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  11006588500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  11006588500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  11006588500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  11006588500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     17141467                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      17141467                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     17141467                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     17141467                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.013703                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.013703                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.013703                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.013703                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 46859.877045                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 46859.877045                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 46859.877045                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 46859.877045                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       161279                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            161279                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         5434                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          5434                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         5434                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         5434                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       229449                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       229449                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       229449                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       229449                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  10467153000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  10467153000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  10467153000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  10467153000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.013386                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.013386                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.013386                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.013386                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 45618.647281                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 45618.647281                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 45618.647281                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 45618.647281                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 229449                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     10038273                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        10038273                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       191485                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        191485                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   8685067500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   8685067500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     10229758                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     10229758                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.018718                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.018718                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 45356.385618                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 45356.385618                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         1095                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         1095                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       190390                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       190390                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   8460648000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   8460648000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.018611                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.018611                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 44438.510426                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 44438.510426                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      6868311                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        6868311                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        43398                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        43398                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2321521000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2321521000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      6911709                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      6911709                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.006279                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.006279                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 53493.732430                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 53493.732430                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         4339                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         4339                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        39059                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        39059                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2006505000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2006505000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.005651                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.005651                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 51371.130853                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 51371.130853                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 415517112000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             20893694                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             229961                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              90.857554                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           55                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          322                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          135                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           34512383                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          34512383                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 415517112000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 415517112000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 415517112000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       502997                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions            22718766                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions              2505893                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions           12260203                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           7166735                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       13449603                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          13449603                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      13449603                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         13449603                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       221465                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          221465                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       221465                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         221465                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   2918897000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   2918897000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   2918897000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   2918897000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     13671068                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      13671068                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     13671068                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     13671068                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.016200                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.016200                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.016200                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.016200                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13179.947170                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13179.947170                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13179.947170                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13179.947170                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       221466                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            221466                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       221465                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       221465                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       221465                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       221465                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   2697431000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   2697431000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   2697431000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   2697431000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.016200                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.016200                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.016200                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.016200                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12179.942655                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12179.942655                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12179.942655                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12179.942655                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 221466                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     13449603                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        13449603                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       221465                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        221465                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   2918897000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   2918897000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     13671068                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     13671068                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.016200                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.016200                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13179.947170                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13179.947170                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       221465                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       221465                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   2697431000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   2697431000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.016200                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.016200                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12179.942655                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12179.942655                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 415517112000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             47979586                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             221978                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             216.145681                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           68                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          428                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           27563602                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          27563602                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 415517112000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 415517112000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 415517112000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 415517112000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 415517112000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 415517112000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 42671967                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   42671967                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                 30470                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                 220905                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 123928                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    344833                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                220905                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                123928                       # number of overall hits (Count)
system.l2.overallHits::total                   344833                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  560                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               105521                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  106081                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 560                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              105521                       # number of overall misses (Count)
system.l2.overallMisses::total                 106081                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        45652000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      8813563500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         8859215500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       45652000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     8813563500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        8859215500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst             221465                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             229449                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                450914                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst            221465                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            229449                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               450914                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.002529                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.459889                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.235258                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.002529                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.459889                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.235258                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 81521.428571                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 83524.260574                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    83513.687654                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 81521.428571                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 83524.260574                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   83513.687654                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                50544                       # number of writebacks (Count)
system.l2.writebacks::total                     50544                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              560                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           105521                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              106081                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             560                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          105521                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             106081                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     40042000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   7758353500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     7798395500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     40042000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   7758353500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    7798395500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.002529                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.459889                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.235258                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.002529                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.459889                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.235258                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 71503.571429                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 73524.260574                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73513.593386                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 71503.571429                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 73524.260574                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73513.593386                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         106754                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           43                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             43                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst          220905                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total             220905                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           560                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              560                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     45652000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     45652000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst       221465                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total         221465                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.002529                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.002529                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 81521.428571                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 81521.428571                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          560                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          560                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     40042000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     40042000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.002529                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.002529                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 71503.571429                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 71503.571429                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              20669                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 20669                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            18408                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               18408                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1726367000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1726367000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          39077                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             39077                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.471070                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.471070                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 93783.518036                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 93783.518036                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        18408                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           18408                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1542287000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1542287000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.471070                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.471070                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 83783.518036                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 83783.518036                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         103259                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            103259                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        87113                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           87113                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   7087196500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   7087196500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       190372                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        190372                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.457594                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.457594                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 81356.358982                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 81356.358982                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        87113                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        87113                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   6216066500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   6216066500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.457594                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.457594                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 71356.358982                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 71356.358982                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks       221466                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           221466                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       221466                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       221466                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       161279                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           161279                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       161279                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       161279                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 415517112000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     11095321                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     110850                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                     100.093108                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      87.020110                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        83.990032                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3924.989858                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.021245                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.020505                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.958249                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  188                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  336                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2413                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1157                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    7321386                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   7321386                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 415517112000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     50545.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       561.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    105116.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001772768500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         2966                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         2966                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              267878                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              47628                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      106082                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      50545                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    106082                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    50545                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    405                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                106082                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                50545                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  100482                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    5194                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1429                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1522                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   2897                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   2982                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   2981                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   2976                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   2980                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   2972                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   2975                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   2982                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   2978                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   2989                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   2987                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   2994                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   2998                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   2968                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   2967                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   2966                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         2966                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      35.626096                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     29.057800                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     81.968748                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          2935     98.95%     98.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255            6      0.20%     99.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            3      0.10%     99.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            9      0.30%     99.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639            4      0.13%     99.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-767            3      0.10%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-895            1      0.03%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.03%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.03%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.03%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          2966                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         2966                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.038436                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.006467                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.046574                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1441     48.58%     48.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               91      3.07%     51.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1319     44.47%     96.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              110      3.71%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                4      0.13%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          2966                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   25920                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 6789248                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              3234880                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              178089959.08356246                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              84854706.56547450                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   38122487000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     243396.65                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        35904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      6727424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      3234304                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 941804.142511251150                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 176468242.859559118748                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 84839597.408107995987                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          561                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       105521                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        50545                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     17017750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   3424091000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 910398518000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     30334.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     32449.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  18011643.45                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        35904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      6753344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        6789248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        35904                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        35904                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      3234880                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      3234880                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          561                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       105521                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          106082                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        50545                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          50545                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         941804                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      177148155                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         178089959                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       941804                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        941804                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     84854707                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         84854707                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     84854707                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        941804                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     177148155                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        262944666                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               105677                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               50536                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         6044                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         6673                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         6994                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         6931                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         6939                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         6744                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         6753                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         6922                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         6661                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         6572                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         6692                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         6343                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         6190                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         6385                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         6505                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         6329                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         2672                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         3147                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         3629                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         3514                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         3528                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         3274                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         3363                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         3491                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         3248                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         3114                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         3116                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         2797                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         2776                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         2874                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         3022                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         2971                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1459665000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             528385000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         3441108750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13812.51                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32562.51                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               60471                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              13842                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            57.22                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           27.39                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        81895                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   122.068502                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    94.421912                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   135.659017                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        52859     64.54%     64.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        20378     24.88%     89.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         5858      7.15%     96.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1178      1.44%     98.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          231      0.28%     98.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          142      0.17%     98.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           95      0.12%     98.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           73      0.09%     98.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1081      1.32%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        81895                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           6763328                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        3234304                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              177.410047                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               84.839597                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.05                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.39                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.66                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               47.57                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 415517112000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       301486500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       160228695                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      385581420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     138945960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3009277440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  11086928640                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   5302843200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   20385291855                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   534.730178                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  13677398500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1272960000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  23172568500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       283300920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       150562830                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      368973780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     124851960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3009277440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  10765296450                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   5573556480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   20275819860                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   531.858599                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  14385039500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1272960000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  22467101250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 415517112000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               87674                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         50545                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             55330                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              18408                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             18408                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          87674                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       318039                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  318039                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     10024128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 10024128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             106082                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   106082    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               106082                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 415517112000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           435458000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          571099500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         211957                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       105875                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             411838                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       211823                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       221466                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           124380                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             39077                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            39077                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq         221465                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        190372                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       664397                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       688347                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1352744                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     28347648                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     25006592                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                53354240                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          106754                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   3234816                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            557668                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001653                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.040627                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  556746     99.83%     99.83% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     922      0.17%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              557668                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 415517112000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          833659500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         332199000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         344176494                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        901829                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       450915                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             922                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          922                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        19154715                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        57090437                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
