{"Source Block": ["oh/elink/dv/elink_e16_model.v@5977:5987@HdlIdDef", "   \n   //Output Side\n   output [DW-1:0] out;\n\n   reg [DW-1:0] sync_reg0;\n   reg [DW-1:0] sync_reg1;\n   reg [DW-1:0] out;\n     \n   //Synchronization between clock domain\n   //We use two flip-flops for metastability improvement\n   always @ (posedge clk or posedge reset)\n"], "Clone Blocks": [["oh/common/hdl/synchronizer.v@19:29", "   \n   //Output Side\n   output [DW-1:0] out;\n\n   //Three stages\n   reg [DW-1:0] sync_reg0;\n   reg [DW-1:0] out;\n     \n   //We use two flip-flops for metastability improvement\n   always @ (posedge clk or posedge reset)\n     if(reset)\n"], ["oh/elink/dv/elink_e16_model.v@5976:5986", "   \n   \n   //Output Side\n   output [DW-1:0] out;\n\n   reg [DW-1:0] sync_reg0;\n   reg [DW-1:0] sync_reg1;\n   reg [DW-1:0] out;\n     \n   //Synchronization between clock domain\n   //We use two flip-flops for metastability improvement\n"]], "Diff Content": {"Delete": [[5982, "   reg [DW-1:0] sync_reg1;\n"]], "Add": []}}