// Seed: 513579295
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_4 = 32'd20
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output logic [7:0] id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15
  );
  output wire id_6;
  input wire id_5;
  input wire _id_4;
  output wire id_3;
  inout wor id_2;
  output wire id_1;
  assign id_1 = id_2;
  always force id_2[id_4 : id_4] = id_11;
  assign id_16[-1] = id_4;
  logic id_17;
  ;
  assign id_2  = id_5 == -1;
  assign id_12 = -1;
endmodule
