Info: Generated by version: 24.3 build 212
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /research/chihuns2/research/bf_bram_word_v243/type3_example_v243_bf_bram_128Kbf_fifo64/intel_rtile_cxl_top_0_ed/hardware_test_design/common/sram_row.ip --block-symbol-file --output-directory=/research/chihuns2/research/bf_bram_word_v243/type3_example_v243_bf_bram_128Kbf_fifo64/intel_rtile_cxl_top_0_ed/hardware_test_design/common/sram_row --family="Agilex 7" --part=AGIB027R29A1E2VR3
: sram_row.ram_2port_0: Targeting device family: Agilex 7.
: sram_row.ram_2port_0: In 'Performance Optimization' tab, 'Timing/Power Optimization' feature is only supported for M20K ram block type.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /research/chihuns2/research/bf_bram_word_v243/type3_example_v243_bf_bram_128Kbf_fifo64/intel_rtile_cxl_top_0_ed/hardware_test_design/common/sram_row.ip --synthesis=VERILOG --output-directory=/research/chihuns2/research/bf_bram_word_v243/type3_example_v243_bf_bram_128Kbf_fifo64/intel_rtile_cxl_top_0_ed/hardware_test_design/common/sram_row --family="Agilex 7" --part=AGIB027R29A1E2VR3
: sram_row.ram_2port_0: Targeting device family: Agilex 7.
: sram_row.ram_2port_0: In 'Performance Optimization' tab, 'Timing/Power Optimization' feature is only supported for M20K ram block type.
Info: sram_row: "Transforming system: sram_row"
Info: sram_row: "Naming system components in system: sram_row"
Info: sram_row: "Processing generation queue"
Info: sram_row: "Generating: sram_row"
Info: sram_row: "Generating: sram_row_ram_2port_2050_ucrsaby"
Info: sram_row: Done "sram_row" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in sram_row. No files generated.
Info: Finished: Generate IP Core Documentation
