# digital Verilog example

This example show a simple four bit counter, as any other digital simulation.
The testbench is here wrote in plain verilog.

![](https://github.com/lheywang/Simker/blob/main/images/digital_verilog/digital_verilog.png)

## Running it ?

Just type 

```sh
make wave
```

You may see some logs, from the testbench that does monitor some signals.
A waveform viewer will be openned to show you waveforms.

![](https://github.com/lheywang/Simker/blob/main/images/digital_verilog/digital_verilog.gif)

