
---------- Begin Simulation Statistics ----------
final_tick                                  262124000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 195982                       # Simulator instruction rate (inst/s)
host_mem_usage                                 855596                       # Number of bytes of host memory used
host_op_rate                                   210193                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.10                       # Real time elapsed on the host
host_tick_rate                               51369489                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1072552                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000262                       # Number of seconds simulated
sim_ticks                                   262124000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.464447                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   63381                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                65704                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3839                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             95325                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                994                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1699                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              705                       # Number of indirect misses.
system.cpu.branchPred.lookups                  140686                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect        46115                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        33541                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect        45341                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong        34315                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          321                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          103                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0         1573                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         1223                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4          453                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6          208                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         1422                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8          125                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9           99                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          258                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          269                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12          265                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13          114                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14          113                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15           69                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16          103                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17           58                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18           55                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19           74                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20           58                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22           71                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24          111                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26           76                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28          103                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect          667                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit           99                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          401                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect        70432                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         1312                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2          390                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4          164                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         1364                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7          381                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8          692                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9          167                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         1655                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          216                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          152                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13          303                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14          354                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15          127                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16          101                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17          107                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18           79                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19           46                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20           55                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22          109                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24           77                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26           77                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28          140                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30          144                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect         5369                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          174                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong          463                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   18625                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          220                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    179476                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   176795                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3085                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     119983                       # Number of branches committed
system.cpu.commit.bw_lim_events                 96974                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             228                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           61655                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000505                       # Number of instructions committed
system.cpu.commit.committedOps                1073057                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       418375                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.564821                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.292903                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       194354     46.45%     46.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        59808     14.30%     60.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        29677      7.09%     67.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         8925      2.13%     69.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5687      1.36%     71.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        12453      2.98%     74.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         7164      1.71%     76.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         3333      0.80%     76.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        96974     23.18%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       418375                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                17242                       # Number of function calls committed.
system.cpu.commit.int_insts                    734201                       # Number of committed integer instructions.
system.cpu.commit.loads                        142765                       # Number of loads committed
system.cpu.commit.membars                         204                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          116      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           548333     51.10%     51.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3271      0.30%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              457      0.04%     51.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          71130      6.63%     58.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              4      0.00%     58.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          22496      2.10%     60.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         48537      4.52%     64.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc       149838     13.96%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              3      0.00%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         40433      3.77%     82.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             276      0.03%     82.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             332      0.03%     82.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             300      0.03%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            333      0.03%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          142765     13.30%     95.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          44433      4.14%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1073057                       # Class of committed instruction
system.cpu.commit.refs                         187198                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    433458                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1072552                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.524249                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.524249                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 54009                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   772                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                62851                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1160527                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   156875                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    209741                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3188                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2606                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  4140                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      140686                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    126273                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        256214                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2031                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           79                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1099785                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    7884                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.268357                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             167713                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              83000                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.097829                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             427953                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.767416                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.246057                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   205833     48.10%     48.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    13163      3.08%     51.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    34349      8.03%     59.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    25506      5.96%     65.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    21816      5.10%     70.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    10056      2.35%     72.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    22547      5.27%     77.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     4345      1.02%     78.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    90338     21.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               427953                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           96296                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3849                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   126141                       # Number of branches executed
system.cpu.iew.exec_nop                           623                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.123289                       # Inst execution rate
system.cpu.iew.exec_refs                       199745                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      46919                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   19278                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                153387                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                274                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1244                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                50232                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1134863                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                152826                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5459                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1113132                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    160                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   731                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3188                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1021                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           277                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2573                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           92                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1848                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        10609                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         5799                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             92                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2375                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1474                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1358128                       # num instructions consuming a value
system.cpu.iew.wb_count                       1106645                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.631922                       # average fanout of values written-back
system.cpu.iew.wb_producers                    858231                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.110915                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1108482                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   843864                       # number of integer regfile reads
system.cpu.int_regfile_writes                  556092                       # number of integer regfile writes
system.cpu.ipc                               1.907491                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.907491                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               134      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                578928     51.75%     51.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3335      0.30%     52.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   483      0.04%     52.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               71137      6.36%     58.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   5      0.00%     58.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               22501      2.01%     60.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              48544      4.34%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc          149850     13.40%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   3      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              40472      3.62%     81.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  320      0.03%     81.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  381      0.03%     81.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  342      0.03%     81.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 385      0.03%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               153991     13.77%     95.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               47790      4.27%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1118601                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       39140                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.034990                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2336      5.97%      5.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    523      1.34%      7.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      7.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                 9434     24.10%     31.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc              8931     22.82%     54.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     54.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                13417     34.28%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      1      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     88.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1557      3.98%     92.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2940      7.51%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 691665                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1804991                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       672835                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            760861                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1133966                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1118601                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 274                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           61589                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               796                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             46                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        41055                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        427953                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.613841                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.212838                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              102583     23.97%     23.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               51282     11.98%     35.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               69011     16.13%     52.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               68408     15.98%     68.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               52050     12.16%     80.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               33459      7.82%     88.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               21697      5.07%     93.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               17308      4.04%     97.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               12155      2.84%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          427953                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.133721                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 465942                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             900090                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       433810                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            435056                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              1920                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2168                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               153387                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               50232                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1655966                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 292823                       # number of misc regfile writes
system.cpu.numCycles                           524249                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   23162                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1424093                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   2569                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   160142                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    521                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   578                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2968369                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1150360                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1504695                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    210258                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   5064                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3188                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 10163                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    80438                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           889297                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          21040                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                987                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     17013                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            274                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           720945                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1455684                       # The number of ROB reads
system.cpu.rob.rob_writes                     2279181                       # The number of ROB writes
system.cpu.timesIdled                            1397                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   719978                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  436284                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1903                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         2245                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         5451                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1527                       # Transaction distribution
system.membus.trans_dist::ReadExReq               182                       # Transaction distribution
system.membus.trans_dist::ReadExResp              182                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1527                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           194                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       109376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  109376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1903                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1903    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1903                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2366500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            9057750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    262124000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2741                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          308                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1763                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             174                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              217                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             217                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2272                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          469                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          248                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          248                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6307                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         2350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  8657                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       258240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        63616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 321856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3206                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000936                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030580                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3203     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3206                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            4796500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1153000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3408000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    262124000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1082                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  167                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1249                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1082                       # number of overall hits
system.l2.overall_hits::.cpu.data                 167                       # number of overall hits
system.l2.overall_hits::total                    1249                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1190                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                519                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1709                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1190                       # number of overall misses
system.l2.overall_misses::.cpu.data               519                       # number of overall misses
system.l2.overall_misses::total                  1709                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     92408500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     42177500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        134586000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     92408500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     42177500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       134586000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2272                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              686                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2958                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2272                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             686                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2958                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.523768                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.756560                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.577755                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.523768                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.756560                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.577755                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77654.201681                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81266.859345                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78751.316559                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77654.201681                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81266.859345                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78751.316559                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1709                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1709                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     80508500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     36987500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    117496000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     80508500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     36987500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    117496000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.523768                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.756560                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.577755                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.523768                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.756560                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.577755                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67654.201681                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71266.859345                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68751.316559                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67654.201681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71266.859345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68751.316559                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          308                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              308                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          308                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          308                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1762                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1762                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1762                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1762                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                35                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    35                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             182                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 182                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     15019500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      15019500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           217                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               217                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.838710                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.838710                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82524.725275                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82524.725275                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          182                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            182                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     13199500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     13199500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.838710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.838710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72524.725275                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72524.725275                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1082                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1082                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1190                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1190                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     92408500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     92408500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2272                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2272                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.523768                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.523768                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77654.201681                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77654.201681                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1190                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1190                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     80508500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80508500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.523768                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.523768                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67654.201681                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67654.201681                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           132                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               132                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          337                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             337                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     27158000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     27158000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          469                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           469                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.718550                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.718550                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80587.537092                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80587.537092                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          337                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          337                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     23788000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     23788000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.718550                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.718550                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70587.537092                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70587.537092                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            54                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                54                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          194                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             194                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          248                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           248                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.782258                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.782258                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          194                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          194                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      3710500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3710500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.782258                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.782258                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19126.288660                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19126.288660                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    262124000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1352.510825                       # Cycle average of tags in use
system.l2.tags.total_refs                        5254                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1851                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.838466                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      54.036738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       907.826980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       390.647106                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001649                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.027705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.011922                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.041275                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1797                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1777                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.054840                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     45435                       # Number of tag accesses
system.l2.tags.data_accesses                    45435                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    262124000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          76160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          33216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             109376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        76160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         76160                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1709                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         290549511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         126718652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             417268163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    290549511                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        290549511                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        290549511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        126718652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            417268163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       519.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000582000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3420                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1709                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1709                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                90                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     15085750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    8545000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                47129500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8827.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27577.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1344                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1709                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    299.660274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   187.787436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.137251                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          111     30.41%     30.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          111     30.41%     60.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           42     11.51%     72.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           31      8.49%     80.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      3.29%     84.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      2.19%     86.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      2.19%     88.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      2.19%     90.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           34      9.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          365                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 109376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  109376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       417.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    417.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     219764000                       # Total gap between requests
system.mem_ctrls.avgGap                     128592.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        76160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        33216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 290549510.918496549129                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 126718652.240924134851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1190                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          519                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     31535750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     15593750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26500.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30045.76                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1156680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               614790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6897240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20283120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         64134120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         46648320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          139734270                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.084609                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    120660250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      8580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    132883750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1449420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               770385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             5305020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20283120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         86269500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         28008000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          142085445                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        542.054314                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     72058250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      8580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    181485750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    262124000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       123596                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           123596                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       123596                       # number of overall hits
system.cpu.icache.overall_hits::total          123596                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2677                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2677                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2677                       # number of overall misses
system.cpu.icache.overall_misses::total          2677                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    129130499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    129130499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    129130499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    129130499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       126273                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       126273                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       126273                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       126273                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021200                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021200                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021200                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021200                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48237.018678                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48237.018678                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48237.018678                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48237.018678                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1678                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    72.956522                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1763                       # number of writebacks
system.cpu.icache.writebacks::total              1763                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          405                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          405                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          405                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          405                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2272                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2272                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2272                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2272                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    107297499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    107297499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    107297499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    107297499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017993                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017993                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017993                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017993                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47226.011884                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47226.011884                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47226.011884                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47226.011884                       # average overall mshr miss latency
system.cpu.icache.replacements                   1763                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       123596                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          123596                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2677                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2677                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    129130499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    129130499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       126273                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       126273                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021200                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021200                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48237.018678                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48237.018678                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          405                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          405                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2272                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2272                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    107297499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    107297499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017993                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017993                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47226.011884                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47226.011884                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    262124000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           456.192415                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              125868                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2272                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             55.399648                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   456.192415                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.891001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.891001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            254818                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           254818                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    262124000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    262124000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    262124000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    262124000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    262124000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       197156                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           197156                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       197458                       # number of overall hits
system.cpu.dcache.overall_hits::total          197458                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         3082                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3082                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3093                       # number of overall misses
system.cpu.dcache.overall_misses::total          3093                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    183074284                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    183074284                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    183074284                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    183074284                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       200238                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       200238                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       200551                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       200551                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015392                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015392                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015423                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015423                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59401.130435                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59401.130435                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59189.875202                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59189.875202                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7139                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               331                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.567976                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            8                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          308                       # number of writebacks
system.cpu.dcache.writebacks::total               308                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2155                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2155                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2155                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2155                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          927                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          927                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          932                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          932                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     51327831                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     51327831                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     51599331                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     51599331                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004629                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004629                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004647                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004647                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55369.828479                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55369.828479                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55364.089056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55364.089056                       # average overall mshr miss latency
system.cpu.dcache.replacements                    482                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       154147                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          154147                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1849                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1849                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    114822000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    114822000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       155996                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       155996                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011853                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011853                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62099.513250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62099.513250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1387                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1387                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          462                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          462                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     28829500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     28829500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62401.515152                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62401.515152                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        42966                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          42966                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          994                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          994                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     61448448                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     61448448                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        43960                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        43960                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022611                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022611                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61819.364185                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61819.364185                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          768                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          768                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          226                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          226                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     15933495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15933495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005141                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005141                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70502.190265                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70502.190265                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          302                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           302                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          313                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          313                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.035144                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.035144                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       271500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       271500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.015974                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.015974                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        54300                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        54300                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           43                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           43                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          239                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          239                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      6803836                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      6803836                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          282                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          282                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.847518                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.847518                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 28467.933054                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 28467.933054                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          239                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          239                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      6564836                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      6564836                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.847518                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.847518                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 27467.933054                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 27467.933054                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          218                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          218                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       219000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       219000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.018018                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.018018                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        54750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        54750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       189000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       189000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.009009                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.009009                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        94500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        94500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          204                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          204                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          204                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    262124000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           356.298250                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              198814                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               934                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            212.862955                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   356.298250                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.695895                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.695895                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            402888                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           402888                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    262124000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    262124000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
