module vending_machine (
    input  wire clk50,
    input  wire rst_n,
    input  wire btn_coin,
    input  wire btn_select,
    output reg  led_ready,
    output reg  led_busy,
    output reg  led_done,
    output reg  led_error
);
    // State encoding
    typedef enum reg [2:0] {
        IDLE       = 3'b000,
        COIN_IN    = 3'b001,
        SELECTING  = 3'b010,
        DISPENSING = 3'b011,
        DONE       = 3'b100,
        ERROR      = 3'b101
    } state_t;

    state_t state, next_state;
    reg [23:0] timer;

    // Debounce simple counter
    wire coin_pressed   = btn_coin;
    wire select_pressed = btn_select;

    // State register
    always @(posedge clk50 or negedge rst_n)
        if (!rst_n) state <= IDLE;
        else state <= next_state;

    // Timer (for delay simulation)
    always @(posedge clk50)
        if (state == DISPENSING)
            timer <= timer + 1;
        else
            timer <= 0;

    // Next state logic
    always @(*) begin
        next_state = state;
        case (state)
            IDLE:       if (coin_pressed) next_state = COIN_IN;
            COIN_IN:    if (select_pressed) next_state = SELECTING;
            SELECTING:  next_state = DISPENSING;
            DISPENSING: if (timer > 25_000_000) next_state = DONE; // ~0.5s delay
            DONE:       next_state = IDLE;
            ERROR:      next_state = IDLE;
            default:    next_state = IDLE;
        endcase
    end

    // Output logic
    always @(*) begin
        led_ready = 0;
        led_busy  = 0;
        led_done  = 0;
        led_error = 0;

        case (state)
            IDLE:       led_ready = 1;             // waiting for coin
            COIN_IN:    led_busy  = 1;             // coin detected
            SELECTING:  led_busy  = 1;             // selection ongoing
            DISPENSING: led_busy  = 1;             // vending in progress
            DONE:       led_done  = 1;             // item delivered
            ERROR:      led_error = 1;             // invalid operation
        endcase
    end
endmodule
