## Experiments

We list in the following the experiments of our papers (see Artifacts Appendix), identified by their experiment ID, and provide the respective section in the paper, references to figures and tables with results, and the folder name where to find the experiment.

| **ID**                               | **Section**                               | **Reference** | **Folder Name** (experiments/)                                          |
|--------------------------------------|-------------------------------------------|---------------|-------------------------------------------------------------------------|
| E1 (RFM values)                      | 6.1 (RFM on DDR5 Devices)                 | Tbl. 7        | [e1-rfm-values](./experiments/e1-rfm-values/)                           |
| E2 (Sledgehammer: ACT Throughput)    | 5.1 (Sledgehammer: Activation Throughput) | Fig. 7        | [e2-sledgehammer](./experiments/e2-sledgehammer/)                       |
| E3 (Sledgehammer: access reordering) | 5.1 (Sledgehammer: Activation Throughput) | Fig. 8        | [e2-sledgehammer](./experiments/e2-sledgehammer/)                       |
| E4 (Rowpress: row-open time)         | 5.2 (RowPress: Row-Open Time)             | Fig. 8        | [e4-rowpress](./experiments/e4-rowpress/)                               |
| E5 (Systematic bit flipping)         | 6.2 (DRAM Addressing Functions)           | Tbl. 3        | [e5-systematic-bit-flipping](./experiments/e5-systematic-bit-flipping/) |
| E6 (Existence of pTRR)               | 6.3 (RFM on Memory Controllers)           | Fig. 10       | [e6-ptrr-existence](./experiments/e6-ptrr-existence/)                   |
| E7 (pTRR probability)                | 6.4 (Reverse Engineering Intel's pTRR)    | Fig. 11       | [e7-ptrr-probability](./experiments/e7-ptrr-probability/)               |
| E8 (pTRR attack-bypass time)         | 6.4 (Reverse Engineering Intel's pTRR)    | Fig. 12       | [e8-ptrr-attack-bypass-time](./experiments/e8-ptrr-attack-bypass-time/) |
