// Seed: 977450652
module module_0 ();
  parameter id_1 = 1 & 1;
  assign module_1.id_8 = 0;
  uwire id_2, id_3, id_4, id_5, id_6;
  logic id_7;
  assign id_4 = -1;
  assign id_5 = id_2;
endmodule
module module_1 #(
    parameter id_0 = 32'd41,
    parameter id_2 = 32'd50,
    parameter id_6 = 32'd93
) (
    input uwire _id_0
);
  localparam id_2 = 1'b0;
  module_0 modCall_1 ();
  logic [7:0][id_0 : id_2] id_3 = id_2.id_0;
  reg id_4, id_5;
  always begin : LABEL_0
    id_5 <= id_4;
  end
  if (-1) wire _id_6 = id_0, id_7 = id_3[id_6];
  assign id_3 = id_7;
  supply0 id_8 = 1;
  localparam id_9 = -1;
endmodule
