#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x13ef04080 .scope module, "async_fifo_tb" "async_fifo_tb" 2 2;
 .timescale -9 -9;
v0x6000009fdf80_0 .var "fifo_rd_clk", 0 0;
v0x6000009fe010_0 .net "fifo_rd_data", 15 0, L_0x600000afc960;  1 drivers
v0x6000009fe0a0_0 .var "fifo_rd_en", 0 0;
v0x6000009fe130_0 .var "fifo_wr_clk", 0 0;
v0x6000009fe1c0_0 .var "fifo_wr_data", 15 0;
v0x6000009fe250_0 .var "fifo_wr_en", 0 0;
v0x6000009fe2e0_0 .net "r_fifo_empty", 0 0, v0x6000009fd9e0_0;  1 drivers
v0x6000009fe370_0 .net "r_fifo_full", 0 0, v0x6000009fda70_0;  1 drivers
v0x6000009fe400_0 .var "rst_n", 0 0;
v0x6000009fe490_0 .net "wr_data_count", 8 0, L_0x600000afc320;  1 drivers
S_0x13ef041f0 .scope module, "async_fifo_u0" "async_fifo" 2 23, 3 3 0, S_0x13ef04080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "fifo_wr_clk";
    .port_info 2 /INPUT 1 "fifo_wr_en";
    .port_info 3 /OUTPUT 1 "r_fifo_full";
    .port_info 4 /INPUT 16 "fifo_wr_data";
    .port_info 5 /INPUT 1 "fifo_rd_clk";
    .port_info 6 /INPUT 1 "fifo_rd_en";
    .port_info 7 /OUTPUT 16 "fifo_rd_data";
    .port_info 8 /OUTPUT 1 "r_fifo_empty";
    .port_info 9 /OUTPUT 9 "wr_data_count";
P_0x600000efc000 .param/l "ADDR_WIDTH" 0 3 5, +C4<00000000000000000000000000001001>;
P_0x600000efc040 .param/l "COUNT_WIDTH" 0 3 7, +C4<000000000000000000000000000001010>;
P_0x600000efc080 .param/l "DATA_WIDTH" 0 3 6, +C4<00000000000000000000000000010000>;
L_0x6000010fc070 .functor XOR 10, L_0x600000afc460, v0x6000009fdb00_0, C4<0000000000>, C4<0000000000>;
L_0x6000010fc0e0 .functor XOR 10, L_0x600000afc5a0, v0x6000009fdef0_0, C4<0000000000>, C4<0000000000>;
L_0x6000010fc150 .functor NOT 2, L_0x600000afc6e0, C4<00>, C4<00>, C4<00>;
v0x6000009fc990_0 .net *"_ivl_0", 0 0, L_0x600000afc000;  1 drivers
v0x6000009fca20_0 .net *"_ivl_10", 8 0, L_0x600000afc1e0;  1 drivers
v0x6000009fcab0_0 .net *"_ivl_12", 8 0, L_0x600000afc280;  1 drivers
v0x6000009fcb40_0 .net *"_ivl_16", 9 0, L_0x600000afc460;  1 drivers
v0x6000009fcbd0_0 .net *"_ivl_18", 8 0, L_0x600000afc3c0;  1 drivers
v0x6000009fcc60_0 .net *"_ivl_2", 8 0, L_0x600000afc0a0;  1 drivers
L_0x1300400a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000009fccf0_0 .net *"_ivl_20", 0 0, L_0x1300400a0;  1 drivers
L_0x1300400e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000009fcd80_0 .net/2u *"_ivl_24", 0 0, L_0x1300400e8;  1 drivers
v0x6000009fce10_0 .net *"_ivl_27", 8 0, L_0x600000afc500;  1 drivers
v0x6000009fcea0_0 .net *"_ivl_28", 9 0, L_0x600000afc5a0;  1 drivers
v0x6000009fcf30_0 .net *"_ivl_35", 1 0, L_0x600000afc6e0;  1 drivers
v0x6000009fcfc0_0 .net *"_ivl_36", 1 0, L_0x6000010fc150;  1 drivers
v0x6000009fd050_0 .net *"_ivl_39", 7 0, L_0x600000afc780;  1 drivers
L_0x130040010 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x6000009fd0e0_0 .net/2u *"_ivl_4", 8 0, L_0x130040010;  1 drivers
v0x6000009fd170_0 .net *"_ivl_40", 9 0, L_0x600000afc820;  1 drivers
v0x6000009fd200_0 .net *"_ivl_6", 8 0, L_0x600000afc140;  1 drivers
L_0x130040058 .functor BUFT 1, C4<111111111>, C4<0>, C4<0>, C4<0>;
v0x6000009fd290_0 .net/2u *"_ivl_8", 8 0, L_0x130040058;  1 drivers
v0x6000009fd320_0 .var "data_cnt0", 8 0;
v0x6000009fd3b0_0 .var "data_cnt1", 8 0;
v0x6000009fd440_0 .net "fifo_empty", 0 0, L_0x600000afc640;  1 drivers
v0x6000009fd4d0_0 .net "fifo_full", 0 0, L_0x600000afc8c0;  1 drivers
v0x6000009fd560_0 .net "fifo_rd_clk", 0 0, v0x6000009fdf80_0;  1 drivers
v0x6000009fd5f0_0 .net "fifo_rd_data", 15 0, L_0x600000afc960;  alias, 1 drivers
v0x6000009fd680_0 .net "fifo_rd_en", 0 0, v0x6000009fe0a0_0;  1 drivers
v0x6000009fd710_0 .net "fifo_wr_clk", 0 0, v0x6000009fe130_0;  1 drivers
v0x6000009fd7a0_0 .net "fifo_wr_data", 15 0, v0x6000009fe1c0_0;  1 drivers
v0x6000009fd830_0 .net "fifo_wr_en", 0 0, v0x6000009fe250_0;  1 drivers
v0x6000009fd8c0_0 .net "gray_rdaddress", 9 0, L_0x6000010fc070;  1 drivers
v0x6000009fd950_0 .net "gray_wraddress", 9 0, L_0x6000010fc0e0;  1 drivers
v0x6000009fd9e0_0 .var "r_fifo_empty", 0 0;
v0x6000009fda70_0 .var "r_fifo_full", 0 0;
v0x6000009fdb00_0 .var "rdaddress", 9 0;
v0x6000009fdb90_0 .net "rst_n", 0 0, v0x6000009fe400_0;  1 drivers
v0x6000009fdc20_0 .var "sync_r2w_r1", 9 0;
v0x6000009fdcb0_0 .var "sync_r2w_r2", 9 0;
v0x6000009fdd40_0 .var "sync_w2r_r1", 9 0;
v0x6000009fddd0_0 .var "sync_w2r_r2", 9 0;
v0x6000009fde60_0 .net "wr_data_count", 8 0, L_0x600000afc320;  alias, 1 drivers
v0x6000009fdef0_0 .var "wraddress", 9 0;
E_0x6000035fbc60/0 .event negedge, v0x6000009fdb90_0;
E_0x6000035fbc60/1 .event posedge, v0x6000009fc510_0;
E_0x6000035fbc60 .event/or E_0x6000035fbc60/0, E_0x6000035fbc60/1;
E_0x6000035fbcc0/0 .event negedge, v0x6000009fdb90_0;
E_0x6000035fbcc0/1 .event posedge, v0x6000009fc900_0;
E_0x6000035fbcc0 .event/or E_0x6000035fbcc0/0, E_0x6000035fbcc0/1;
L_0x600000afc000 .cmp/ge 9, v0x6000009fd320_0, v0x6000009fd3b0_0;
L_0x600000afc0a0 .arith/sub 9, v0x6000009fd320_0, v0x6000009fd3b0_0;
L_0x600000afc140 .arith/sum 9, v0x6000009fd320_0, L_0x130040010;
L_0x600000afc1e0 .arith/sub 9, L_0x130040058, v0x6000009fd3b0_0;
L_0x600000afc280 .arith/sum 9, L_0x600000afc140, L_0x600000afc1e0;
L_0x600000afc320 .functor MUXZ 9, L_0x600000afc280, L_0x600000afc0a0, L_0x600000afc000, C4<>;
L_0x600000afc3c0 .part v0x6000009fdb00_0, 1, 9;
L_0x600000afc460 .concat [ 9 1 0 0], L_0x600000afc3c0, L_0x1300400a0;
L_0x600000afc500 .part v0x6000009fdef0_0, 1, 9;
L_0x600000afc5a0 .concat [ 9 1 0 0], L_0x600000afc500, L_0x1300400e8;
L_0x600000afc640 .cmp/eq 10, L_0x6000010fc070, v0x6000009fddd0_0;
L_0x600000afc6e0 .part v0x6000009fdcb0_0, 8, 2;
L_0x600000afc780 .part v0x6000009fdcb0_0, 0, 8;
L_0x600000afc820 .concat [ 8 2 0 0], L_0x600000afc780, L_0x6000010fc150;
L_0x600000afc8c0 .cmp/eq 10, L_0x6000010fc0e0, L_0x600000afc820;
L_0x600000afca00 .reduce/nor v0x6000009fe400_0;
L_0x600000afcaa0 .part v0x6000009fdb00_0, 0, 9;
L_0x600000afcb40 .part v0x6000009fdef0_0, 0, 9;
S_0x13ef04360 .scope module, "ram" "dpram_aclk" 3 66, 4 17 0, S_0x13ef041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_clk";
    .port_info 1 /INPUT 1 "rd_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 9 "raddr";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /INPUT 9 "waddr";
    .port_info 6 /INPUT 1 "we";
    .port_info 7 /INPUT 16 "din";
    .port_info 8 /OUTPUT 16 "dout";
P_0x13ef044d0 .param/l "ADDR_WIDTH" 0 4 19, +C4<00000000000000000000000000001001>;
P_0x13ef04510 .param/l "CLEAR_ON_INIT" 0 4 21, +C4<00000000000000000000000000000001>;
P_0x13ef04550 .param/l "DATA_WIDTH" 0 4 20, +C4<00000000000000000000000000010000>;
P_0x13ef04590 .param/l "ENABLE_BYPASS" 0 4 22, +C4<00000000000000000000000000000000>;
P_0x13ef045d0 .param/l "STATE_KEEP" 0 4 23, C4<1>;
L_0x130040130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x6000010fc230 .functor OR 1, v0x6000009fe0a0_0, L_0x130040130, C4<0>, C4<0>;
v0x6000009fc090_0 .net/2u *"_ivl_0", 0 0, L_0x130040130;  1 drivers
v0x6000009fc120_0 .net *"_ivl_2", 0 0, L_0x6000010fc230;  1 drivers
L_0x130040178 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009fc1b0_0 .net/2u *"_ivl_4", 15 0, L_0x130040178;  1 drivers
v0x6000009fc240_0 .net "din", 15 0, v0x6000009fe1c0_0;  alias, 1 drivers
v0x6000009fc2d0_0 .net "dout", 15 0, L_0x600000afc960;  alias, 1 drivers
v0x6000009fc360_0 .net "dout_w", 15 0, v0x6000009fc5a0_0;  1 drivers
v0x6000009fc3f0 .array "mem", 0 511, 15 0;
v0x6000009fc480_0 .net "raddr", 8 0, L_0x600000afcaa0;  1 drivers
v0x6000009fc510_0 .net "rd_clk", 0 0, v0x6000009fdf80_0;  alias, 1 drivers
v0x6000009fc5a0_0 .var "rdata", 15 0;
v0x6000009fc630_0 .net "re", 0 0, v0x6000009fe0a0_0;  alias, 1 drivers
v0x6000009fc6c0_0 .var "re_r", 0 0;
v0x6000009fc750_0 .net "rst", 0 0, L_0x600000afca00;  1 drivers
v0x6000009fc7e0_0 .net "waddr", 8 0, L_0x600000afcb40;  1 drivers
v0x6000009fc870_0 .net "we", 0 0, v0x6000009fe250_0;  alias, 1 drivers
v0x6000009fc900_0 .net "wr_clk", 0 0, v0x6000009fe130_0;  alias, 1 drivers
E_0x6000035fbf60 .event posedge, v0x6000009fc900_0;
E_0x6000035fbc00 .event posedge, v0x6000009fc510_0;
L_0x600000afc960 .functor MUXZ 16, L_0x130040178, v0x6000009fc5a0_0, L_0x6000010fc230, C4<>;
S_0x13ef04610 .scope generate, "clear_on_init" "clear_on_init" 4 62, 4 62 0, S_0x13ef04360;
 .timescale 0 0;
v0x6000009fc000_0 .var/i "idx", 31 0;
S_0x13ef04780 .scope generate, "genblk3" "genblk3" 4 74, 4 74 0, S_0x13ef04360;
 .timescale 0 0;
    .scope S_0x13ef04610;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000009fc000_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x6000009fc000_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x6000009fc000_0;
    %store/vec4a v0x6000009fc3f0, 4, 0;
    %load/vec4 v0x6000009fc000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009fc000_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x13ef04360;
T_1 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000009fc5a0_0, 0, 16;
    %end;
    .thread T_1;
    .scope S_0x13ef04360;
T_2 ;
    %wait E_0x6000035fbc00;
    %load/vec4 v0x6000009fc750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009fc6c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000009fc630_0;
    %assign/vec4 v0x6000009fc6c0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13ef04360;
T_3 ;
    %wait E_0x6000035fbc00;
    %load/vec4 v0x6000009fc630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x6000009fc480_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x6000009fc3f0, 4;
    %assign/vec4 v0x6000009fc5a0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13ef04360;
T_4 ;
    %wait E_0x6000035fbf60;
    %load/vec4 v0x6000009fc870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x6000009fc240_0;
    %load/vec4 v0x6000009fc7e0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009fc3f0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13ef041f0;
T_5 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x6000009fd320_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x6000009fd3b0_0, 0, 9;
    %end;
    .thread T_5;
    .scope S_0x13ef041f0;
T_6 ;
    %wait E_0x6000035fbc60;
    %load/vec4 v0x6000009fdb90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000009fd9e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6000009fd440_0;
    %assign/vec4 v0x6000009fd9e0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13ef041f0;
T_7 ;
    %wait E_0x6000035fbcc0;
    %load/vec4 v0x6000009fdb90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009fda70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6000009fd4d0_0;
    %assign/vec4 v0x6000009fda70_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13ef041f0;
T_8 ;
    %wait E_0x6000035fbc60;
    %load/vec4 v0x6000009fdb90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x6000009fdb00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000009fd680_0;
    %load/vec4 v0x6000009fd440_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x6000009fdb00_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x6000009fdb00_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13ef041f0;
T_9 ;
    %wait E_0x6000035fbcc0;
    %load/vec4 v0x6000009fdb90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x6000009fdef0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6000009fd830_0;
    %load/vec4 v0x6000009fda70_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x6000009fdef0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x6000009fdef0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13ef041f0;
T_10 ;
    %wait E_0x6000035fbcc0;
    %load/vec4 v0x6000009fdb90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x6000009fdc20_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x6000009fdcb0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000009fd8c0_0;
    %assign/vec4 v0x6000009fdc20_0, 0;
    %load/vec4 v0x6000009fdc20_0;
    %assign/vec4 v0x6000009fdcb0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13ef041f0;
T_11 ;
    %wait E_0x6000035fbc60;
    %load/vec4 v0x6000009fdb90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x6000009fdd40_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x6000009fddd0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000009fd950_0;
    %assign/vec4 v0x6000009fdd40_0, 0;
    %load/vec4 v0x6000009fdd40_0;
    %assign/vec4 v0x6000009fddd0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13ef041f0;
T_12 ;
    %wait E_0x6000035fbcc0;
    %load/vec4 v0x6000009fdb90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x6000009fd320_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6000009fd830_0;
    %load/vec4 v0x6000009fd4d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000009fd320_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x6000009fd320_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x6000009fd320_0;
    %assign/vec4 v0x6000009fd320_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x13ef041f0;
T_13 ;
    %wait E_0x6000035fbc60;
    %load/vec4 v0x6000009fdb90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x6000009fd3b0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000009fd680_0;
    %load/vec4 v0x6000009fd440_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x6000009fd3b0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x6000009fd3b0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x6000009fd3b0_0;
    %assign/vec4 v0x6000009fd3b0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x13ef04080;
T_14 ;
    %vpi_call 2 37 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13ef04080 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x13ef04080;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000009fe400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000009fe250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000009fe0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000009fdf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000009fe130_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000009fe400_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000009fe250_0, 0, 1;
    %delay 60, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000009fe0a0_0, 0, 1;
    %delay 3940, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000009fe250_0, 0, 1;
    %delay 60, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000009fe0a0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x13ef04080;
T_16 ;
    %delay 10, 0;
    %load/vec4 v0x6000009fe130_0;
    %inv;
    %store/vec4 v0x6000009fe130_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x13ef04080;
T_17 ;
    %delay 5, 0;
    %load/vec4 v0x6000009fdf80_0;
    %inv;
    %store/vec4 v0x6000009fdf80_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x13ef04080;
T_18 ;
    %wait E_0x6000035fbcc0;
    %load/vec4 v0x6000009fe400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000009fe1c0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x6000009fe250_0;
    %load/vec4 v0x6000009fe370_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x6000009fe1c0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000009fe1c0_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./FIFO/ASYNC_FIFO/tb/async_fifo_tb.v";
    "./FIFO/ASYNC_FIFO/src//async_fifo.v";
    "./FIFO/ASYNC_FIFO/src//dpram_aclk.v";
