#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Sep 14 19:25:06 2020
# Process ID: 11444
# Current directory: D:/Projects/Xilinx/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7868 D:\Projects\Xilinx\CPU\CPU.xpr
# Log file: D:/Projects/Xilinx/CPU/vivado.log
# Journal file: D:/Projects/Xilinx/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/Xilinx/CPU/CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 861.156 ; gain = 201.633
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Sep 14 19:25:42 2020] Launched synth_1...
Run output will be captured here: D:/Projects/Xilinx/CPU/CPU.runs/synth_1/runme.log
reset_run synth_1
export_ip_user_files -of_objects  [get_files D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
INFO: [Project 1-386] Moving file 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' from fileset 'blk_mem_gen_0' to fileset 'sources_1'.
file delete -force D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/blk_mem_gen_0
launch_runs synth_1 -jobs 2
[Mon Sep 14 19:27:14 2020] Launched synth_1...
Run output will be captured here: D:/Projects/Xilinx/CPU/CPU.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj alu_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add_sub'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/and_func.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'and_func'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/or_func.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'or_func'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ripple_carry_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xor_func'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ripple_carry_adder [ripple_carry_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.mux [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.and_func [and_func_default]
Compiling architecture behavioral of entity xil_defaultlib.or_func [or_func_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_func [xor_func_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture bench of entity xil_defaultlib.alu_tb
Built simulation snapshot alu_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim/xsim.dir/alu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim/xsim.dir/alu_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Sep 14 19:28:40 2020. For additional details about this file, please refer to the WebTalk help file at D:/Programs/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 14 19:28:40 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 910.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: ===========  TESTING STARTED  ===========
Time: 0 ps  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
Error: This will always fail!
Time: 10 ns  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
Note: ===========  TESTING FINISHED  ===========
Time: 410 ns  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 918.754 ; gain = 8.629
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 952.266 ; gain = 2.652
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: CPU_top
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1466.242 ; gain = 232.828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU_top' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:38]
INFO: [Synth 8-3491] module 'a_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:34' bound to instance 'MAPPING_A_REG' of component 'a_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:82]
INFO: [Synth 8-638] synthesizing module 'a_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:41]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-638] synthesizing module 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:42]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/d_flip_flop.vhd:34' bound to instance 'MAPPING_D_FLIP_FLOP' of component 'd_flip_flop' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:53]
INFO: [Synth 8-638] synthesizing module 'd_flip_flop' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/d_flip_flop.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'd_flip_flop' (1#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/d_flip_flop.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'one_bit_register' (2#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:42]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'a_register' (3#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:41]
INFO: [Synth 8-3491] module 'b_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:34' bound to instance 'MAPPING_B_REG' of component 'b_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'b_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:41]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'b_register' (4#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:41]
INFO: [Synth 8-3491] module 'alu_out_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:34' bound to instance 'MAPPING_ALU_OUT_REGISTER' of component 'alu_out_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:84]
INFO: [Synth 8-638] synthesizing module 'alu_out_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:41]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'alu_out_register' (5#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:41]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:34' bound to instance 'MAPPING_ALU' of component 'alu' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:42]
INFO: [Synth 8-3491] module 'add_sub' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:34' bound to instance 'MAPPING_ADDER' of component 'add_sub' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:100]
INFO: [Synth 8-638] synthesizing module 'add_sub' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:42]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_LSB' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:53]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder' (6#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:42]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_MSB' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:54]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:56]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:56]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:56]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:56]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:56]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'add_sub' (7#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:42]
INFO: [Synth 8-3491] module 'mux' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd:34' bound to instance 'MAPPING_MUX' of component 'mux' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:101]
INFO: [Synth 8-638] synthesizing module 'mux' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'mux' (8#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd:44]
INFO: [Synth 8-3491] module 'and_func' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/and_func.vhd:34' bound to instance 'MAPPING_AND_FUNC' of component 'and_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:103]
INFO: [Synth 8-638] synthesizing module 'and_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/and_func.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'and_func' (9#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/and_func.vhd:40]
INFO: [Synth 8-3491] module 'or_func' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/or_func.vhd:34' bound to instance 'MAPPING_OR_FUNC' of component 'or_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:104]
INFO: [Synth 8-638] synthesizing module 'or_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/or_func.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'or_func' (10#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/or_func.vhd:40]
INFO: [Synth 8-3491] module 'xor_func' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd:34' bound to instance 'MAPPING_XOR_FUNC' of component 'xor_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:105]
INFO: [Synth 8-638] synthesizing module 'xor_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'xor_func' (11#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'alu' (12#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:42]
WARNING: [Synth 8-3848] Net load in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:69]
WARNING: [Synth 8-3848] Net clock in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:70]
WARNING: [Synth 8-3848] Net a_reg_data_in in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:71]
WARNING: [Synth 8-3848] Net b_reg_data_in in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:73]
WARNING: [Synth 8-3848] Net alu_address in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'CPU_top' (13#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1510.758 ; gain = 277.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1510.758 ; gain = 277.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1510.758 ; gain = 277.344
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1510.758 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1612.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1624.684 ; gain = 391.270
72 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1624.684 ; gain = 645.754
close [ open D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/program_counter.vhd w ]
add_files D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/program_counter.vhd
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1677.707 ; gain = 53.023
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU_top' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:38]
INFO: [Synth 8-3491] module 'a_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:34' bound to instance 'MAPPING_A_REG' of component 'a_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:82]
INFO: [Synth 8-638] synthesizing module 'a_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:41]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-638] synthesizing module 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:42]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/d_flip_flop.vhd:34' bound to instance 'MAPPING_D_FLIP_FLOP' of component 'd_flip_flop' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:53]
INFO: [Synth 8-638] synthesizing module 'd_flip_flop' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/d_flip_flop.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'd_flip_flop' (1#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/d_flip_flop.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'one_bit_register' (2#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:42]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'a_register' (3#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:41]
INFO: [Synth 8-3491] module 'b_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:34' bound to instance 'MAPPING_B_REG' of component 'b_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'b_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:41]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'b_register' (4#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:41]
INFO: [Synth 8-3491] module 'alu_out_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:34' bound to instance 'MAPPING_ALU_OUT_REGISTER' of component 'alu_out_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:84]
INFO: [Synth 8-638] synthesizing module 'alu_out_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:41]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'alu_out_register' (5#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:41]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:34' bound to instance 'MAPPING_ALU' of component 'alu' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:42]
INFO: [Synth 8-3491] module 'add_sub' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:34' bound to instance 'MAPPING_ADDER' of component 'add_sub' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:100]
INFO: [Synth 8-638] synthesizing module 'add_sub' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:42]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_LSB' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:53]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder' (6#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:42]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_MSB' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:54]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:56]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:56]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:56]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:56]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:56]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'add_sub' (7#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:42]
INFO: [Synth 8-3491] module 'mux' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd:34' bound to instance 'MAPPING_MUX' of component 'mux' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:101]
INFO: [Synth 8-638] synthesizing module 'mux' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'mux' (8#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd:44]
INFO: [Synth 8-3491] module 'and_func' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/and_func.vhd:34' bound to instance 'MAPPING_AND_FUNC' of component 'and_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:103]
INFO: [Synth 8-638] synthesizing module 'and_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/and_func.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'and_func' (9#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/and_func.vhd:40]
INFO: [Synth 8-3491] module 'or_func' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/or_func.vhd:34' bound to instance 'MAPPING_OR_FUNC' of component 'or_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:104]
INFO: [Synth 8-638] synthesizing module 'or_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/or_func.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'or_func' (10#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/or_func.vhd:40]
INFO: [Synth 8-3491] module 'xor_func' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd:34' bound to instance 'MAPPING_XOR_FUNC' of component 'xor_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:105]
INFO: [Synth 8-638] synthesizing module 'xor_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'xor_func' (11#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'alu' (12#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:42]
WARNING: [Synth 8-3848] Net load in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:69]
WARNING: [Synth 8-3848] Net clock in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:70]
WARNING: [Synth 8-3848] Net a_reg_data_in in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:71]
WARNING: [Synth 8-3848] Net b_reg_data_in in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:73]
WARNING: [Synth 8-3848] Net alu_address in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'CPU_top' (13#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1721.434 ; gain = 96.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1744.297 ; gain = 119.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1744.297 ; gain = 119.613
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1744.297 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1794.262 ; gain = 169.578
close_design
export_ip_user_files -of_objects  [get_files D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/program_counter.vhd] -no_script -reset -force -quiet
remove_files  D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/program_counter.vhd
file delete -force D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/program_counter.vhd
create_ip -name c_counter_binary -vendor xilinx.com -library ip -version 12.0 -module_name program_counter -dir d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {program_counter} CONFIG.CE {true} CONFIG.Load {true}] [get_ips program_counter]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'program_counter' to 'program_counter' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/program_counter/program_counter.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'program_counter'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/program_counter/program_counter.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'program_counter'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'program_counter'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'program_counter'...
catch { config_ip_cache -export [get_ips -all program_counter] }
export_ip_user_files -of_objects [get_files d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/program_counter/program_counter.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/program_counter/program_counter.xci]
launch_runs -jobs 2 program_counter_synth_1
[Mon Sep 14 19:56:52 2020] Launched program_counter_synth_1...
Run output will be captured here: D:/Projects/Xilinx/CPU/CPU.runs/program_counter_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'program_counter'... please wait for 'program_counter_synth_1' run to finish...
wait_on_run program_counter_synth_1
[Mon Sep 14 19:56:53 2020] Waiting for program_counter_synth_1 to finish...
[Mon Sep 14 19:56:58 2020] Waiting for program_counter_synth_1 to finish...
[Mon Sep 14 19:57:03 2020] Waiting for program_counter_synth_1 to finish...
[Mon Sep 14 19:57:08 2020] Waiting for program_counter_synth_1 to finish...
[Mon Sep 14 19:57:18 2020] Waiting for program_counter_synth_1 to finish...
[Mon Sep 14 19:57:28 2020] Waiting for program_counter_synth_1 to finish...
[Mon Sep 14 19:57:38 2020] Waiting for program_counter_synth_1 to finish...
[Mon Sep 14 19:57:48 2020] Waiting for program_counter_synth_1 to finish...

*** Running vivado
    with args -log program_counter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source program_counter.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source program_counter.tcl -notrace
Command: synth_design -top program_counter -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4888 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 976.336 ; gain = 234.723
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'program_counter' [d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/program_counter/synth/program_counter.vhd:69]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 0 - type: integer 
	Parameter C_COUNT_TO bound to: 1 - type: string 
	Parameter C_COUNT_BY bound to: 1 - type: string 
	Parameter C_COUNT_MODE bound to: 0 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 1 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 0 - type: integer 
	Parameter C_HAS_LOAD bound to: 1 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_14' declared at 'd:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/program_counter/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2146' bound to instance 'U0' of component 'c_counter_binary_v12_0_14' [d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/program_counter/synth/program_counter.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'program_counter' (8#1) [d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/program_counter/synth/program_counter.vhd:69]
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_6_viv has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_6_viv has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_6_viv has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_6_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_6_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_6_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_14_lut6_legacy has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_14_lut6_legacy has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_14_lut6_legacy has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_14_lut6_legacy has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_14_lut6_legacy has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_14_legacy has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_14_legacy has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_14_legacy has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_14_legacy has unconnected port b_signed
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_legacy has unconnected port up
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_legacy has unconnected port iv[15]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_legacy has unconnected port iv[14]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_legacy has unconnected port iv[13]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_legacy has unconnected port iv[12]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_legacy has unconnected port iv[11]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_legacy has unconnected port iv[10]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_legacy has unconnected port iv[9]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_legacy has unconnected port iv[8]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_legacy has unconnected port iv[7]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_legacy has unconnected port iv[6]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_legacy has unconnected port iv[5]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_legacy has unconnected port iv[4]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_legacy has unconnected port iv[3]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_legacy has unconnected port iv[2]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_legacy has unconnected port iv[1]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_legacy has unconnected port iv[0]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_legacy has unconnected port sclr
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_legacy has unconnected port sset
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_legacy has unconnected port sinit
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1067.746 ; gain = 326.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1067.746 ; gain = 326.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1067.746 ; gain = 326.133
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1067.746 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/program_counter/program_counter_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/program_counter/program_counter_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/Projects/Xilinx/CPU/CPU.runs/program_counter_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Projects/Xilinx/CPU/CPU.runs/program_counter_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1097.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1107.793 ; gain = 10.188
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1107.793 ; gain = 366.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1107.793 ; gain = 366.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/Projects/Xilinx/CPU/CPU.runs/program_counter_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1107.793 ; gain = 366.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1107.793 ; gain = 366.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_viv has unconnected port UP
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1107.793 ; gain = 366.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1121.328 ; gain = 379.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1130.996 ; gain = 389.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1131.504 ; gain = 389.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1147.305 ; gain = 405.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1147.305 ; gain = 405.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1147.305 ; gain = 405.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1147.305 ; gain = 405.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1147.305 ; gain = 405.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1147.305 ; gain = 405.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT3  |    16|
|2     |MUXCY |    15|
|3     |XORCY |    16|
|4     |FDRE  |    16|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1147.305 ; gain = 405.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1147.305 ; gain = 365.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1147.305 ; gain = 405.691
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1147.305 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1166.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1166.902 ; gain = 711.152
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1166.902 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Projects/Xilinx/CPU/CPU.runs/program_counter_synth_1/program_counter.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP program_counter, cache-ID = 584ee2eaaa7057b9
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1166.902 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Projects/Xilinx/CPU/CPU.runs/program_counter_synth_1/program_counter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file program_counter_utilization_synth.rpt -pb program_counter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 14 19:57:42 2020...
[Mon Sep 14 19:57:48 2020] program_counter_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 2090.352 ; gain = 0.000
export_simulation -of_objects [get_files d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/program_counter/program_counter.xci] -directory D:/Projects/Xilinx/CPU/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/Projects/Xilinx/CPU/CPU.ip_user_files -ipstatic_source_dir D:/Projects/Xilinx/CPU/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Projects/Xilinx/CPU/CPU.cache/compile_simlib/modelsim} {questa=D:/Projects/Xilinx/CPU/CPU.cache/compile_simlib/questa} {riviera=D:/Projects/Xilinx/CPU/CPU.cache/compile_simlib/riviera} {activehdl=D:/Projects/Xilinx/CPU/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/program_counter_tb.vhd w ]
add_files -fileset sim_1 D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/program_counter_tb.vhd
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Programs/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj alu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot alu_tb_behav xil_defaultlib.alu_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot alu_tb_behav xil_defaultlib.alu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ripple_carry_adder [ripple_carry_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.mux [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.and_func [and_func_default]
Compiling architecture behavioral of entity xil_defaultlib.or_func [or_func_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_func [xor_func_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture bench of entity xil_defaultlib.alu_tb
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: ===========  TESTING STARTED  ===========
Time: 0 ps  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
Error: This will always fail!
Time: 10 ns  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
Note: ===========  TESTING FINISHED  ===========
Time: 410 ns  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2090.352 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Programs/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj alu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot alu_tb_behav xil_defaultlib.alu_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot alu_tb_behav xil_defaultlib.alu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: ===========  TESTING STARTED  ===========
Time: 0 ps  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
Error: This will always fail!
Time: 10 ns  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
Note: ===========  TESTING FINISHED  ===========
Time: 410 ns  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2090.352 ; gain = 0.000
set_property top tb_program_counter [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Programs/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_program_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_program_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/program_counter/sim/program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'program_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/program_counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_program_counter'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L xil_defaultlib -L secureip -L xpm --snapshot tb_program_counter_behav xil_defaultlib.tb_program_counter -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L xil_defaultlib -L secureip -L xpm --snapshot tb_program_counter_behav xil_defaultlib.tb_program_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv_co...
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_pkg
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package unisim.vcomponents
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14 [\c_counter_binary_v12_0_14(c_xde...]
Compiling architecture program_counter_arch of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture tb of entity xil_defaultlib.tb_program_counter
Built simulation snapshot tb_program_counter_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim/xsim.dir/tb_program_counter_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim/xsim.dir/tb_program_counter_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Sep 14 20:10:01 2020. For additional details about this file, please refer to the WebTalk help file at D:/Programs/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 14 20:10:01 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2090.352 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_program_counter_behav -key {Behavioral:sim_1:Functional:tb_program_counter} -tclbatch {tb_program_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_program_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_program_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2090.352 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2090.352 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Sep 14 20:17:55 2020] Launched synth_1...
Run output will be captured here: D:/Projects/Xilinx/CPU/CPU.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/program_counter/program_counter.dcp' for cell 'MAPPING_PC'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2090.352 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2090.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/program_counter/program_counter.dcp' for cell 'MAPPING_PC'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2632.160 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: CPU_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2632.160 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU_top' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:38]
INFO: [Synth 8-3491] module 'program_counter' declared at 'D:/Projects/Xilinx/CPU/.Xil/Vivado-11444-DESKTOP-O6REA7C/realtime/program_counter_stub.vhdl:5' bound to instance 'MAPPING_PC' of component 'program_counter' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:94]
INFO: [Synth 8-638] synthesizing module 'program_counter' [D:/Projects/Xilinx/CPU/.Xil/Vivado-11444-DESKTOP-O6REA7C/realtime/program_counter_stub.vhdl:16]
INFO: [Synth 8-3491] module 'a_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:34' bound to instance 'MAPPING_A_REG' of component 'a_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:95]
INFO: [Synth 8-638] synthesizing module 'a_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:41]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-638] synthesizing module 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:42]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/d_flip_flop.vhd:34' bound to instance 'MAPPING_D_FLIP_FLOP' of component 'd_flip_flop' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:53]
INFO: [Synth 8-638] synthesizing module 'd_flip_flop' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/d_flip_flop.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'd_flip_flop' (1#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/d_flip_flop.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'one_bit_register' (2#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:42]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'a_register' (3#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:41]
INFO: [Synth 8-3491] module 'b_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:34' bound to instance 'MAPPING_B_REG' of component 'b_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:96]
INFO: [Synth 8-638] synthesizing module 'b_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:41]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'b_register' (4#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:41]
INFO: [Synth 8-3491] module 'alu_out_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:34' bound to instance 'MAPPING_ALU_OUT_REGISTER' of component 'alu_out_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:97]
INFO: [Synth 8-638] synthesizing module 'alu_out_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:41]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'alu_out_register' (5#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:41]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:34' bound to instance 'MAPPING_ALU' of component 'alu' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:98]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:42]
INFO: [Synth 8-3491] module 'add_sub' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:34' bound to instance 'MAPPING_ADDER' of component 'add_sub' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:100]
INFO: [Synth 8-638] synthesizing module 'add_sub' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:42]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_LSB' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:53]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder' (6#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:42]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_MSB' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:54]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:56]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:56]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:56]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:56]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:56]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'add_sub' (7#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:42]
INFO: [Synth 8-3491] module 'mux' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd:34' bound to instance 'MAPPING_MUX' of component 'mux' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:101]
INFO: [Synth 8-638] synthesizing module 'mux' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'mux' (8#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd:44]
INFO: [Synth 8-3491] module 'and_func' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/and_func.vhd:34' bound to instance 'MAPPING_AND_FUNC' of component 'and_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:103]
INFO: [Synth 8-638] synthesizing module 'and_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/and_func.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'and_func' (9#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/and_func.vhd:40]
INFO: [Synth 8-3491] module 'or_func' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/or_func.vhd:34' bound to instance 'MAPPING_OR_FUNC' of component 'or_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:104]
INFO: [Synth 8-638] synthesizing module 'or_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/or_func.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'or_func' (10#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/or_func.vhd:40]
INFO: [Synth 8-3491] module 'xor_func' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd:34' bound to instance 'MAPPING_XOR_FUNC' of component 'xor_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:105]
INFO: [Synth 8-638] synthesizing module 'xor_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'xor_func' (11#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'alu' (12#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:42]
WARNING: [Synth 8-3848] Net load in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:76]
WARNING: [Synth 8-3848] Net clock in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:77]
WARNING: [Synth 8-3848] Net a_reg_data_in in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:78]
WARNING: [Synth 8-3848] Net b_reg_data_in in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:80]
WARNING: [Synth 8-3848] Net alu_address in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:84]
WARNING: [Synth 8-3848] Net pc_clock_enable in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:88]
WARNING: [Synth 8-3848] Net pc_load in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:89]
WARNING: [Synth 8-3848] Net pc_in in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'CPU_top' (13#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2649.504 ; gain = 17.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2672.262 ; gain = 40.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2672.262 ; gain = 40.102
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/program_counter/program_counter.dcp' for cell 'MAPPING_PC'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2692.230 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2771.641 ; gain = 139.480
77 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2771.641 ; gain = 139.480
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name bram -dir d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {bram} CONFIG.Write_Depth_A {65536} CONFIG.Enable_A {Use_ENA_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {false}] [get_ips bram]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'bram' to 'bram' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/bram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bram'...
generate_target all [get_files  d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/bram.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'bram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'bram'...
catch { config_ip_cache -export [get_ips -all bram] }
export_ip_user_files -of_objects [get_files d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/bram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/bram.xci]
create_ip_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2814.031 ; gain = 0.000
launch_runs -jobs 2 bram_synth_1
[Mon Sep 14 20:27:29 2020] Launched bram_synth_1...
Run output will be captured here: D:/Projects/Xilinx/CPU/CPU.runs/bram_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'bram'... please wait for 'bram_synth_1' run to finish...
wait_on_run bram_synth_1
[Mon Sep 14 20:27:29 2020] Waiting for bram_synth_1 to finish...
[Mon Sep 14 20:27:34 2020] Waiting for bram_synth_1 to finish...
[Mon Sep 14 20:27:39 2020] Waiting for bram_synth_1 to finish...
[Mon Sep 14 20:27:44 2020] Waiting for bram_synth_1 to finish...
[Mon Sep 14 20:27:54 2020] Waiting for bram_synth_1 to finish...
[Mon Sep 14 20:28:04 2020] Waiting for bram_synth_1 to finish...
[Mon Sep 14 20:28:14 2020] Waiting for bram_synth_1 to finish...
[Mon Sep 14 20:28:24 2020] Waiting for bram_synth_1 to finish...
[Mon Sep 14 20:28:44 2020] Waiting for bram_synth_1 to finish...
[Mon Sep 14 20:29:05 2020] Waiting for bram_synth_1 to finish...

*** Running vivado
    with args -log bram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bram.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bram.tcl -notrace
Command: synth_design -top bram -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6216 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 975.918 ; gain = 234.762
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bram' [d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/synth/bram.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 30 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     18.81095 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/synth/bram.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'bram' (11#1) [d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/synth/bram.vhd:70]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port DOUTB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port DOUTB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized19 has unconnected port DOUTB[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1285.754 ; gain = 544.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1285.754 ; gain = 544.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1285.754 ; gain = 544.598
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1285.754 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/bram_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/bram_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/Projects/Xilinx/CPU/CPU.runs/bram_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Projects/Xilinx/CPU/CPU.runs/bram_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1285.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1285.754 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1285.754 ; gain = 544.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1285.754 ; gain = 544.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/Projects/Xilinx/CPU/CPU.runs/bram_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1285.754 ; gain = 544.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1285.754 ; gain = 544.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 33    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1285.754 ; gain = 544.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1285.754 ; gain = 544.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1285.754 ; gain = 544.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1285.754 ; gain = 544.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1285.754 ; gain = 544.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1285.754 ; gain = 544.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1285.754 ; gain = 544.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1285.754 ; gain = 544.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1285.754 ; gain = 544.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1285.754 ; gain = 544.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT5       |    16|
|2     |LUT6       |    36|
|3     |MUXF7      |    18|
|4     |MUXF8      |     9|
|5     |RAMB36E1   |    16|
|6     |RAMB36E1_1 |     7|
|7     |RAMB36E1_2 |     7|
|8     |FDRE       |     8|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------+------------------------------------------+------+
|      |Instance                                     |Module                                    |Cells |
+------+---------------------------------------------+------------------------------------------+------+
|1     |top                                          |                                          |   117|
|2     |  U0                                         |blk_mem_gen_v8_4_4                        |   117|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_4_synth                  |   117|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                           |   117|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr                  |   117|
|6     |          \bindec_a.bindec_inst_a            |bindec                                    |    13|
|7     |          \has_mux_a.A                       |blk_mem_gen_mux                           |    71|
|8     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width                    |     1|
|9     |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                  |     1|
|10    |          \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9    |     1|
|11    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized9  |     1|
|12    |          \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10   |     1|
|13    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized10 |     1|
|14    |          \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11   |     1|
|15    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized11 |     1|
|16    |          \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12   |     1|
|17    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized12 |     1|
|18    |          \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13   |     1|
|19    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized13 |     1|
|20    |          \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized14   |     1|
|21    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized14 |     1|
|22    |          \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized15   |     2|
|23    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized15 |     2|
|24    |          \ramloop[17].ram.r                 |blk_mem_gen_prim_width__parameterized16   |     2|
|25    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized16 |     2|
|26    |          \ramloop[18].ram.r                 |blk_mem_gen_prim_width__parameterized17   |     2|
|27    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized17 |     2|
|28    |          \ramloop[19].ram.r                 |blk_mem_gen_prim_width__parameterized18   |     2|
|29    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized18 |     2|
|30    |          \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0    |     1|
|31    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0  |     1|
|32    |          \ramloop[20].ram.r                 |blk_mem_gen_prim_width__parameterized19   |     2|
|33    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized19 |     2|
|34    |          \ramloop[21].ram.r                 |blk_mem_gen_prim_width__parameterized20   |     2|
|35    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized20 |     2|
|36    |          \ramloop[22].ram.r                 |blk_mem_gen_prim_width__parameterized21   |     2|
|37    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized21 |     2|
|38    |          \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1    |     1|
|39    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized1  |     1|
|40    |          \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2    |     2|
|41    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized2  |     2|
|42    |          \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3    |     1|
|43    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized3  |     1|
|44    |          \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4    |     2|
|45    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized4  |     2|
|46    |          \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5    |     1|
|47    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized5  |     1|
|48    |          \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6    |     2|
|49    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized6  |     2|
|50    |          \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7    |     1|
|51    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized7  |     1|
|52    |          \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8    |     1|
|53    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized8  |     1|
+------+---------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1285.754 ; gain = 544.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 169 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:01:10 . Memory (MB): peak = 1285.754 ; gain = 544.598
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1285.754 ; gain = 544.598
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1285.754 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1285.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 1285.754 ; gain = 830.625
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1285.754 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Projects/Xilinx/CPU/CPU.runs/bram_synth_1/bram.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bram, cache-ID = b35a807a245c0053
INFO: [Coretcl 2-1174] Renamed 52 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1285.754 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Projects/Xilinx/CPU/CPU.runs/bram_synth_1/bram.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bram_utilization_synth.rpt -pb bram_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 14 20:29:00 2020...
[Mon Sep 14 20:29:05 2020] bram_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:01:35 . Memory (MB): peak = 2814.031 ; gain = 0.000
export_simulation -of_objects [get_files d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/bram.xci] -directory D:/Projects/Xilinx/CPU/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/Projects/Xilinx/CPU/CPU.ip_user_files -ipstatic_source_dir D:/Projects/Xilinx/CPU/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Projects/Xilinx/CPU/CPU.cache/compile_simlib/modelsim} {questa=D:/Projects/Xilinx/CPU/CPU.cache/compile_simlib/questa} {riviera=D:/Projects/Xilinx/CPU/CPU.cache/compile_simlib/riviera} {activehdl=D:/Projects/Xilinx/CPU/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_design
close_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/bram_tb.vhd w ]
add_files -fileset sim_1 D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/bram_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top tb_bram [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close [ open D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd w ]
add_files D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Sep 14 20:56:54 2020] Launched synth_1...
Run output will be captured here: D:/Projects/Xilinx/CPU/CPU.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 3161.547 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/bram_wrapper_tb.vhd w ]
add_files -fileset sim_1 D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/bram_wrapper_tb.vhd
update_compile_order -fileset sim_1
set_property top tb_bram_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Programs/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_bram_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_bram_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/bram_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bram_bindec'
INFO: [VRFC 10-3107] analyzing entity 'bram_blk_mem_gen_mux'
INFO: [VRFC 10-3107] analyzing entity 'bram_blk_mem_gen_prim_wrapper'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_wrapper__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_wrapper__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_wrapper__parameterized10\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_wrapper__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_wrapper__parameterized12\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_wrapper__parameterized13\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_wrapper__parameterized14\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_wrapper__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_wrapper__parameterized16\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_wrapper__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_wrapper__parameterized18\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_wrapper__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_wrapper__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_wrapper__parameterized20\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_wrapper__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_wrapper__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_wrapper__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_wrapper__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_wrapper__parameterized6\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_wrapper__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_wrapper__parameterized8\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_wrapper__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'bram_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_width__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_width__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_width__parameterized10\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_width__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_width__parameterized12\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_width__parameterized13\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_width__parameterized14\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_width__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_width__parameterized16\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_width__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_width__parameterized18\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_width__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_width__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_width__parameterized20\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_width__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_width__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_width__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_width__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_width__parameterized6\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_width__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_width__parameterized8\'
INFO: [VRFC 10-3107] analyzing entity '\bram_blk_mem_gen_prim_width__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'bram_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'bram_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'bram_blk_mem_gen_v8_4_4_synth'
INFO: [VRFC 10-3107] analyzing entity 'bram_blk_mem_gen_v8_4_4'
INFO: [VRFC 10-3107] analyzing entity 'bram'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bram_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/bram_wrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_bram_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_bram_wrapper_behav xil_defaultlib.tb_bram_wrapper -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_bram_wrapper_behav xil_defaultlib.tb_bram_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture structure of entity xil_defaultlib.bram_bindec [bram_bindec_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structure of entity xil_defaultlib.bram_blk_mem_gen_mux [bram_blk_mem_gen_mux_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.bram_blk_mem_gen_prim_wrapper [bram_blk_mem_gen_prim_wrapper_de...]
Compiling architecture structure of entity xil_defaultlib.bram_blk_mem_gen_prim_width [bram_blk_mem_gen_prim_width_defa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized9\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized9\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized10\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized10\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized11\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized11\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized12\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized12\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized13\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized13\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized14\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized14\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized15\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized15\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized16\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized16\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized17\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized17\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized18\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized18\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized0\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized0\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized19\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized19\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized20\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized20\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized21\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized21\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized1\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized1\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized2\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized2\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized3\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized3\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized4\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized4\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized5\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized5\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized6\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized6\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized7\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized7\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized8\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized8\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.bram_blk_mem_gen_generic_cstr [bram_blk_mem_gen_generic_cstr_de...]
Compiling architecture structure of entity xil_defaultlib.bram_blk_mem_gen_top [bram_blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.bram_blk_mem_gen_v8_4_4_synth [bram_blk_mem_gen_v8_4_4_synth_de...]
Compiling architecture structure of entity xil_defaultlib.bram_blk_mem_gen_v8_4_4 [bram_blk_mem_gen_v8_4_4_default]
Compiling architecture structure of entity xil_defaultlib.bram [bram_default]
Compiling architecture behavioral of entity xil_defaultlib.bram_wrapper [bram_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_bram_wrapper
Built simulation snapshot tb_bram_wrapper_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim/xsim.dir/tb_bram_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim/xsim.dir/tb_bram_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Sep 14 21:07:45 2020. For additional details about this file, please refer to the WebTalk help file at D:/Programs/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 14 21:07:45 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 3161.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_bram_wrapper_behav -key {Behavioral:sim_1:Functional:tb_bram_wrapper} -tclbatch {tb_bram_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_bram_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 4 out of bound 0 to 3
Time: 90 ns  Iteration: 1  Process: /tb_bram_wrapper/dut/line__72
  File: D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd

HDL Line: D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:75
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_bram_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 3161.547 ; gain = 0.000
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3161.547 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Programs/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_bram_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_bram_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bram_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 3161.547 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_bram_wrapper_behav xil_defaultlib.tb_bram_wrapper -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_bram_wrapper_behav xil_defaultlib.tb_bram_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 6 [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:67]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_bram_wrapper in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3161.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3161.547 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Programs/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_bram_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_bram_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bram_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 3161.547 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_bram_wrapper_behav xil_defaultlib.tb_bram_wrapper -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_bram_wrapper_behav xil_defaultlib.tb_bram_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture structure of entity xil_defaultlib.bram_bindec [bram_bindec_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structure of entity xil_defaultlib.bram_blk_mem_gen_mux [bram_blk_mem_gen_mux_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.bram_blk_mem_gen_prim_wrapper [bram_blk_mem_gen_prim_wrapper_de...]
Compiling architecture structure of entity xil_defaultlib.bram_blk_mem_gen_prim_width [bram_blk_mem_gen_prim_width_defa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized9\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized9\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized10\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized10\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized11\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized11\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized12\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized12\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized13\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized13\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized14\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized14\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized15\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized15\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized16\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized16\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized17\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized17\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized18\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized18\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized0\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized0\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized19\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized19\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized20\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized20\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized21\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized21\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized1\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized1\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized2\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized2\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized3\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized3\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized4\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized4\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized5\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized5\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized6\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized6\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized7\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized7\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_wrapper__parameterized8\ [\bram_blk_mem_gen_prim_wrapper__...]
Compiling architecture structure of entity xil_defaultlib.\bram_blk_mem_gen_prim_width__parameterized8\ [\bram_blk_mem_gen_prim_width__pa...]
Compiling architecture structure of entity xil_defaultlib.bram_blk_mem_gen_generic_cstr [bram_blk_mem_gen_generic_cstr_de...]
Compiling architecture structure of entity xil_defaultlib.bram_blk_mem_gen_top [bram_blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.bram_blk_mem_gen_v8_4_4_synth [bram_blk_mem_gen_v8_4_4_synth_de...]
Compiling architecture structure of entity xil_defaultlib.bram_blk_mem_gen_v8_4_4 [bram_blk_mem_gen_v8_4_4_default]
Compiling architecture structure of entity xil_defaultlib.bram [bram_default]
Compiling architecture behavioral of entity xil_defaultlib.bram_wrapper [bram_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_bram_wrapper
Built simulation snapshot tb_bram_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3161.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3161.547 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
ERROR: Index 6 out of bound 0 to 5
Time: 130 ns  Iteration: 1  Process: /tb_bram_wrapper/dut/line__74
  File: D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd

HDL Line: D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:77
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 3161.547 ; gain = 0.000
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Fill_Remaining_Memory_Locations {false}] [get_ips bram]
generate_target all [get_files  d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/bram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'bram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'bram'...
catch { config_ip_cache -export [get_ips -all bram] }
export_ip_user_files -of_objects [get_files d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/bram.xci] -no_script -sync -force -quiet
reset_run bram_synth_1
launch_runs -jobs 2 bram_synth_1
[Mon Sep 14 21:57:18 2020] Launched bram_synth_1...
Run output will be captured here: D:/Projects/Xilinx/CPU/CPU.runs/bram_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 3161.547 ; gain = 0.000
INFO: [Vivado 12-4357] Exporting simulation files for 'bram'... please wait for 'bram_synth_1' run to finish...
wait_on_run bram_synth_1
[Mon Sep 14 21:57:18 2020] Waiting for bram_synth_1 to finish...
[Mon Sep 14 21:57:23 2020] Waiting for bram_synth_1 to finish...
[Mon Sep 14 21:57:28 2020] Waiting for bram_synth_1 to finish...
[Mon Sep 14 21:57:33 2020] Waiting for bram_synth_1 to finish...
[Mon Sep 14 21:57:43 2020] Waiting for bram_synth_1 to finish...
[Mon Sep 14 21:57:53 2020] Waiting for bram_synth_1 to finish...
[Mon Sep 14 21:58:03 2020] Waiting for bram_synth_1 to finish...
[Mon Sep 14 21:58:13 2020] Waiting for bram_synth_1 to finish...
[Mon Sep 14 21:58:33 2020] Waiting for bram_synth_1 to finish...
[Mon Sep 14 21:58:53 2020] Waiting for bram_synth_1 to finish...

*** Running vivado
    with args -log bram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bram.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bram.tcl -notrace
Command: synth_design -top bram -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10088 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 975.836 ; gain = 234.789
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bram' [d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/synth/bram.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 30 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     18.81095 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/synth/bram.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'bram' (11#1) [d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/synth/bram.vhd:69]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port DOUTB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port DOUTB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized19 has unconnected port DOUTB[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1284.039 ; gain = 542.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1284.039 ; gain = 542.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1284.039 ; gain = 542.992
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1284.039 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/bram_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/bram_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/Projects/Xilinx/CPU/CPU.runs/bram_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Projects/Xilinx/CPU/CPU.runs/bram_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1295.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1296.434 ; gain = 0.578
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 1296.434 ; gain = 555.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 1296.434 ; gain = 555.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/Projects/Xilinx/CPU/CPU.runs/bram_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 1296.434 ; gain = 555.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 1296.434 ; gain = 555.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 1296.434 ; gain = 555.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 1296.434 ; gain = 555.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 1296.434 ; gain = 555.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 1296.434 ; gain = 555.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 1296.434 ; gain = 555.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 1296.434 ; gain = 555.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 1296.434 ; gain = 555.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 1296.434 ; gain = 555.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 1296.434 ; gain = 555.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 1296.434 ; gain = 555.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT4       |    16|
|2     |LUT6       |    36|
|3     |MUXF7      |    18|
|4     |MUXF8      |     9|
|5     |RAMB36E1   |    16|
|6     |RAMB36E1_1 |     7|
|7     |RAMB36E1_2 |     7|
|8     |FDRE       |     4|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------+------------------------------------------+------+
|      |Instance                                     |Module                                    |Cells |
+------+---------------------------------------------+------------------------------------------+------+
|1     |top                                          |                                          |   113|
|2     |  U0                                         |blk_mem_gen_v8_4_4                        |   113|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_4_synth                  |   113|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                           |   113|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr                  |   113|
|6     |          \bindec_a.bindec_inst_a            |bindec                                    |    11|
|7     |          \has_mux_a.A                       |blk_mem_gen_mux                           |    67|
|8     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width                    |     2|
|9     |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                  |     2|
|10    |          \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9    |     1|
|11    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized9  |     1|
|12    |          \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10   |     1|
|13    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized10 |     1|
|14    |          \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11   |     1|
|15    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized11 |     1|
|16    |          \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12   |     1|
|17    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized12 |     1|
|18    |          \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13   |     1|
|19    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized13 |     1|
|20    |          \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized14   |     2|
|21    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized14 |     2|
|22    |          \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized15   |     2|
|23    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized15 |     2|
|24    |          \ramloop[17].ram.r                 |blk_mem_gen_prim_width__parameterized16   |     2|
|25    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized16 |     2|
|26    |          \ramloop[18].ram.r                 |blk_mem_gen_prim_width__parameterized17   |     2|
|27    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized17 |     2|
|28    |          \ramloop[19].ram.r                 |blk_mem_gen_prim_width__parameterized18   |     2|
|29    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized18 |     2|
|30    |          \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0    |     1|
|31    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0  |     1|
|32    |          \ramloop[20].ram.r                 |blk_mem_gen_prim_width__parameterized19   |     2|
|33    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized19 |     2|
|34    |          \ramloop[21].ram.r                 |blk_mem_gen_prim_width__parameterized20   |     2|
|35    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized20 |     2|
|36    |          \ramloop[22].ram.r                 |blk_mem_gen_prim_width__parameterized21   |     2|
|37    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized21 |     2|
|38    |          \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1    |     1|
|39    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized1  |     1|
|40    |          \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2    |     2|
|41    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized2  |     2|
|42    |          \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3    |     2|
|43    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized3  |     2|
|44    |          \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4    |     1|
|45    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized4  |     1|
|46    |          \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5    |     1|
|47    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized5  |     1|
|48    |          \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6    |     1|
|49    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized6  |     1|
|50    |          \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7    |     1|
|51    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized7  |     1|
|52    |          \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8    |     2|
|53    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized8  |     2|
+------+---------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 1296.434 ; gain = 555.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 170 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1296.434 ; gain = 542.992
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 1296.434 ; gain = 555.387
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1296.434 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1296.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:31 . Memory (MB): peak = 1296.434 ; gain = 839.469
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1296.434 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Projects/Xilinx/CPU/CPU.runs/bram_synth_1/bram.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bram, cache-ID = f48295c02206de5f
INFO: [Coretcl 2-1174] Renamed 52 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1296.434 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Projects/Xilinx/CPU/CPU.runs/bram_synth_1/bram.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bram_utilization_synth.rpt -pb bram_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 14 21:59:00 2020...
[Mon Sep 14 21:59:03 2020] bram_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:45 . Memory (MB): peak = 3161.547 ; gain = 0.000
export_simulation -of_objects [get_files d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/bram.xci] -directory D:/Projects/Xilinx/CPU/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/Projects/Xilinx/CPU/CPU.ip_user_files -ipstatic_source_dir D:/Projects/Xilinx/CPU/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Projects/Xilinx/CPU/CPU.cache/compile_simlib/modelsim} {questa=D:/Projects/Xilinx/CPU/CPU.cache/compile_simlib/questa} {riviera=D:/Projects/Xilinx/CPU/CPU.cache/compile_simlib/riviera} {activehdl=D:/Projects/Xilinx/CPU/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Sep 15 00:06:04 2020] Launched synth_1...
Run output will be captured here: D:/Projects/Xilinx/CPU/CPU.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: CPU_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3161.547 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU_top' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:38]
INFO: [Synth 8-3491] module 'bram_wrapper' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:34' bound to instance 'MAPPING_BRAM_WRAPPER' of component 'bram_wrapper' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:103]
INFO: [Synth 8-638] synthesizing module 'bram_wrapper' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'bram' declared at 'D:/Projects/Xilinx/CPU/.Xil/Vivado-11444-DESKTOP-O6REA7C/realtime/bram_stub.vhdl:5' bound to instance 'MAPPING_BRAM' of component 'bram' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:63]
INFO: [Synth 8-638] synthesizing module 'bram' [D:/Projects/Xilinx/CPU/.Xil/Vivado-11444-DESKTOP-O6REA7C/realtime/bram_stub.vhdl:16]
WARNING: [Synth 8-3848] Net fake_clka in module/entity bram_wrapper does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:50]
WARNING: [Synth 8-3848] Net fake_wea in module/entity bram_wrapper does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:52]
WARNING: [Synth 8-3848] Net fake_addra in module/entity bram_wrapper does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:53]
WARNING: [Synth 8-3848] Net fake_dina in module/entity bram_wrapper does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'bram_wrapper' (1#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'program_counter' declared at 'D:/Projects/Xilinx/CPU/.Xil/Vivado-11444-DESKTOP-O6REA7C/realtime/program_counter_stub.vhdl:5' bound to instance 'MAPPING_PC' of component 'program_counter' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:104]
INFO: [Synth 8-638] synthesizing module 'program_counter' [D:/Projects/Xilinx/CPU/.Xil/Vivado-11444-DESKTOP-O6REA7C/realtime/program_counter_stub.vhdl:16]
INFO: [Synth 8-3491] module 'a_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:34' bound to instance 'MAPPING_A_REG' of component 'a_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:105]
INFO: [Synth 8-638] synthesizing module 'a_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:41]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-638] synthesizing module 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:42]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/d_flip_flop.vhd:34' bound to instance 'MAPPING_D_FLIP_FLOP' of component 'd_flip_flop' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:53]
INFO: [Synth 8-638] synthesizing module 'd_flip_flop' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/d_flip_flop.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'd_flip_flop' (2#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/d_flip_flop.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'one_bit_register' (3#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:42]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'a_register' (4#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:41]
INFO: [Synth 8-3491] module 'b_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:34' bound to instance 'MAPPING_B_REG' of component 'b_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:106]
INFO: [Synth 8-638] synthesizing module 'b_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:41]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'b_register' (5#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:41]
INFO: [Synth 8-3491] module 'alu_out_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:34' bound to instance 'MAPPING_ALU_OUT_REGISTER' of component 'alu_out_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:107]
INFO: [Synth 8-638] synthesizing module 'alu_out_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:41]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'alu_out_register' (6#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:41]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:34' bound to instance 'MAPPING_ALU' of component 'alu' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:108]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:42]
INFO: [Synth 8-3491] module 'add_sub' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:34' bound to instance 'MAPPING_ADDER' of component 'add_sub' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:100]
INFO: [Synth 8-638] synthesizing module 'add_sub' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:42]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_LSB' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:53]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder' (7#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:42]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_MSB' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:54]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:56]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:56]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:56]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:56]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:56]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'add_sub' (8#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:42]
INFO: [Synth 8-3491] module 'mux' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd:34' bound to instance 'MAPPING_MUX' of component 'mux' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:101]
INFO: [Synth 8-638] synthesizing module 'mux' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'mux' (9#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd:44]
INFO: [Synth 8-3491] module 'and_func' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/and_func.vhd:34' bound to instance 'MAPPING_AND_FUNC' of component 'and_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:103]
INFO: [Synth 8-638] synthesizing module 'and_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/and_func.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'and_func' (10#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/and_func.vhd:40]
INFO: [Synth 8-3491] module 'or_func' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/or_func.vhd:34' bound to instance 'MAPPING_OR_FUNC' of component 'or_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:104]
INFO: [Synth 8-638] synthesizing module 'or_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/or_func.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'or_func' (11#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/or_func.vhd:40]
INFO: [Synth 8-3491] module 'xor_func' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd:34' bound to instance 'MAPPING_XOR_FUNC' of component 'xor_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:105]
INFO: [Synth 8-638] synthesizing module 'xor_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'xor_func' (12#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'alu' (13#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:42]
WARNING: [Synth 8-3848] Net load in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:81]
WARNING: [Synth 8-3848] Net clock in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:82]
WARNING: [Synth 8-3848] Net a_reg_data_in in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:83]
WARNING: [Synth 8-3848] Net b_reg_data_in in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:85]
WARNING: [Synth 8-3848] Net alu_address in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:89]
WARNING: [Synth 8-3848] Net pc_clock_enable in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:93]
WARNING: [Synth 8-3848] Net pc_load in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:94]
WARNING: [Synth 8-3848] Net pc_in in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'CPU_top' (14#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:38]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[15]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[14]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[13]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[12]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[11]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[10]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[9]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[8]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[7]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[6]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[5]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[4]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3161.547 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3161.547 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3161.547 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/program_counter/program_counter.dcp' for cell 'MAPPING_PC'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/bram.dcp' for cell 'MAPPING_BRAM_WRAPPER/MAPPING_BRAM'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3161.547 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3161.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3161.547 ; gain = 0.000
83 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3161.547 ; gain = 0.000
