Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Nov  9 04:53:24 2025
| Host         : rose running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_640x480_timing_summary_routed.rpt -pb vga_640x480_timing_summary_routed.pb -rpx vga_640x480_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_640x480
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (51)
5. checking no_input_delay (1)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (51)
-------------------------------------------------
 There are 51 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   74          inf        0.000                      0                   74           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vcs_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vidon
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.837ns  (logic 4.039ns (45.705%)  route 4.798ns (54.295%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  vcs_reg[2]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  vcs_reg[2]/Q
                         net (fo=9, routed)           0.941     1.360    vc_OBUF[2]
    SLICE_X1Y13          LUT5 (Prop_lut5_I1_O)        0.327     1.687 f  vcs[8]_i_2/O
                         net (fo=5, routed)           0.840     2.527    vcs[8]_i_2_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I1_O)        0.360     2.887 f  vidon_OBUF_inst_i_2/O
                         net (fo=2, routed)           1.139     4.026    vidon_OBUF_inst_i_2_n_0
    SLICE_X0Y15          LUT4 (Prop_lut4_I0_O)        0.326     4.352 r  vidon_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.878     6.230    vidon_OBUF
    P18                  OBUF (Prop_obuf_I_O)         2.607     8.837 r  vidon_OBUF_inst/O
                         net (fo=0)                   0.000     8.837    vidon
    P18                                                               r  vidon (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcs_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.653ns  (logic 3.432ns (51.579%)  route 3.222ns (48.421%))
  Logic Levels:           4  (FDCE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE                         0.000     0.000 r  vcs_reg[7]/C
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  vcs_reg[7]/Q
                         net (fo=6, routed)           0.709     1.128    vc_OBUF[7]
    SLICE_X0Y15          LUT5 (Prop_lut5_I2_O)        0.299     1.427 r  vsync_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.448     1.875    vsync_OBUF_inst_i_2_n_0
    SLICE_X0Y13          LUT5 (Prop_lut5_I0_O)        0.124     1.999 r  vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.065     4.064    vsync_OBUF
    P17                  OBUF (Prop_obuf_I_O)         2.590     6.653 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.653    vsync
    P17                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcs_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.331ns  (logic 3.173ns (50.121%)  route 3.158ns (49.879%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE                         0.000     0.000 r  hcs_reg[5]/C
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  hcs_reg[5]/Q
                         net (fo=9, routed)           0.941     1.397    hc_OBUF[5]
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.124     1.521 r  hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.217     3.738    hsync_OBUF
    R18                  OBUF (Prop_obuf_I_O)         2.593     6.331 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.331    hsync
    R18                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcs_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.026ns  (logic 3.196ns (63.575%)  route 1.831ns (36.425%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  vcs_reg[4]/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  vcs_reg[4]/Q
                         net (fo=5, routed)           1.831     2.250    vc_OBUF[4]
    T18                  OBUF (Prop_obuf_I_O)         2.777     5.026 r  vc_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.026    vc[4]
    T18                                                               r  vc[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcs_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hc[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.965ns  (logic 3.208ns (64.607%)  route 1.757ns (35.393%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE                         0.000     0.000 r  hcs_reg[7]/C
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.419     0.419 r  hcs_reg[7]/Q
                         net (fo=8, routed)           1.757     2.176    hc_OBUF[7]
    V15                  OBUF (Prop_obuf_I_O)         2.789     4.965 r  hc_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.965    hc[7]
    V15                                                               r  hc[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcs_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vc[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.964ns  (logic 3.196ns (64.371%)  route 1.769ns (35.629%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE                         0.000     0.000 r  vcs_reg[7]/C
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  vcs_reg[7]/Q
                         net (fo=6, routed)           1.769     2.188    vc_OBUF[7]
    W18                  OBUF (Prop_obuf_I_O)         2.777     4.964 r  vc_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.964    vc[7]
    W18                                                               r  vc[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcs_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.933ns  (logic 3.057ns (61.968%)  route 1.876ns (38.032%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  vcs_reg[0]/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vcs_reg[0]/Q
                         net (fo=9, routed)           1.876     2.332    vc_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         2.601     4.933 r  vc_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.933    vc[0]
    V17                                                               r  vc[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcs_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.911ns  (logic 3.183ns (64.810%)  route 1.728ns (35.190%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  vcs_reg[2]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  vcs_reg[2]/Q
                         net (fo=9, routed)           1.728     2.147    vc_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         2.764     4.911 r  vc_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.911    vc[2]
    U18                                                               r  vc[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcs_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.899ns  (logic 3.198ns (65.294%)  route 1.700ns (34.706%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  hcs_reg[3]/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.419     0.419 r  hcs_reg[3]/Q
                         net (fo=4, routed)           1.700     2.119    hc_OBUF[3]
    U15                  OBUF (Prop_obuf_I_O)         2.779     4.899 r  hc_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.899    hc[3]
    U15                                                               r  hc[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcs_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.892ns  (logic 3.191ns (65.227%)  route 1.701ns (34.773%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  hcs_reg[1]/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.419     0.419 r  hcs_reg[1]/Q
                         net (fo=6, routed)           1.701     2.120    hc_OBUF[1]
    V13                  OBUF (Prop_obuf_I_O)         2.772     4.892 r  hc_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.892    hc[1]
    V13                                                               r  hc[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vcs_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vcs_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.642%)  route 0.142ns (43.358%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE                         0.000     0.000 r  vcs_reg[6]/C
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vcs_reg[6]/Q
                         net (fo=7, routed)           0.142     0.283    vc_OBUF[6]
    SLICE_X0Y15          LUT5 (Prop_lut5_I2_O)        0.045     0.328 r  vcs[8]_i_1/O
                         net (fo=1, routed)           0.000     0.328    p_0_in__0[8]
    SLICE_X0Y15          FDCE                                         r  vcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcs_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hcs_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.150%)  route 0.145ns (43.850%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE                         0.000     0.000 r  hcs_reg[9]/C
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.141     0.141 f  hcs_reg[9]/Q
                         net (fo=7, routed)           0.145     0.286    hc_OBUF[9]
    SLICE_X1Y7           LUT6 (Prop_lut6_I0_O)        0.045     0.331 r  hcs[8]_i_1/O
                         net (fo=1, routed)           0.000     0.331    hcs[8]_i_1_n_0
    SLICE_X1Y7           FDCE                                         r  hcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcs_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vcs_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.647%)  route 0.154ns (45.353%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  vcs_reg[1]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vcs_reg[1]/Q
                         net (fo=10, routed)          0.154     0.295    vc_OBUF[1]
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.045     0.340 r  vcs[3]_i_1/O
                         net (fo=1, routed)           0.000     0.340    p_0_in__0[3]
    SLICE_X1Y13          FDCE                                         r  vcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcs_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hcs_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.624%)  route 0.155ns (45.376%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE                         0.000     0.000 r  hcs_reg[6]/C
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  hcs_reg[6]/Q
                         net (fo=9, routed)           0.155     0.296    hc_OBUF[6]
    SLICE_X0Y7           LUT6 (Prop_lut6_I0_O)        0.045     0.341 r  hcs[9]_i_1/O
                         net (fo=1, routed)           0.000     0.341    p_0_in[9]
    SLICE_X0Y7           FDCE                                         r  hcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcs_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hcs_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.464%)  route 0.156ns (45.536%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE                         0.000     0.000 r  hcs_reg[6]/C
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  hcs_reg[6]/Q
                         net (fo=9, routed)           0.156     0.297    hc_OBUF[6]
    SLICE_X0Y7           LUT6 (Prop_lut6_I0_O)        0.045     0.342 r  hcs[5]_i_1/O
                         net (fo=1, routed)           0.000     0.342    p_0_in[5]
    SLICE_X0Y7           FDCE                                         r  hcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsenable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsenable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE                         0.000     0.000 r  vsenable_reg/C
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vsenable_reg/Q
                         net (fo=11, routed)          0.168     0.309    vsenable
    SLICE_X1Y10          LUT3 (Prop_lut3_I0_O)        0.045     0.354 r  vsenable_i_1/O
                         net (fo=1, routed)           0.000     0.354    vsenable_i_1_n_0
    SLICE_X1Y10          FDRE                                         r  vsenable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcs_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vcs_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.063%)  route 0.178ns (48.937%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  vcs_reg[9]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  vcs_reg[9]/Q
                         net (fo=8, routed)           0.178     0.319    vc_OBUF[9]
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.045     0.364 r  vcs[0]_i_1/O
                         net (fo=1, routed)           0.000     0.364    p_0_in__0[0]
    SLICE_X1Y13          FDCE                                         r  vcs_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcs_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vcs_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.019%)  route 0.193ns (50.981%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  vcs_reg[0]/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vcs_reg[0]/Q
                         net (fo=9, routed)           0.193     0.334    vc_OBUF[0]
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.045     0.379 r  vcs[5]_i_1/O
                         net (fo=1, routed)           0.000     0.379    p_0_in__0[5]
    SLICE_X1Y13          FDCE                                         r  vcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcs_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hcs_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.184ns (48.279%)  route 0.197ns (51.721%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  hcs_reg[0]/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  hcs_reg[0]/Q
                         net (fo=7, routed)           0.197     0.338    hc_OBUF[0]
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.043     0.381 r  hcs[3]_i_1/O
                         net (fo=1, routed)           0.000     0.381    p_0_in[3]
    SLICE_X0Y3           FDCE                                         r  hcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcs_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hcs_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.549%)  route 0.197ns (51.451%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  hcs_reg[0]/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  hcs_reg[0]/Q
                         net (fo=7, routed)           0.197     0.338    hc_OBUF[0]
    SLICE_X0Y3           LUT3 (Prop_lut3_I1_O)        0.045     0.383 r  hcs[2]_i_1/O
                         net (fo=1, routed)           0.000     0.383    p_0_in[2]
    SLICE_X0Y3           FDCE                                         r  hcs_reg[2]/D
  -------------------------------------------------------------------    -------------------





