#
#
# Generated Exclusion File
#
#

#
#Top module prefixes
#tb_top/dut
#

#
#  CoverCheck Exclude Summary
#-----------------------------------------------------
#  Coverage Type      Targeted         UNR    Excluded
#  Branch                  311         256         256 (82%)
#  Condition                39          25          25 (64%)
#  Expression             5298        2735        2735 (51%)
#  FSM State                 0           0           0
#  FSM Transition            0           0           0
#  Statement                49          29          29 (59%)
#  Toggle                    0           0           0
#  Coverbin                  0           0           0


# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/sys_rsp_tx_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_rx0_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_tx0_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_al.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_dbg_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_al.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_rx1_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_al.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_tx1_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_ao.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_rx2_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_ar.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/sys_req_rx_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -linerange 88 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -linerange 99 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -linerange 132 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_bb.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/cmd_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_bd.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_bi.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/cmp_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_bi.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/nc_cmd_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_bj.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_dbg_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_bj.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_bk.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_cu.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_cv.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_rx2_dp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_cw.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_cx.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/skidbuf/cmdrsp_fifo} -linerange 188 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_cy.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/skidbuf/strreq_fifo} -linerange 188 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_cz.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/skidbuf/dtwrsp_fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_da.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/skidbuf/dtwrsp_dbg_fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_dz.v
coverage exclude -scope {/tb_top/dut/unit/u_sys_evt_coh_concerto/u_sys_evt_coh_wrapper/u_sys_coh_receiver/sysreq_fifo} -linerange 147 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_ea.v
coverage exclude -scope {/tb_top/dut/unit/u_sys_evt_coh_concerto/u_sys_evt_coh_wrapper/u_sys_coh_receiver/sysrsp_fifo} -linerange 147 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/multiport_fifo_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/cmp_issue_fifo} -linerange 395 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_pipe_f.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe} -feccondrow 188 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_pipe_f.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe} -feccondrow 188 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_pipe_f.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe} -feccondrow 188 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_pipe_f.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe} -feccondrow 188 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_protocol_man_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman} -feccondrow 534 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_protocol_man_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman} -feccondrow 534 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -feccondrow 102 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -feccondrow 102 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/sys_coh_receiver_b.v
coverage exclude -scope {/tb_top/dut/unit/u_sys_evt_coh_concerto/u_sys_evt_coh_wrapper/u_sys_coh_receiver} -feccondrow 148 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/sys_coh_receiver_b.v
coverage exclude -scope {/tb_top/dut/unit/u_sys_evt_coh_concerto/u_sys_evt_coh_wrapper/u_sys_coh_receiver} -feccondrow 148 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_15_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_15_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_16_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_16_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_16_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_16_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_15_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_15_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_16_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_16_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_16_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_16_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_15_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_15_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_16_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_16_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_16_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_16_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_15_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_15_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_16_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_16_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_16_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_16_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_4_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_4_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_4_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_4_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_5_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_5_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_5_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_5_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_6_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_6_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_6_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_6_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_7_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_7_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_7_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_7_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_8_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_8_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_8_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_8_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_9_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_9_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_9_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_9_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_4_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_4_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_4_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_4_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_5_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_5_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_5_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_5_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_6_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_6_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_6_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_6_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_7_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_7_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_7_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_7_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_8_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_8_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_8_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_8_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_9_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_9_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_9_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_9_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_4_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_4_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_4_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_4_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_5_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_5_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_5_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_5_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_6_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_6_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_6_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_6_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_7_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_7_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_7_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_7_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_8_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_8_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_8_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_8_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_9_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_9_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_9_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_9_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_4_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_4_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_4_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_4_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_5_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_5_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_5_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_5_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_6_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_6_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_6_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_6_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_7_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_7_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_7_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_7_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_8_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_8_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_8_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_8_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_9_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_9_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_9_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_9_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder} -fecexprrow 181 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder} -fecexprrow 181 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder} -fecexprrow 181 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder} -fecexprrow 181 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder} -fecexprrow 181 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder} -fecexprrow 181 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder} -fecexprrow 181 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder} -fecexprrow 181 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder} -fecexprrow 181 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder} -fecexprrow 181 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder} -fecexprrow 181 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder} -fecexprrow 181 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder} -fecexprrow 181 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder} -fecexprrow 181 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder} -fecexprrow 181 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder} -fecexprrow 181 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder} -fecexprrow 181 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder} -fecexprrow 181 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder} -fecexprrow 181 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder} -fecexprrow 181 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder} -fecexprrow 181 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder} -fecexprrow 181 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder} -fecexprrow 181 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder} -fecexprrow 181 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt21_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt21_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt21_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt21_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt21_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt21_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt21_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt21_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt22_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt22_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt22_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt22_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt22_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt22_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt23_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt23_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt23_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt23_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt23_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt23_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_ao.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 110 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 110 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 110 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 110 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 113 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 113 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 113 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 113 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 118 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 118 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 118 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 118 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 119 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 119 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 119 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 119 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 121 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 121 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 121 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 121 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 122 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 122 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 122 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 122 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 123 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 123 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 123 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 123 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 125 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 125 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 125 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 125 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 127 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 127 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 127 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 127 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 128 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 128 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 128 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 128 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 129 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 129 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 129 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 129 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 130 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 130 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 130 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 130 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 133 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 133 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 133 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 133 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 134 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 134 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 134 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 134 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 135 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 135 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 135 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 135 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 136 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 136 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 136 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 136 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 137 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 137 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 137 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 137 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 138 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 138 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 138 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 138 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 140 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 140 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 140 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 140 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 110 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 110 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 110 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 110 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 113 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 113 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 113 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 113 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 118 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 118 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 118 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 118 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 119 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 119 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 119 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 119 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 121 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 121 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 121 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 121 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 122 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 122 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 122 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 122 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 123 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 123 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 123 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 123 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 125 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 125 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 125 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 125 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 127 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 127 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 127 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 127 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 128 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 128 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 128 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 128 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 129 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 129 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 129 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 129 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 130 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 130 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 130 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 130 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 133 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 133 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 133 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 133 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 134 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 134 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 134 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 134 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 135 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 135 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 135 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 135 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 136 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 136 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 136 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 136 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 137 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 137 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 137 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 137 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 138 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 138 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 138 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 138 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 140 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 140 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 140 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 140 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 110 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 110 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 110 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 110 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 113 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 113 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 113 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 113 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 118 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 118 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 118 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 118 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 119 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 119 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 119 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 119 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 121 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 121 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 121 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 121 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 122 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 122 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 122 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 122 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 123 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 123 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 123 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 123 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 125 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 125 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 125 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 125 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 127 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 127 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 127 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 127 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 128 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 128 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 128 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 128 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 129 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 129 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 129 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 129 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 130 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 130 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 130 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 130 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 133 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 133 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 133 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 133 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 134 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 134 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 134 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 134 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 135 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 135 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 135 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 135 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 136 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 136 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 136 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 136 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 137 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 137 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 137 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 137 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 138 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 138 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 138 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 138 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 140 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 140 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 140 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 140 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 110 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 110 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 110 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 110 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 113 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 113 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 113 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 113 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 118 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 118 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 118 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 118 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 119 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 119 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 119 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 119 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 121 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 121 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 121 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 121 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 122 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 122 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 122 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 122 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 123 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 123 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 123 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 123 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 125 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 125 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 125 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 125 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 127 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 127 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 127 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 127 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 128 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 128 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 128 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 128 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 129 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 129 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 129 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 129 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 130 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 130 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 130 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 130 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 133 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 133 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 133 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 133 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 134 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 134 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 134 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 134 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 135 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 135 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 135 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 135 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 136 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 136 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 136 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 136 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 137 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 137 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 137 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 137 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 138 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 138 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 138 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 138 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 140 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 140 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 140 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 140 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 110 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 110 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 110 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 110 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 113 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 113 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 113 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 113 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 118 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 118 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 118 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 118 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 119 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 119 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 119 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 119 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 121 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 121 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 121 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 121 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 122 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 122 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 122 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 122 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 123 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 123 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 123 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 123 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 125 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 125 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 125 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 125 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 127 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 127 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 127 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 127 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 128 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 128 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 128 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 128 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 129 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 129 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 129 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 129 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 130 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 130 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 130 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 130 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 133 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 133 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 133 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 133 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 134 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 134 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 134 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 134 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 135 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 135 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 135 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 135 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 136 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 136 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 136 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 136 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 137 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 137 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 137 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 137 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 138 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 138 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 138 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 138 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 140 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 140 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 140 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 140 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 110 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 110 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 110 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 110 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 113 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 113 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 113 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 113 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 118 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 118 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 118 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 118 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 119 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 119 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 119 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 119 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 121 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 121 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 121 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 121 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 122 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 122 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 122 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 122 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 123 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 123 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 123 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 123 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 125 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 125 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 125 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 125 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 127 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 127 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 127 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 127 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 128 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 128 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 128 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 128 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 129 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 129 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 129 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 129 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 130 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 130 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 130 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 130 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 133 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 133 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 133 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 133 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 134 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 134 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 134 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 134 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 135 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 135 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 135 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 135 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 136 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 136 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 136 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 136 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 137 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 137 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 137 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 137 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 138 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 138 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 138 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 138 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 140 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 140 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 140 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 140 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 110 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 110 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 110 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 110 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 113 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 113 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 113 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 113 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 118 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 118 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 118 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 118 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 119 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 119 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 119 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 119 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 121 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 121 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 121 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 121 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 122 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 122 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 122 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 122 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 123 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 123 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 123 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 123 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 125 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 125 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 125 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 125 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 127 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 127 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 127 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 127 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 128 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 128 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 128 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 128 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 129 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 129 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 129 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 129 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 130 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 130 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 130 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 130 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 133 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 133 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 133 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 133 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 134 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 134 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 134 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 134 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 135 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 135 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 135 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 135 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 136 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 136 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 136 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 136 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 137 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 137 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 137 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 137 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 138 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 138 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 138 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 138 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 140 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 140 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 140 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 140 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 110 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 110 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 110 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 110 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 113 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 113 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 113 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 113 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 118 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 118 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 118 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 118 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 119 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 119 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 119 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 119 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 121 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 121 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 121 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 121 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 122 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 122 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 122 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 122 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 123 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 123 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 123 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 123 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 125 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 125 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 125 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 125 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 127 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 127 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 127 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 127 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 128 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 128 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 128 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 128 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 129 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 129 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 129 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 129 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 130 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 130 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 130 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 130 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 133 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 133 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 133 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 133 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 134 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 134 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 134 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 134 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 135 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 135 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 135 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 135 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 136 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 136 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 136 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 136 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 137 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 137 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 137 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 137 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 138 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 138 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 138 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 138 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 140 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 140 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 140 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ao_mux_as.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 140 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 954 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 954 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1019 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1019 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1046 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1046 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1076 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1076 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1105 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1105 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1107 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1107 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1112 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1112 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1112 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1112 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1139 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1139 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1139 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1139 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1139 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1139 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1143 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1143 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1143 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1143 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1168 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1168 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1201 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1201 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1235 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1235 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1269 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1269 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1296 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1296 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1296 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1296 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1298 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1298 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1301 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1301 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1328 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1328 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1328 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1328 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1328 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1328 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1332 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1332 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1357 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1357 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1386 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1386 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1412 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1412 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1448 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1448 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1448 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1448 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1457 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1457 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1493 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1493 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1493 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1493 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1502 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1502 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1538 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1538 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1538 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1538 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1547 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1547 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1583 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1583 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1583 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1583 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1592 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1592 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1619 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1619 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1645 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1645 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1671 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1671 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1697 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1697 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1723 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1723 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1749 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1749 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1775 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1775 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1801 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1801 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1829 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1829 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1831 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1831 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1888 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1888 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1888 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1888 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1888 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1888 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1888 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1888 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1889 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1889 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1889 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1889 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1890 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1890 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1890 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1890 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1892 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1892 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1892 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1892 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1893 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1893 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1893 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1893 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1894 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1894 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1894 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1894 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1894 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -fecexprrow 1894 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_pipe_f.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe} -fecexprrow 158 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_pipe_f.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe} -fecexprrow 158 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_pipe_f.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe} -fecexprrow 158 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_pipe_f.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe} -fecexprrow 158 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_pipe_f.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe} -fecexprrow 192 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_pipe_f.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe} -fecexprrow 192 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_pipe_f.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe} -fecexprrow 192 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_pipe_f.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe} -fecexprrow 192 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 1770 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 1770 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 1772 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 1772 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 1803 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 1803 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 1805 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 1805 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 2916 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 2916 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 2916 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 2916 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 2916 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 2916 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 2916 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 2916 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 3181 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 3181 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 3181 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 3181 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 3181 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 3181 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 3181 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 3181 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 3513 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 3513 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 3513 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 3513 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 3513 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 3513 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 3513 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 3513 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 3531 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 3531 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 3766 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 3766 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 3766 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 3766 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 3766 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 3766 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 3766 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 3766 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 4310 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 4310 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 4310 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 4310 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 4310 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 4310 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 4310 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 4310 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 4310 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 4310 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 4310 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 4310 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 4739 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 4739 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 4739 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 4739 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 4739 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 4739 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 4739 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 4739 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 4739 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 4739 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 4739 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/concerto_mux_e.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux} -fecexprrow 4739 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/bist_next_ack_q_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/bist_next_ack_q_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/bist_next_ack_q_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/bist_next_ack_q_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/bist_next_ack_reg_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/bist_next_ack_reg_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/bist_next_ack_reg_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/bist_next_ack_reg_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/bist_next_reg_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/bist_next_reg_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/bist_next_reg_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/bist_next_reg_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_0_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_0_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_0_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_0_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_0_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_0_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_0_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_0_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_0_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_0_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_1_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_1_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_1_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_1_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_1_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_1_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_1_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_1_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_1_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_1_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_1_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_1_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_2_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_2_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_2_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_2_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_2_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_2_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_2_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_2_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_2_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_2_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_2_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_2_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_3_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_3_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_3_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_3_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_3_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_3_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_3_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_3_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_3_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_3_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_3_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_3_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_4_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_4_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_4_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_4_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_4_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_4_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_4_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_4_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_4_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_4_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_5_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_5_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_5_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_5_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_5_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_5_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_5_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_5_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_5_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_5_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_5_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_5_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_6_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_6_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_6_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_6_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_6_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_6_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_6_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_6_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_6_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_6_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_6_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_6_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_7_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_7_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_7_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_7_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_7_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_7_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_7_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_7_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_0_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_0_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_0_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_0_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_0_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_0_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_0_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_0_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_0_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_0_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_1_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_1_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_1_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_1_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_1_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_1_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_1_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_1_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_1_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_1_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_1_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_1_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_2_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_2_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_2_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_2_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_2_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_2_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_2_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_2_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_2_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_2_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_2_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_2_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_3_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_3_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_3_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_3_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_3_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_3_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_3_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_3_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_3_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_3_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_3_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_3_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_4_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_4_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_4_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_4_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_4_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_4_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_4_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_4_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_4_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_4_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_5_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_5_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_5_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_5_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_5_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_5_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_5_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_5_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_5_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_5_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_5_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_5_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_6_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_6_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_6_cerr_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_6_cerr_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_6_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_6_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_6_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_6_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_6_fault_in_r_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_6_fault_in_r_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_6_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_6_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_7_cerr_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_7_cerr_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_7_cerr_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_7_cerr_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_7_fault_in_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_7_fault_in_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_7_fault_in_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_7_fault_in_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/latent_fault_q_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/latent_fault_q_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/u_bist_next_sync/synch0_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/u_bist_next_sync/synch0_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/u_bist_next_sync/synch0_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/u_bist_next_sync/synch0_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/u_bist_next_sync/synch1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/u_bist_next_sync/synch1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/u_bist_next_sync/synch1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/u_bist_next_sync/synch1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_rx2_u_pkt_valid_R/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_rx2_u_pkt_valid_R/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_rx2_u_pkt_valid_R/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_rx2_u_pkt_valid_R/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/IRQ_c_q_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/IRQ_c_q_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/IRQ_c_q_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/IRQ_c_q_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/IRQ_uc_q_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/IRQ_uc_q_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/IRQ_uc_q_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/IRQ_uc_q_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/csr_snoop_enables_update_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/csr_snoop_enables_update_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/csr_snoop_enables_update_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/csr_snoop_enables_update_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe/u_apb_penable/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe/u_apb_penable/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe/u_apb_penable/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe/u_apb_penable/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe/u_apb_pready/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe/u_apb_pready/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe/u_apb_pready/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe/u_apb_pready/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe/u_apb_psel/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe/u_apb_psel/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe/u_apb_psel/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe/u_apb_psel/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe/u_apb_pslverr/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe/u_apb_pslverr/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe/u_apb_pslverr/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe/u_apb_pslverr/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe/u_apb_pwrite/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe/u_apb_pwrite/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe/u_apb_pwrite/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe/u_apb_pwrite/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/DVEMCNTCR_LocalCountEnable_out_prev_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/DVEMCNTCR_LocalCountEnable_out_prev_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/DVEMCNTCR_LocalCountEnable_out_prev_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/DVEMCNTCR_LocalCountEnable_out_prev_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/DVEMCNTCR_MasterCountEnable_out_prev_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/DVEMCNTCR_MasterCountEnable_out_prev_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/DVEMCNTCR_MasterCountEnable_out_prev_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/DVEMCNTCR_MasterCountEnable_out_prev_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins0_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins0_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins0_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins0_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins0_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins0_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins1_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins1_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins1_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins1_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins1_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins1_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins2_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins2_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins2_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins2_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins2_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins2_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins3_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins3_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins3_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins3_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins3_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins3_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins4_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins4_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins4_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins4_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins4_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins4_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins5_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins5_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins5_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins5_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins5_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins5_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins6_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins6_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins6_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins6_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins6_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins6_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins7_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins7_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins7_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins7_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins7_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins7_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt0_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt0_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt0_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt0_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt0_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt0_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt10_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt10_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt10_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt10_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt10_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt10_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt11_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt11_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt11_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt11_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt11_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt11_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt12_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt12_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt12_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt12_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt12_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt12_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt13_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt13_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt13_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt13_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt13_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt13_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt14_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt14_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt14_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt14_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt14_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt14_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt15_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt15_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt15_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt15_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt15_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt15_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt16_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt16_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt16_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt16_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt16_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt16_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt17_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt17_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt17_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt17_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt17_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt17_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt18_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt18_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt18_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt18_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt18_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt18_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt19_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt19_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt19_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt19_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt19_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt19_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt1_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt1_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt1_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt1_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt21_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt21_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt21_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt21_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt21_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt21_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt22_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt22_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt22_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt22_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt23_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt23_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt23_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt23_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt24_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt24_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt24_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt24_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt24_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt24_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt25_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt25_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt25_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt25_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt25_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt25_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt26_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt26_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt26_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt26_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt26_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt26_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt27_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt27_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt27_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt27_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt27_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt27_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt28_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt28_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt28_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt28_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt28_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt28_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt29_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt29_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt29_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt29_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt29_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt29_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt2_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt2_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt2_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt2_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt30_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt30_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt30_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt30_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt31_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt31_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt31_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt31_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt31_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt31_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt3_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt3_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt3_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt3_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt3_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt3_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt4_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt4_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt4_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt4_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt4_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt4_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt5_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt5_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt5_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt5_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt6_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt6_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt6_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt6_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt7_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt7_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt7_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt7_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt8_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt8_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt8_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt8_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt8_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt8_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt9_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt9_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt9_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt9_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt9_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt9_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_0_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_0_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_0_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_0_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_0_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_0_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_1_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_1_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_1_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_1_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_1_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_1_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_2_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_2_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_2_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_2_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_2_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_2_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_3_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_3_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_3_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_3_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_3_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_3_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/dvm_aiu_bit2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/dvm_aiu_bit2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/dvm_aiu_bit2_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/dvm_aiu_bit2_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/dvm_aiu_bit2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/dvm_aiu_bit2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/dvm_dbg_dtwreq_last_last_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/dvm_dbg_dtwreq_last_last_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/dvm_dbg_dtwreq_last_last_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/dvm_dbg_dtwreq_last_last_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/dvm_dbg_dtwreq_ready_last_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/dvm_dbg_dtwreq_ready_last_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/dvm_dbg_dtwreq_ready_last_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/dvm_dbg_dtwreq_ready_last_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/dvm_dbg_dtwreq_valid_last_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/dvm_dbg_dtwreq_valid_last_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/dvm_dbg_dtwreq_valid_last_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/dvm_dbg_dtwreq_valid_last_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/skidbuf/dtwreq_first_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/skidbuf/dtwreq_first_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/skidbuf/dtwreq_first_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/skidbuf/dtwreq_first_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt0_terminate_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt0_terminate_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt0_terminate_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt0_terminate_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt0_terminate_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt0_terminate_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt1_terminate_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt1_terminate_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt1_terminate_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt1_terminate_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt1_terminate_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt1_terminate_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt2_terminate_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt2_terminate_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt2_terminate_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt2_terminate_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt2_terminate_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt2_terminate_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt3_terminate_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt3_terminate_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt3_terminate_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt3_terminate_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt3_terminate_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt3_terminate_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt_init_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt_init_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt_init_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt_init_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/buffer_clear_in_progress_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/buffer_clear_in_progress_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/buffer_clear_in_progress_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/buffer_clear_in_progress_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dtwreq_first_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dtwreq_first_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dtwreq_first_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dtwreq_first_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_busy_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_busy_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_busy_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_busy_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_data_ecc_db_error_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_data_ecc_db_error_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_data_ecc_db_error_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_data_ecc_db_error_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_data_ecc_sb_error_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_data_ecc_sb_error_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_data_ecc_sb_error_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_data_ecc_sb_error_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_hdr_ecc_db_error_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_hdr_ecc_db_error_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_hdr_ecc_db_error_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_hdr_ecc_db_error_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_hdr_ecc_sb_error_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_hdr_ecc_sb_error_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_hdr_ecc_sb_error_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_hdr_ecc_sb_error_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_packets_accepted_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_packets_accepted_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_packets_accepted_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_packets_accepted_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_packets_dropped_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_packets_dropped_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_packets_dropped_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_packets_dropped_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/full_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/full_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/full_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/full_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/read_blocked_last_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/read_blocked_last_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/read_blocked_last_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/read_blocked_last_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/read_start_last_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/read_start_last_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/read_start_last_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/read_start_last_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/read_starting_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/read_starting_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/read_starting_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/read_starting_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ren_data_p1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ren_data_p1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ren_data_p1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ren_data_p1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ren_hdr_p1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ren_hdr_p1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ren_hdr_p1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ren_hdr_p1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/trace_in_progress_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/trace_in_progress_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/trace_in_progress_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/trace_in_progress_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/trace_reject_in_progress_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/trace_reject_in_progress_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/trace_reject_in_progress_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/trace_reject_in_progress_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/wen_data_last_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/wen_data_last_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/wen_data_last_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/wen_data_last_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/wen_hdr_last_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/wen_hdr_last_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/wen_hdr_last_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/wen_hdr_last_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_protocol_man_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman} -fecexprrow 396 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_protocol_man_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman} -fecexprrow 396 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_protocol_man_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman} -fecexprrow 578 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_protocol_man_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman} -fecexprrow 578 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_protocol_man_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman} -fecexprrow 580 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_protocol_man_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman} -fecexprrow 580 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_protocol_man_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman} -fecexprrow 660 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_protocol_man_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman} -fecexprrow 660 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_protocol_man_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman} -fecexprrow 660 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_protocol_man_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman} -fecexprrow 660 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_protocol_man_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman} -fecexprrow 678 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_protocol_man_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman} -fecexprrow 678 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_protocol_man_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman} -fecexprrow 678 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_protocol_man_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman} -fecexprrow 678 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_protocol_man_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman} -fecexprrow 696 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_protocol_man_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman} -fecexprrow 696 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_protocol_man_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman} -fecexprrow 696 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_protocol_man_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman} -fecexprrow 696 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_protocol_man_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman} -fecexprrow 709 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_protocol_man_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman} -fecexprrow 709 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 425 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 425 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 426 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 426 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 454 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 454 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 454 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 454 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 455 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 455 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 455 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 455 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 459 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 459 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 459 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 459 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 460 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 460 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 460 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 460 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 464 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 464 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 464 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 464 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 465 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 465 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 465 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 465 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 469 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 469 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 469 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 469 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 470 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 470 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 470 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 470 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 478 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 478 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 483 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 483 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 488 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 488 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 493 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 493 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 577 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 577 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 577 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 577 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 577 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 577 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 577 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 577 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 587 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 587 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 587 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 587 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 587 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 587 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 587 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 587 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 587 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 587 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 587 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 587 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 587 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 587 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 587 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_stt_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt} -fecexprrow 587 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 158 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 158 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 484 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 484 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 484 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 484 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 494 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 494 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 494 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 494 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 504 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 504 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 504 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 504 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 514 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 514 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 514 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 514 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 524 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 524 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 524 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 524 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 534 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 534 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 534 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 534 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 544 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 544 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 544 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 544 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 659 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 659 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 710 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 710 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 743 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 743 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 743 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 743 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 744 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 744 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 744 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 744 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 747 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 747 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 747 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 747 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 748 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 748 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 748 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 748 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 751 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 751 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 751 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 751 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 752 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 752 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 752 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 752 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 755 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 755 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 755 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 755 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 756 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 756 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 756 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 756 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 759 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 759 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 759 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 759 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 760 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 760 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 760 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 760 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 763 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 763 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 763 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 763 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 764 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 764 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 764 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 764 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 767 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 767 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 767 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 767 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 768 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 768 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 768 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_trace_accumulator_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator} -fecexprrow 768 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_unit_a.v
coverage exclude -scope {/tb_top/dut/unit} -fecexprrow 2058 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_unit_a.v
coverage exclude -scope {/tb_top/dut/unit} -fecexprrow 2058 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_unit_a.v
coverage exclude -scope {/tb_top/dut/unit} -fecexprrow 2060 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dve_unit_a.v
coverage exclude -scope {/tb_top/dut/unit} -fecexprrow 2060 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fault_checker_e.v
coverage exclude -scope {/tb_top/dut/u_fault_checker} -fecexprrow 305 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fault_checker_e.v
coverage exclude -scope {/tb_top/dut/u_fault_checker} -fecexprrow 305 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fault_checker_e.v
coverage exclude -scope {/tb_top/dut/u_fault_checker} -fecexprrow 305 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fault_checker_e.v
coverage exclude -scope {/tb_top/dut/u_fault_checker} -fecexprrow 305 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fault_checker_e.v
coverage exclude -scope {/tb_top/dut/u_fault_checker} -fecexprrow 305 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fault_checker_e.v
coverage exclude -scope {/tb_top/dut/u_fault_checker} -fecexprrow 305 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fault_checker_e.v
coverage exclude -scope {/tb_top/dut/u_fault_checker} -fecexprrow 305 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fault_checker_e.v
coverage exclude -scope {/tb_top/dut/u_fault_checker} -fecexprrow 305 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fault_checker_e.v
coverage exclude -scope {/tb_top/dut/u_fault_checker} -fecexprrow 305 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fault_checker_e.v
coverage exclude -scope {/tb_top/dut/u_fault_checker} -fecexprrow 305 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fault_checker_e.v
coverage exclude -scope {/tb_top/dut/u_fault_checker} -fecexprrow 440 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fault_checker_e.v
coverage exclude -scope {/tb_top/dut/u_fault_checker} -fecexprrow 440 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fault_checker_e.v
coverage exclude -scope {/tb_top/dut/u_fault_checker} -fecexprrow 440 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fault_checker_e.v
coverage exclude -scope {/tb_top/dut/u_fault_checker} -fecexprrow 440 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fault_checker_e.v
coverage exclude -scope {/tb_top/dut/u_fault_checker} -fecexprrow 440 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fault_checker_e.v
coverage exclude -scope {/tb_top/dut/u_fault_checker} -fecexprrow 440 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fault_checker_e.v
coverage exclude -scope {/tb_top/dut/u_fault_checker} -fecexprrow 440 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fault_checker_e.v
coverage exclude -scope {/tb_top/dut/u_fault_checker} -fecexprrow 440 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fault_checker_e.v
coverage exclude -scope {/tb_top/dut/u_fault_checker} -fecexprrow 440 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fault_checker_e.v
coverage exclude -scope {/tb_top/dut/u_fault_checker} -fecexprrow 440 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fault_checker_e.v
coverage exclude -scope {/tb_top/dut/u_fault_checker} -fecexprrow 440 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fault_checker_e.v
coverage exclude -scope {/tb_top/dut/u_fault_checker} -fecexprrow 440 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fault_checker_e.v
coverage exclude -scope {/tb_top/dut/u_fault_checker} -fecexprrow 440 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fault_checker_e.v
coverage exclude -scope {/tb_top/dut/u_fault_checker} -fecexprrow 440 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 67 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 67 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 67 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 67 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 73 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 73 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 75 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 75 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 75 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 75 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 110 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 110 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 110 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 110 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 117 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 117 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 117 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 117 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_cy.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/skidbuf/strreq_fifo} -fecexprrow 92 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_cy.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/skidbuf/strreq_fifo} -fecexprrow 92 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_cz.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/skidbuf/dtwrsp_fifo} -fecexprrow 84 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_cz.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/skidbuf/dtwrsp_fifo} -fecexprrow 84 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_dz.v
coverage exclude -scope {/tb_top/dut/unit/u_sys_evt_coh_concerto/u_sys_evt_coh_wrapper/u_sys_coh_receiver/sysreq_fifo} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_dz.v
coverage exclude -scope {/tb_top/dut/unit/u_sys_evt_coh_concerto/u_sys_evt_coh_wrapper/u_sys_coh_receiver/sysreq_fifo} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 41 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 41 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 42 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 42 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 45 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 45 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 54 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 54 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 55 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 55 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 55 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 55 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 57 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 57 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 58 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 58 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 58 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 58 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 59 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 59 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 59 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 59 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 60 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 60 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 63 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 63 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 66 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 66 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 66 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 66 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 67 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 67 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 67 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 67 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 68 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 68 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 68 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 68 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 75 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 75 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 88 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 88 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 93 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 93 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 94 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 94 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 95 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 95 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 95 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 95 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 96 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 96 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 96 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 96 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 97 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 97 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 99 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 99 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 99 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 99 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 116 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 116 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 116 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 116 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 117 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 117 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 118 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 118 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 118 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 118 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 128 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 128 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 129 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ad.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_prot_interface/u_parit_tree_0} -fecexprrow 129 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 20 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 20 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 25 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 25 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 25 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 25 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 26 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 26 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 26 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 26 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 27 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 27 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 27 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 27 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 28 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 28 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 28 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 28 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 29 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 29 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 29 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 29 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 30 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 30 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 30 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 30 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 31 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 31 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 33 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 33 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 33 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 33 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 34 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 34 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 42 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 42 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 42 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 42 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 43 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 43 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 43 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 43 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 45 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 45 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 46 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 46 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 48 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 48 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 49 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 49 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 50 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 50 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 56 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 56 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 57 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 57 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 58 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 58 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 58 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 58 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 59 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 59 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 59 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 59 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 66 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 66 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 67 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 67 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 67 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 67 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_prot_interface/u_parit_tree_0} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_dbg_rsp_prot_interface/u_parit_tree_0} -fecexprrow 14 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_dbg_rsp_prot_interface/u_parit_tree_0} -fecexprrow 14 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_dbg_rsp_prot_interface/u_parit_tree_0} -fecexprrow 22 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_dbg_rsp_prot_interface/u_parit_tree_0} -fecexprrow 22 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_dbg_rsp_prot_interface/u_parit_tree_0} -fecexprrow 22 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_dbg_rsp_prot_interface/u_parit_tree_0} -fecexprrow 22 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_dbg_rsp_prot_interface/u_parit_tree_0} -fecexprrow 49 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_dbg_rsp_prot_interface/u_parit_tree_0} -fecexprrow 49 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 20 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 20 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 22 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 22 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 22 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 22 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 29 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 29 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 29 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 29 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 30 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 30 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 30 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 30 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 37 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 37 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 37 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 37 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 43 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 43 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 49 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_ai.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_prot_interface/u_parit_tree_0} -fecexprrow 49 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt21_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt21_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt21_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt21_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt22_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt22_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt23_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt23_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_bv.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 44 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 44 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 46 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 46 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 52 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 52 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 52 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 52 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 54 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 54 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 54 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 54 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 56 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 56 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 58 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 58 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 58 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 58 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 60 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 60 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 66 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 66 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 68 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 68 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 68 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 68 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 70 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 70 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 70 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 70 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 72 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 72 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 83 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 83 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 83 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 83 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 85 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 85 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 87 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 87 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 87 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 87 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 91 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 91 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 91 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 91 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 93 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 93 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 100 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 100 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 102 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 102 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 104 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 104 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 44 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 44 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 46 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 46 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 52 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 52 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 52 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 52 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 54 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 54 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 54 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 54 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 56 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 56 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 58 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 58 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 58 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 58 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 60 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 60 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 66 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 66 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 68 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 68 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 68 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 68 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 70 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 70 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 70 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 70 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 72 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 72 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 83 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 83 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 83 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 83 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 85 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 85 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 87 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 87 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 87 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 87 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 91 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 91 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 91 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 91 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 93 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 93 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 100 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 100 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 102 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 102 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 104 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 104 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 44 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 44 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 46 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 46 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 52 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 52 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 52 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 52 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 54 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 54 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 54 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 54 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 56 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 56 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 58 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 58 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 58 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 58 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 60 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 60 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 66 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 66 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 68 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 68 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 68 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 68 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 70 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 70 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 70 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 70 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 72 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 72 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 83 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 83 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 83 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 83 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 85 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 85 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 87 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 87 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 87 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 87 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 91 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 91 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 91 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 91 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 93 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 93 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 100 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 100 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 102 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 102 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 104 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 104 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 44 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 44 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 46 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 46 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 52 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 52 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 52 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 52 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 54 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 54 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 54 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 54 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 56 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 56 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 58 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 58 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 58 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 58 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 60 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 60 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 66 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 66 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 68 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 68 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 68 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 68 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 70 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 70 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 70 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 70 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 72 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 72 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 83 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 83 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 83 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 83 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 85 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 85 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 87 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 87 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 87 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 87 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 91 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 91 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 91 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 91 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 93 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 93 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 100 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 100 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 102 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 102 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 104 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 104 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 44 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 44 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 46 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 46 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 52 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 52 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 52 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 52 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 54 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 54 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 54 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 54 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 56 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 56 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 58 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 58 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 58 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 58 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 60 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 60 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 66 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 66 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 68 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 68 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 68 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 68 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 70 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 70 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 70 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 70 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 72 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 72 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 83 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 83 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 83 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 83 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 85 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 85 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 87 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 87 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 87 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 87 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 91 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 91 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 91 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 91 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 93 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 93 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 100 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 100 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 102 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 102 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 104 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 104 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 44 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 44 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 46 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 46 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 52 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 52 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 52 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 52 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 54 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 54 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 54 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 54 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 56 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 56 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 58 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 58 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 58 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 58 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 60 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 60 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 66 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 66 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 68 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 68 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 68 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 68 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 70 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 70 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 70 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 70 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 72 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 72 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 83 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 83 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 83 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 83 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 85 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 85 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 87 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 87 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 87 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 87 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 91 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 91 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 91 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 91 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 93 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 93 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 100 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 100 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 102 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 102 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 104 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 104 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 44 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 44 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 46 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 46 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 52 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 52 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 52 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 52 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 54 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 54 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 54 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 54 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 56 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 56 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 58 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 58 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 58 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 58 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 60 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 60 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 66 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 66 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 68 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 68 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 68 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 68 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 70 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 70 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 70 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 70 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 72 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 72 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 83 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 83 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 83 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 83 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 85 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 85 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 87 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 87 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 87 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 87 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 91 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 91 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 91 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 91 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 93 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 93 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 100 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 100 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 102 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 102 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 104 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 104 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 44 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 44 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 46 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 46 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 52 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 52 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 52 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 52 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 54 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 54 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 54 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 54 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 56 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 56 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 58 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 58 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 58 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 58 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 60 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 60 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 66 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 66 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 68 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 68 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 68 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 68 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 70 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 70 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 70 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 70 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 72 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 72 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 83 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 83 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 83 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 83 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 85 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 85 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 85 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 85 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 87 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 87 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 87 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 87 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 91 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 91 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 91 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 91 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 93 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 93 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 100 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 100 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 102 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 102 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 104 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 104 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_bus_cd.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 20 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 20 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 22 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 22 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 22 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 22 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 38 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 38 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 38 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 38 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 39 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 39 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 39 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 39 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 40 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 40 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 40 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 40 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 51 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 51 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 52 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 52 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 52 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 52 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 60 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_0} -fecexprrow 60 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 20 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 20 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 22 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 22 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 22 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 22 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 38 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 38 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 38 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 38 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 39 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 39 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 39 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 39 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 40 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 40 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 40 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 40 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 51 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 51 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 52 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 52 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 52 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 52 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 60 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_1} -fecexprrow 60 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 20 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 20 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 22 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 22 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 22 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 22 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 38 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 38 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 38 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 38 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 39 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 39 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 39 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 39 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 40 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 40 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 40 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 40 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 51 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 51 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 52 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 52 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 52 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 52 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 60 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_2} -fecexprrow 60 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 20 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 20 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 22 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 22 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 22 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 22 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 39 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 39 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 39 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 39 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 40 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 40 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 40 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 40 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 41 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 41 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 52 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 52 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 52 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 52 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 53 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 53 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 60 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gf.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_3} -fecexprrow 60 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 14 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 14 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 14 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 14 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 20 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 20 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 34 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 34 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 35 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 35 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 35 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 35 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 36 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 36 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 36 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 36 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 37 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 37 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 37 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 37 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 46 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 46 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 54 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 54 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 54 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 54 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_4} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 14 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 14 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 14 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 14 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 20 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 20 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 22 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 22 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 22 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 22 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 34 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 34 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 35 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 35 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 35 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 35 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 36 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 36 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 36 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 36 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 37 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 37 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 37 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 37 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 38 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 38 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 38 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 38 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 46 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 46 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 54 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 54 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 54 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 54 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gg.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_5} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gh.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_6} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gh.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_6} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gh.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_6} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gh.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_6} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gh.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_6} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gh.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_6} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gh.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_6} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gh.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_6} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gh.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_6} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gh.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_6} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gh.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_6} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gh.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_6} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gh.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_6} -fecexprrow 20 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gh.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_6} -fecexprrow 20 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gh.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_6} -fecexprrow 27 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gh.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_6} -fecexprrow 27 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gh.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_6} -fecexprrow 27 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gh.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_6} -fecexprrow 27 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gh.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_6} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gh.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_6} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gh.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_6} -fecexprrow 34 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gh.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_6} -fecexprrow 34 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gh.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_6} -fecexprrow 39 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_gh.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_6} -fecexprrow 39 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/cmp_rsp_prot_interface/u_parit_tree_0} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/cmp_rsp_prot_interface/u_parit_tree_0} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/cmp_rsp_prot_interface/u_parit_tree_0} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/cmp_rsp_prot_interface/u_parit_tree_0} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/cmp_rsp_prot_interface/u_parit_tree_0} -fecexprrow 20 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/cmp_rsp_prot_interface/u_parit_tree_0} -fecexprrow 20 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/cmp_rsp_prot_interface/u_parit_tree_0} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/cmp_rsp_prot_interface/u_parit_tree_0} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/cmp_rsp_prot_interface/u_parit_tree_0} -fecexprrow 29 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/cmp_rsp_prot_interface/u_parit_tree_0} -fecexprrow 29 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/sys_rsp_tx_prot_interface/u_parit_tree_0} -fecexprrow 14 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/sys_rsp_tx_prot_interface/u_parit_tree_0} -fecexprrow 14 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/sys_rsp_tx_prot_interface/u_parit_tree_0} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/sys_rsp_tx_prot_interface/u_parit_tree_0} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/sys_rsp_tx_prot_interface/u_parit_tree_0} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/sys_rsp_tx_prot_interface/u_parit_tree_0} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/sys_rsp_tx_prot_interface/u_parit_tree_0} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/sys_rsp_tx_prot_interface/u_parit_tree_0} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/sys_rsp_tx_prot_interface/u_parit_tree_0} -fecexprrow 20 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/sys_rsp_tx_prot_interface/u_parit_tree_0} -fecexprrow 20 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/sys_rsp_tx_prot_interface/u_parit_tree_0} -fecexprrow 28 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/sys_rsp_tx_prot_interface/u_parit_tree_0} -fecexprrow 28 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/sys_rsp_tx_prot_interface/u_parit_tree_0} -fecexprrow 29 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_o.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/sys_rsp_tx_prot_interface/u_parit_tree_0} -fecexprrow 29 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 18 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 18 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 20 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 20 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 22 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 22 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 22 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 22 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 39 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 39 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 39 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 39 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 40 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 40 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 40 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 40 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 41 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 41 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 42 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 42 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 52 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 52 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 53 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 53 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 53 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 53 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_r.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ecc_hdr_enc/u_xor_tree_ecc_7} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_u.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_u.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_u.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_u.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_u.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_u.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_u.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 34 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_u.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_tx0_prot_interface/u_parit_tree_0} -fecexprrow 34 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_u.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_u.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_u.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/logic_tree_u.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_tx1_prot_interface/u_parit_tree_0} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/multiport_fifo_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/cmp_issue_fifo} -fecexprrow 106 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/multiport_fifo_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/cmp_issue_fifo} -fecexprrow 106 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 64 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 64 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 106 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 106 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 106 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 106 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 106 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 106 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 106 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 106 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 106 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 106 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 113 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 113 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 115 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 115 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 115 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 115 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 115 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 115 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 115 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 115 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 115 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 115 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/thermo_fast_l.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_flm/u_allocate0/u_thermo} -fecexprrow 39 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/thermo_fast_l.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_flm/u_allocate0/u_thermo} -fecexprrow 39 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/thermo_fast_l.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_flm/u_allocate1/u_thermo} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/thermo_fast_l.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_flm/u_allocate1/u_thermo} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/thermo_fast_l.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_flm/u_allocate1/u_thermo} -fecexprrow 34 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/thermo_fast_l.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_flm/u_allocate1/u_thermo} -fecexprrow 34 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/thermo_fast_l.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_flm/u_allocate1/u_thermo} -fecexprrow 39 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/thermo_fast_l.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_flm/u_allocate1/u_thermo} -fecexprrow 39 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/thermo_fast_l.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_flm/u_allocate1/u_thermo} -fecexprrow 42 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/thermo_fast_l.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_flm/u_allocate1/u_thermo} -fecexprrow 42 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/thermo_fast_l.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_flm/u_allocate1/u_thermo} -fecexprrow 42 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/thermo_fast_l.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_flm/u_allocate1/u_thermo} -fecexprrow 42 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/thermo_fast_l.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_flm/u_allocate1/u_thermo} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/thermo_fast_l.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_flm/u_allocate1/u_thermo} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -linerange 1107 -item b 3 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -linerange 1140 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -linerange 1141 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -linerange 1142 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -linerange 1298 -item b 3 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -linerange 1889 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/apb_csr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr} -linerange 1890 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/bist_next_ack_q_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/bist_next_ack_reg_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/bist_next_reg_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/bist_state_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_0_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_0_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_1_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_1_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_2_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_2_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_3_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_3_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_4_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_4_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_5_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_5_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_6_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_6_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_7_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/check_7_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_0_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_0_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_1_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_1_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_2_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_2_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_3_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_3_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_4_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_4_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_5_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_5_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_6_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_6_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_7_cerr_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/func_7_fault_in_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/u_bist_next_sync/synch0_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_fault_checker/u_bist_next_sync/synch1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_rx2_u_pkt_valid_R/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo/mem0_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo/mem1_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo/rd_ptr_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo/wr_ptr_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/IRQ_c_q_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/IRQ_uc_q_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/csr_snoop_enables_update_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_DVETASCR/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe/u_apb_penable/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe/u_apb_pready/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe/u_apb_psel/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe/u_apb_pslverr/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe/u_apb_pwrite/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_apb_csr/u_apb_pipe/u_mask/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/DVEMCNTCR_LocalCountEnable_out_prev_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/DVEMCNTCR_MasterCountEnable_out_prev_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins0_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins1_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins2_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins3_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins4_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins5_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins6_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins7_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt0_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt10_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt11_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt12_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt13_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt14_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt15_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt16_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt17_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt18_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt19_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt1_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt20_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt21_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt22_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt23_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt24_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt25_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt26_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt27_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt28_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt29_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt2_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt30_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt31_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt3_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt4_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt5_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt6_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt7_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt8_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt9_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount0_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount1_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount2_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount3_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount0_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount1_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount2_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount3_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_0_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_1_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_2_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_3_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/credits_counter0_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/credits_counter1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/credits_counter2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/dve_pmon_active_stt_entries_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/dvm_dbg_dtwreq_aiuid_last_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/dvm_dbg_dtwreq_data_last_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/dvm_dbg_dtwreq_last_last_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/dvm_dbg_dtwreq_ready_last_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/dvm_dbg_dtwreq_valid_last_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/skidbuf/dtwreq_first_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/state_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt0_snpreq_counter_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt0_snprsp_cmstatus_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt0_snprsp_counter_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt1_snpreq_counter_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt1_snprsp_cmstatus_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt1_snprsp_counter_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt2_snpreq_counter_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt2_snprsp_cmstatus_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt2_snprsp_counter_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt3_snpreq_counter_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt3_snprsp_cmstatus_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt/stt3_snprsp_counter_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/stt_init_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/buffer_clear_in_progress_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/caddr_data_p1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/caddr_hdr_p1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dtwreq_first_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_busy_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_data_ecc_addr_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_data_ecc_db_error_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_data_ecc_sb_error_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_hdr_ecc_addr_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_hdr_ecc_db_error_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_hdr_ecc_sb_error_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_packets_accepted_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/dve_trace_packets_dropped_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/frc_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/full_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/occupied_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/read_blocked_last_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/read_sm_last_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/read_start_last_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/read_starting_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ren_data_p1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/ren_hdr_p1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/trace_in_progress_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/trace_reject_in_progress_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/waddr_data_last_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/waddr_hdr_last_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/wdata_data_last_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/wdata_hdr_last_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/wen_data_last_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_trace_accumulator/wen_hdr_last_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_sys_evt_coh_concerto/u_sys_evt_coh_wrapper/u_sys_coh_receiver/snoop_enables_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/unit/u_sys_evt_coh_concerto/u_sys_evt_coh_wrapper/u_sys_coh_receiver/state_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_tx0_rr_arb/u_arb__park_point} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_tx0_rr_arb/u_req_mask} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_tx1_rr_arb/u_arb__park_point} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_tx1_rr_arb/u_req_mask} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/unit/u_csr/u_csr_DvmSnoopDisable} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/skidbuf/u_rbid_flm/u_free_vector_n} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/u_dve_flm/u_free_vector_n} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_ae.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/sys_rsp_tx_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_rx0_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_tx0_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_al.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_dbg_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_al.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_rx1_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_al.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_tx1_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_ao.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_rx2_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_ar.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/sys_req_rx_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -linerange 87 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -linerange 98 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -linerange 132 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_rsp_fifo/fifo} -linerange 139 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_bb.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/cmd_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_bd.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_bi.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/cmp_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_bi.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/nc_cmd_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_bj.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_dbg_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_bj.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_bk.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/str_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_cu.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/snp_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_cv.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/smi_rx2_dp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_cw.v
coverage exclude -scope {/tb_top/dut/unit/dve_concerto_mux/dtw_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_cx.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/skidbuf/cmdrsp_fifo} -linerange 188 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_cy.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/skidbuf/strreq_fifo} -linerange 188 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_cz.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/skidbuf/dtwrsp_fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_da.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/skidbuf/dtwrsp_dbg_fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_dz.v
coverage exclude -scope {/tb_top/dut/unit/u_sys_evt_coh_concerto/u_sys_evt_coh_wrapper/u_sys_coh_receiver/sysreq_fifo} -linerange 147 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/fifo_ea.v
coverage exclude -scope {/tb_top/dut/unit/u_sys_evt_coh_concerto/u_sys_evt_coh_wrapper/u_sys_coh_receiver/sysrsp_fifo} -linerange 147 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/multiport_fifo_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/cmp_issue_fifo} -linerange 348 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/multiport_fifo_a.v
coverage exclude -scope {/tb_top/dut/unit/u_protman/cmp_issue_fifo} -linerange 395 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_b.v
coverage exclude -scope {/tb_top/dut/unit/clk_divider/u_ncore_pmon_tmr} -linerange 103 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/robertp/010522_cov_dve/hw-ncr/regression/2023_01_05_1410/debug/dve/hw_config_resiliency_parity/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -linerange 99 -item b 1 -reason "EU"
