
Blinky.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08040000  08040000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003940  08040200  08040200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08043b40  08043b40  00013b40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08043c10  08043c10  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08043c10  08043c10  00013c10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08043c18  08043c18  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08043c18  08043c18  00013c18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08043c1c  08043c1c  00013c1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08043c20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  20000070  08043c90  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000130  08043c90  00020130  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000097a2  00000000  00000000  0002009e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018bb  00000000  00000000  00029840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000778  00000000  00000000  0002b100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006e0  00000000  00000000  0002b878  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000277c6  00000000  00000000  0002bf58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008818  00000000  00000000  0005371e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1d68  00000000  00000000  0005bf36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014dc9e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000024e0  00000000  00000000  0014dcf4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08040200 <__do_global_dtors_aux>:
 8040200:	b510      	push	{r4, lr}
 8040202:	4c05      	ldr	r4, [pc, #20]	; (8040218 <__do_global_dtors_aux+0x18>)
 8040204:	7823      	ldrb	r3, [r4, #0]
 8040206:	b933      	cbnz	r3, 8040216 <__do_global_dtors_aux+0x16>
 8040208:	4b04      	ldr	r3, [pc, #16]	; (804021c <__do_global_dtors_aux+0x1c>)
 804020a:	b113      	cbz	r3, 8040212 <__do_global_dtors_aux+0x12>
 804020c:	4804      	ldr	r0, [pc, #16]	; (8040220 <__do_global_dtors_aux+0x20>)
 804020e:	f3af 8000 	nop.w
 8040212:	2301      	movs	r3, #1
 8040214:	7023      	strb	r3, [r4, #0]
 8040216:	bd10      	pop	{r4, pc}
 8040218:	20000070 	.word	0x20000070
 804021c:	00000000 	.word	0x00000000
 8040220:	08043b28 	.word	0x08043b28

08040224 <frame_dummy>:
 8040224:	b508      	push	{r3, lr}
 8040226:	4b03      	ldr	r3, [pc, #12]	; (8040234 <frame_dummy+0x10>)
 8040228:	b11b      	cbz	r3, 8040232 <frame_dummy+0xe>
 804022a:	4903      	ldr	r1, [pc, #12]	; (8040238 <frame_dummy+0x14>)
 804022c:	4803      	ldr	r0, [pc, #12]	; (804023c <frame_dummy+0x18>)
 804022e:	f3af 8000 	nop.w
 8040232:	bd08      	pop	{r3, pc}
 8040234:	00000000 	.word	0x00000000
 8040238:	20000074 	.word	0x20000074
 804023c:	08043b28 	.word	0x08043b28

08040240 <memchr>:
 8040240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8040244:	2a10      	cmp	r2, #16
 8040246:	db2b      	blt.n	80402a0 <memchr+0x60>
 8040248:	f010 0f07 	tst.w	r0, #7
 804024c:	d008      	beq.n	8040260 <memchr+0x20>
 804024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8040252:	3a01      	subs	r2, #1
 8040254:	428b      	cmp	r3, r1
 8040256:	d02d      	beq.n	80402b4 <memchr+0x74>
 8040258:	f010 0f07 	tst.w	r0, #7
 804025c:	b342      	cbz	r2, 80402b0 <memchr+0x70>
 804025e:	d1f6      	bne.n	804024e <memchr+0xe>
 8040260:	b4f0      	push	{r4, r5, r6, r7}
 8040262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8040266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 804026a:	f022 0407 	bic.w	r4, r2, #7
 804026e:	f07f 0700 	mvns.w	r7, #0
 8040272:	2300      	movs	r3, #0
 8040274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8040278:	3c08      	subs	r4, #8
 804027a:	ea85 0501 	eor.w	r5, r5, r1
 804027e:	ea86 0601 	eor.w	r6, r6, r1
 8040282:	fa85 f547 	uadd8	r5, r5, r7
 8040286:	faa3 f587 	sel	r5, r3, r7
 804028a:	fa86 f647 	uadd8	r6, r6, r7
 804028e:	faa5 f687 	sel	r6, r5, r7
 8040292:	b98e      	cbnz	r6, 80402b8 <memchr+0x78>
 8040294:	d1ee      	bne.n	8040274 <memchr+0x34>
 8040296:	bcf0      	pop	{r4, r5, r6, r7}
 8040298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 804029c:	f002 0207 	and.w	r2, r2, #7
 80402a0:	b132      	cbz	r2, 80402b0 <memchr+0x70>
 80402a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80402a6:	3a01      	subs	r2, #1
 80402a8:	ea83 0301 	eor.w	r3, r3, r1
 80402ac:	b113      	cbz	r3, 80402b4 <memchr+0x74>
 80402ae:	d1f8      	bne.n	80402a2 <memchr+0x62>
 80402b0:	2000      	movs	r0, #0
 80402b2:	4770      	bx	lr
 80402b4:	3801      	subs	r0, #1
 80402b6:	4770      	bx	lr
 80402b8:	2d00      	cmp	r5, #0
 80402ba:	bf06      	itte	eq
 80402bc:	4635      	moveq	r5, r6
 80402be:	3803      	subeq	r0, #3
 80402c0:	3807      	subne	r0, #7
 80402c2:	f015 0f01 	tst.w	r5, #1
 80402c6:	d107      	bne.n	80402d8 <memchr+0x98>
 80402c8:	3001      	adds	r0, #1
 80402ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80402ce:	bf02      	ittt	eq
 80402d0:	3001      	addeq	r0, #1
 80402d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80402d6:	3001      	addeq	r0, #1
 80402d8:	bcf0      	pop	{r4, r5, r6, r7}
 80402da:	3801      	subs	r0, #1
 80402dc:	4770      	bx	lr
 80402de:	bf00      	nop

080402e0 <__aeabi_uldivmod>:
 80402e0:	b953      	cbnz	r3, 80402f8 <__aeabi_uldivmod+0x18>
 80402e2:	b94a      	cbnz	r2, 80402f8 <__aeabi_uldivmod+0x18>
 80402e4:	2900      	cmp	r1, #0
 80402e6:	bf08      	it	eq
 80402e8:	2800      	cmpeq	r0, #0
 80402ea:	bf1c      	itt	ne
 80402ec:	f04f 31ff 	movne.w	r1, #4294967295
 80402f0:	f04f 30ff 	movne.w	r0, #4294967295
 80402f4:	f000 b96e 	b.w	80405d4 <__aeabi_idiv0>
 80402f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80402fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8040300:	f000 f806 	bl	8040310 <__udivmoddi4>
 8040304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8040308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 804030c:	b004      	add	sp, #16
 804030e:	4770      	bx	lr

08040310 <__udivmoddi4>:
 8040310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8040314:	9d08      	ldr	r5, [sp, #32]
 8040316:	4604      	mov	r4, r0
 8040318:	468c      	mov	ip, r1
 804031a:	2b00      	cmp	r3, #0
 804031c:	f040 8083 	bne.w	8040426 <__udivmoddi4+0x116>
 8040320:	428a      	cmp	r2, r1
 8040322:	4617      	mov	r7, r2
 8040324:	d947      	bls.n	80403b6 <__udivmoddi4+0xa6>
 8040326:	fab2 f282 	clz	r2, r2
 804032a:	b142      	cbz	r2, 804033e <__udivmoddi4+0x2e>
 804032c:	f1c2 0020 	rsb	r0, r2, #32
 8040330:	fa24 f000 	lsr.w	r0, r4, r0
 8040334:	4091      	lsls	r1, r2
 8040336:	4097      	lsls	r7, r2
 8040338:	ea40 0c01 	orr.w	ip, r0, r1
 804033c:	4094      	lsls	r4, r2
 804033e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8040342:	0c23      	lsrs	r3, r4, #16
 8040344:	fbbc f6f8 	udiv	r6, ip, r8
 8040348:	fa1f fe87 	uxth.w	lr, r7
 804034c:	fb08 c116 	mls	r1, r8, r6, ip
 8040350:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8040354:	fb06 f10e 	mul.w	r1, r6, lr
 8040358:	4299      	cmp	r1, r3
 804035a:	d909      	bls.n	8040370 <__udivmoddi4+0x60>
 804035c:	18fb      	adds	r3, r7, r3
 804035e:	f106 30ff 	add.w	r0, r6, #4294967295
 8040362:	f080 8119 	bcs.w	8040598 <__udivmoddi4+0x288>
 8040366:	4299      	cmp	r1, r3
 8040368:	f240 8116 	bls.w	8040598 <__udivmoddi4+0x288>
 804036c:	3e02      	subs	r6, #2
 804036e:	443b      	add	r3, r7
 8040370:	1a5b      	subs	r3, r3, r1
 8040372:	b2a4      	uxth	r4, r4
 8040374:	fbb3 f0f8 	udiv	r0, r3, r8
 8040378:	fb08 3310 	mls	r3, r8, r0, r3
 804037c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8040380:	fb00 fe0e 	mul.w	lr, r0, lr
 8040384:	45a6      	cmp	lr, r4
 8040386:	d909      	bls.n	804039c <__udivmoddi4+0x8c>
 8040388:	193c      	adds	r4, r7, r4
 804038a:	f100 33ff 	add.w	r3, r0, #4294967295
 804038e:	f080 8105 	bcs.w	804059c <__udivmoddi4+0x28c>
 8040392:	45a6      	cmp	lr, r4
 8040394:	f240 8102 	bls.w	804059c <__udivmoddi4+0x28c>
 8040398:	3802      	subs	r0, #2
 804039a:	443c      	add	r4, r7
 804039c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80403a0:	eba4 040e 	sub.w	r4, r4, lr
 80403a4:	2600      	movs	r6, #0
 80403a6:	b11d      	cbz	r5, 80403b0 <__udivmoddi4+0xa0>
 80403a8:	40d4      	lsrs	r4, r2
 80403aa:	2300      	movs	r3, #0
 80403ac:	e9c5 4300 	strd	r4, r3, [r5]
 80403b0:	4631      	mov	r1, r6
 80403b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80403b6:	b902      	cbnz	r2, 80403ba <__udivmoddi4+0xaa>
 80403b8:	deff      	udf	#255	; 0xff
 80403ba:	fab2 f282 	clz	r2, r2
 80403be:	2a00      	cmp	r2, #0
 80403c0:	d150      	bne.n	8040464 <__udivmoddi4+0x154>
 80403c2:	1bcb      	subs	r3, r1, r7
 80403c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80403c8:	fa1f f887 	uxth.w	r8, r7
 80403cc:	2601      	movs	r6, #1
 80403ce:	fbb3 fcfe 	udiv	ip, r3, lr
 80403d2:	0c21      	lsrs	r1, r4, #16
 80403d4:	fb0e 331c 	mls	r3, lr, ip, r3
 80403d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80403dc:	fb08 f30c 	mul.w	r3, r8, ip
 80403e0:	428b      	cmp	r3, r1
 80403e2:	d907      	bls.n	80403f4 <__udivmoddi4+0xe4>
 80403e4:	1879      	adds	r1, r7, r1
 80403e6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80403ea:	d202      	bcs.n	80403f2 <__udivmoddi4+0xe2>
 80403ec:	428b      	cmp	r3, r1
 80403ee:	f200 80e9 	bhi.w	80405c4 <__udivmoddi4+0x2b4>
 80403f2:	4684      	mov	ip, r0
 80403f4:	1ac9      	subs	r1, r1, r3
 80403f6:	b2a3      	uxth	r3, r4
 80403f8:	fbb1 f0fe 	udiv	r0, r1, lr
 80403fc:	fb0e 1110 	mls	r1, lr, r0, r1
 8040400:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8040404:	fb08 f800 	mul.w	r8, r8, r0
 8040408:	45a0      	cmp	r8, r4
 804040a:	d907      	bls.n	804041c <__udivmoddi4+0x10c>
 804040c:	193c      	adds	r4, r7, r4
 804040e:	f100 33ff 	add.w	r3, r0, #4294967295
 8040412:	d202      	bcs.n	804041a <__udivmoddi4+0x10a>
 8040414:	45a0      	cmp	r8, r4
 8040416:	f200 80d9 	bhi.w	80405cc <__udivmoddi4+0x2bc>
 804041a:	4618      	mov	r0, r3
 804041c:	eba4 0408 	sub.w	r4, r4, r8
 8040420:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8040424:	e7bf      	b.n	80403a6 <__udivmoddi4+0x96>
 8040426:	428b      	cmp	r3, r1
 8040428:	d909      	bls.n	804043e <__udivmoddi4+0x12e>
 804042a:	2d00      	cmp	r5, #0
 804042c:	f000 80b1 	beq.w	8040592 <__udivmoddi4+0x282>
 8040430:	2600      	movs	r6, #0
 8040432:	e9c5 0100 	strd	r0, r1, [r5]
 8040436:	4630      	mov	r0, r6
 8040438:	4631      	mov	r1, r6
 804043a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 804043e:	fab3 f683 	clz	r6, r3
 8040442:	2e00      	cmp	r6, #0
 8040444:	d14a      	bne.n	80404dc <__udivmoddi4+0x1cc>
 8040446:	428b      	cmp	r3, r1
 8040448:	d302      	bcc.n	8040450 <__udivmoddi4+0x140>
 804044a:	4282      	cmp	r2, r0
 804044c:	f200 80b8 	bhi.w	80405c0 <__udivmoddi4+0x2b0>
 8040450:	1a84      	subs	r4, r0, r2
 8040452:	eb61 0103 	sbc.w	r1, r1, r3
 8040456:	2001      	movs	r0, #1
 8040458:	468c      	mov	ip, r1
 804045a:	2d00      	cmp	r5, #0
 804045c:	d0a8      	beq.n	80403b0 <__udivmoddi4+0xa0>
 804045e:	e9c5 4c00 	strd	r4, ip, [r5]
 8040462:	e7a5      	b.n	80403b0 <__udivmoddi4+0xa0>
 8040464:	f1c2 0320 	rsb	r3, r2, #32
 8040468:	fa20 f603 	lsr.w	r6, r0, r3
 804046c:	4097      	lsls	r7, r2
 804046e:	fa01 f002 	lsl.w	r0, r1, r2
 8040472:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8040476:	40d9      	lsrs	r1, r3
 8040478:	4330      	orrs	r0, r6
 804047a:	0c03      	lsrs	r3, r0, #16
 804047c:	fbb1 f6fe 	udiv	r6, r1, lr
 8040480:	fa1f f887 	uxth.w	r8, r7
 8040484:	fb0e 1116 	mls	r1, lr, r6, r1
 8040488:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 804048c:	fb06 f108 	mul.w	r1, r6, r8
 8040490:	4299      	cmp	r1, r3
 8040492:	fa04 f402 	lsl.w	r4, r4, r2
 8040496:	d909      	bls.n	80404ac <__udivmoddi4+0x19c>
 8040498:	18fb      	adds	r3, r7, r3
 804049a:	f106 3cff 	add.w	ip, r6, #4294967295
 804049e:	f080 808d 	bcs.w	80405bc <__udivmoddi4+0x2ac>
 80404a2:	4299      	cmp	r1, r3
 80404a4:	f240 808a 	bls.w	80405bc <__udivmoddi4+0x2ac>
 80404a8:	3e02      	subs	r6, #2
 80404aa:	443b      	add	r3, r7
 80404ac:	1a5b      	subs	r3, r3, r1
 80404ae:	b281      	uxth	r1, r0
 80404b0:	fbb3 f0fe 	udiv	r0, r3, lr
 80404b4:	fb0e 3310 	mls	r3, lr, r0, r3
 80404b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80404bc:	fb00 f308 	mul.w	r3, r0, r8
 80404c0:	428b      	cmp	r3, r1
 80404c2:	d907      	bls.n	80404d4 <__udivmoddi4+0x1c4>
 80404c4:	1879      	adds	r1, r7, r1
 80404c6:	f100 3cff 	add.w	ip, r0, #4294967295
 80404ca:	d273      	bcs.n	80405b4 <__udivmoddi4+0x2a4>
 80404cc:	428b      	cmp	r3, r1
 80404ce:	d971      	bls.n	80405b4 <__udivmoddi4+0x2a4>
 80404d0:	3802      	subs	r0, #2
 80404d2:	4439      	add	r1, r7
 80404d4:	1acb      	subs	r3, r1, r3
 80404d6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80404da:	e778      	b.n	80403ce <__udivmoddi4+0xbe>
 80404dc:	f1c6 0c20 	rsb	ip, r6, #32
 80404e0:	fa03 f406 	lsl.w	r4, r3, r6
 80404e4:	fa22 f30c 	lsr.w	r3, r2, ip
 80404e8:	431c      	orrs	r4, r3
 80404ea:	fa20 f70c 	lsr.w	r7, r0, ip
 80404ee:	fa01 f306 	lsl.w	r3, r1, r6
 80404f2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80404f6:	fa21 f10c 	lsr.w	r1, r1, ip
 80404fa:	431f      	orrs	r7, r3
 80404fc:	0c3b      	lsrs	r3, r7, #16
 80404fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8040502:	fa1f f884 	uxth.w	r8, r4
 8040506:	fb0e 1119 	mls	r1, lr, r9, r1
 804050a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 804050e:	fb09 fa08 	mul.w	sl, r9, r8
 8040512:	458a      	cmp	sl, r1
 8040514:	fa02 f206 	lsl.w	r2, r2, r6
 8040518:	fa00 f306 	lsl.w	r3, r0, r6
 804051c:	d908      	bls.n	8040530 <__udivmoddi4+0x220>
 804051e:	1861      	adds	r1, r4, r1
 8040520:	f109 30ff 	add.w	r0, r9, #4294967295
 8040524:	d248      	bcs.n	80405b8 <__udivmoddi4+0x2a8>
 8040526:	458a      	cmp	sl, r1
 8040528:	d946      	bls.n	80405b8 <__udivmoddi4+0x2a8>
 804052a:	f1a9 0902 	sub.w	r9, r9, #2
 804052e:	4421      	add	r1, r4
 8040530:	eba1 010a 	sub.w	r1, r1, sl
 8040534:	b2bf      	uxth	r7, r7
 8040536:	fbb1 f0fe 	udiv	r0, r1, lr
 804053a:	fb0e 1110 	mls	r1, lr, r0, r1
 804053e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8040542:	fb00 f808 	mul.w	r8, r0, r8
 8040546:	45b8      	cmp	r8, r7
 8040548:	d907      	bls.n	804055a <__udivmoddi4+0x24a>
 804054a:	19e7      	adds	r7, r4, r7
 804054c:	f100 31ff 	add.w	r1, r0, #4294967295
 8040550:	d22e      	bcs.n	80405b0 <__udivmoddi4+0x2a0>
 8040552:	45b8      	cmp	r8, r7
 8040554:	d92c      	bls.n	80405b0 <__udivmoddi4+0x2a0>
 8040556:	3802      	subs	r0, #2
 8040558:	4427      	add	r7, r4
 804055a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 804055e:	eba7 0708 	sub.w	r7, r7, r8
 8040562:	fba0 8902 	umull	r8, r9, r0, r2
 8040566:	454f      	cmp	r7, r9
 8040568:	46c6      	mov	lr, r8
 804056a:	4649      	mov	r1, r9
 804056c:	d31a      	bcc.n	80405a4 <__udivmoddi4+0x294>
 804056e:	d017      	beq.n	80405a0 <__udivmoddi4+0x290>
 8040570:	b15d      	cbz	r5, 804058a <__udivmoddi4+0x27a>
 8040572:	ebb3 020e 	subs.w	r2, r3, lr
 8040576:	eb67 0701 	sbc.w	r7, r7, r1
 804057a:	fa07 fc0c 	lsl.w	ip, r7, ip
 804057e:	40f2      	lsrs	r2, r6
 8040580:	ea4c 0202 	orr.w	r2, ip, r2
 8040584:	40f7      	lsrs	r7, r6
 8040586:	e9c5 2700 	strd	r2, r7, [r5]
 804058a:	2600      	movs	r6, #0
 804058c:	4631      	mov	r1, r6
 804058e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8040592:	462e      	mov	r6, r5
 8040594:	4628      	mov	r0, r5
 8040596:	e70b      	b.n	80403b0 <__udivmoddi4+0xa0>
 8040598:	4606      	mov	r6, r0
 804059a:	e6e9      	b.n	8040370 <__udivmoddi4+0x60>
 804059c:	4618      	mov	r0, r3
 804059e:	e6fd      	b.n	804039c <__udivmoddi4+0x8c>
 80405a0:	4543      	cmp	r3, r8
 80405a2:	d2e5      	bcs.n	8040570 <__udivmoddi4+0x260>
 80405a4:	ebb8 0e02 	subs.w	lr, r8, r2
 80405a8:	eb69 0104 	sbc.w	r1, r9, r4
 80405ac:	3801      	subs	r0, #1
 80405ae:	e7df      	b.n	8040570 <__udivmoddi4+0x260>
 80405b0:	4608      	mov	r0, r1
 80405b2:	e7d2      	b.n	804055a <__udivmoddi4+0x24a>
 80405b4:	4660      	mov	r0, ip
 80405b6:	e78d      	b.n	80404d4 <__udivmoddi4+0x1c4>
 80405b8:	4681      	mov	r9, r0
 80405ba:	e7b9      	b.n	8040530 <__udivmoddi4+0x220>
 80405bc:	4666      	mov	r6, ip
 80405be:	e775      	b.n	80404ac <__udivmoddi4+0x19c>
 80405c0:	4630      	mov	r0, r6
 80405c2:	e74a      	b.n	804045a <__udivmoddi4+0x14a>
 80405c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80405c8:	4439      	add	r1, r7
 80405ca:	e713      	b.n	80403f4 <__udivmoddi4+0xe4>
 80405cc:	3802      	subs	r0, #2
 80405ce:	443c      	add	r4, r7
 80405d0:	e724      	b.n	804041c <__udivmoddi4+0x10c>
 80405d2:	bf00      	nop

080405d4 <__aeabi_idiv0>:
 80405d4:	4770      	bx	lr
 80405d6:	bf00      	nop

080405d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80405d8:	b580      	push	{r7, lr}
 80405da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80405dc:	f000 fa97 	bl	8040b0e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80405e0:	f000 f820 	bl	8040624 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80405e4:	f000 f8c8 	bl	8040778 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80405e8:	f000 f896 	bl	8040718 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("Starting Application(%d.%d)\r\n", APP_Version[0], APP_Version[1] );
 80405ec:	2300      	movs	r3, #0
 80405ee:	2203      	movs	r2, #3
 80405f0:	4619      	mov	r1, r3
 80405f2:	480a      	ldr	r0, [pc, #40]	; (804061c <main+0x44>)
 80405f4:	f002 fb42 	bl	8042c7c <iprintf>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    HAL_GPIO_WritePin( GPIOB, GPIO_PIN_7, GPIO_PIN_SET );
 80405f8:	2201      	movs	r2, #1
 80405fa:	2180      	movs	r1, #128	; 0x80
 80405fc:	4808      	ldr	r0, [pc, #32]	; (8040620 <main+0x48>)
 80405fe:	f000 fd99 	bl	8041134 <HAL_GPIO_WritePin>
    HAL_Delay(200);    //5 Sec delay
 8040602:	20c8      	movs	r0, #200	; 0xc8
 8040604:	f000 fae0 	bl	8040bc8 <HAL_Delay>
    HAL_GPIO_WritePin( GPIOB, GPIO_PIN_7, GPIO_PIN_RESET );
 8040608:	2200      	movs	r2, #0
 804060a:	2180      	movs	r1, #128	; 0x80
 804060c:	4804      	ldr	r0, [pc, #16]	; (8040620 <main+0x48>)
 804060e:	f000 fd91 	bl	8041134 <HAL_GPIO_WritePin>
    HAL_Delay(200);	//5 Sec delay
 8040612:	20c8      	movs	r0, #200	; 0xc8
 8040614:	f000 fad8 	bl	8040bc8 <HAL_Delay>
    HAL_GPIO_WritePin( GPIOB, GPIO_PIN_7, GPIO_PIN_SET );
 8040618:	e7ee      	b.n	80405f8 <main+0x20>
 804061a:	bf00      	nop
 804061c:	08043b40 	.word	0x08043b40
 8040620:	40020400 	.word	0x40020400

08040624 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8040624:	b580      	push	{r7, lr}
 8040626:	b0b8      	sub	sp, #224	; 0xe0
 8040628:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 804062a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 804062e:	2234      	movs	r2, #52	; 0x34
 8040630:	2100      	movs	r1, #0
 8040632:	4618      	mov	r0, r3
 8040634:	f002 fb1a 	bl	8042c6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8040638:	f107 0398 	add.w	r3, r7, #152	; 0x98
 804063c:	2200      	movs	r2, #0
 804063e:	601a      	str	r2, [r3, #0]
 8040640:	605a      	str	r2, [r3, #4]
 8040642:	609a      	str	r2, [r3, #8]
 8040644:	60da      	str	r2, [r3, #12]
 8040646:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8040648:	f107 0308 	add.w	r3, r7, #8
 804064c:	2290      	movs	r2, #144	; 0x90
 804064e:	2100      	movs	r1, #0
 8040650:	4618      	mov	r0, r3
 8040652:	f002 fb0b 	bl	8042c6c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8040656:	4b2e      	ldr	r3, [pc, #184]	; (8040710 <SystemClock_Config+0xec>)
 8040658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804065a:	4a2d      	ldr	r2, [pc, #180]	; (8040710 <SystemClock_Config+0xec>)
 804065c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8040660:	6413      	str	r3, [r2, #64]	; 0x40
 8040662:	4b2b      	ldr	r3, [pc, #172]	; (8040710 <SystemClock_Config+0xec>)
 8040664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8040666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 804066a:	607b      	str	r3, [r7, #4]
 804066c:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 804066e:	4b29      	ldr	r3, [pc, #164]	; (8040714 <SystemClock_Config+0xf0>)
 8040670:	681b      	ldr	r3, [r3, #0]
 8040672:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8040676:	4a27      	ldr	r2, [pc, #156]	; (8040714 <SystemClock_Config+0xf0>)
 8040678:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 804067c:	6013      	str	r3, [r2, #0]
 804067e:	4b25      	ldr	r3, [pc, #148]	; (8040714 <SystemClock_Config+0xf0>)
 8040680:	681b      	ldr	r3, [r3, #0]
 8040682:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8040686:	603b      	str	r3, [r7, #0]
 8040688:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 804068a:	2302      	movs	r3, #2
 804068c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8040690:	2301      	movs	r3, #1
 8040692:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8040696:	2310      	movs	r3, #16
 8040698:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 804069c:	2300      	movs	r3, #0
 804069e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80406a2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80406a6:	4618      	mov	r0, r3
 80406a8:	f000 fd5e 	bl	8041168 <HAL_RCC_OscConfig>
 80406ac:	4603      	mov	r3, r0
 80406ae:	2b00      	cmp	r3, #0
 80406b0:	d001      	beq.n	80406b6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80406b2:	f000 f8b1 	bl	8040818 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80406b6:	230f      	movs	r3, #15
 80406b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80406bc:	2300      	movs	r3, #0
 80406be:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80406c2:	2300      	movs	r3, #0
 80406c4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80406c8:	2300      	movs	r3, #0
 80406ca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80406ce:	2300      	movs	r3, #0
 80406d0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80406d4:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80406d8:	2100      	movs	r1, #0
 80406da:	4618      	mov	r0, r3
 80406dc:	f000 fff2 	bl	80416c4 <HAL_RCC_ClockConfig>
 80406e0:	4603      	mov	r3, r0
 80406e2:	2b00      	cmp	r3, #0
 80406e4:	d001      	beq.n	80406ea <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80406e6:	f000 f897 	bl	8040818 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80406ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80406ee:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80406f0:	2300      	movs	r3, #0
 80406f2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80406f4:	f107 0308 	add.w	r3, r7, #8
 80406f8:	4618      	mov	r0, r3
 80406fa:	f001 f9b9 	bl	8041a70 <HAL_RCCEx_PeriphCLKConfig>
 80406fe:	4603      	mov	r3, r0
 8040700:	2b00      	cmp	r3, #0
 8040702:	d001      	beq.n	8040708 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8040704:	f000 f888 	bl	8040818 <Error_Handler>
  }
}
 8040708:	bf00      	nop
 804070a:	37e0      	adds	r7, #224	; 0xe0
 804070c:	46bd      	mov	sp, r7
 804070e:	bd80      	pop	{r7, pc}
 8040710:	40023800 	.word	0x40023800
 8040714:	40007000 	.word	0x40007000

08040718 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8040718:	b580      	push	{r7, lr}
 804071a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 804071c:	4b14      	ldr	r3, [pc, #80]	; (8040770 <MX_USART3_UART_Init+0x58>)
 804071e:	4a15      	ldr	r2, [pc, #84]	; (8040774 <MX_USART3_UART_Init+0x5c>)
 8040720:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8040722:	4b13      	ldr	r3, [pc, #76]	; (8040770 <MX_USART3_UART_Init+0x58>)
 8040724:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8040728:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 804072a:	4b11      	ldr	r3, [pc, #68]	; (8040770 <MX_USART3_UART_Init+0x58>)
 804072c:	2200      	movs	r2, #0
 804072e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8040730:	4b0f      	ldr	r3, [pc, #60]	; (8040770 <MX_USART3_UART_Init+0x58>)
 8040732:	2200      	movs	r2, #0
 8040734:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8040736:	4b0e      	ldr	r3, [pc, #56]	; (8040770 <MX_USART3_UART_Init+0x58>)
 8040738:	2200      	movs	r2, #0
 804073a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 804073c:	4b0c      	ldr	r3, [pc, #48]	; (8040770 <MX_USART3_UART_Init+0x58>)
 804073e:	220c      	movs	r2, #12
 8040740:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8040742:	4b0b      	ldr	r3, [pc, #44]	; (8040770 <MX_USART3_UART_Init+0x58>)
 8040744:	2200      	movs	r2, #0
 8040746:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8040748:	4b09      	ldr	r3, [pc, #36]	; (8040770 <MX_USART3_UART_Init+0x58>)
 804074a:	2200      	movs	r2, #0
 804074c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 804074e:	4b08      	ldr	r3, [pc, #32]	; (8040770 <MX_USART3_UART_Init+0x58>)
 8040750:	2200      	movs	r2, #0
 8040752:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8040754:	4b06      	ldr	r3, [pc, #24]	; (8040770 <MX_USART3_UART_Init+0x58>)
 8040756:	2200      	movs	r2, #0
 8040758:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 804075a:	4805      	ldr	r0, [pc, #20]	; (8040770 <MX_USART3_UART_Init+0x58>)
 804075c:	f001 fdb0 	bl	80422c0 <HAL_UART_Init>
 8040760:	4603      	mov	r3, r0
 8040762:	2b00      	cmp	r3, #0
 8040764:	d001      	beq.n	804076a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8040766:	f000 f857 	bl	8040818 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 804076a:	bf00      	nop
 804076c:	bd80      	pop	{r7, pc}
 804076e:	bf00      	nop
 8040770:	20000098 	.word	0x20000098
 8040774:	40004800 	.word	0x40004800

08040778 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8040778:	b580      	push	{r7, lr}
 804077a:	b088      	sub	sp, #32
 804077c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 804077e:	f107 030c 	add.w	r3, r7, #12
 8040782:	2200      	movs	r2, #0
 8040784:	601a      	str	r2, [r3, #0]
 8040786:	605a      	str	r2, [r3, #4]
 8040788:	609a      	str	r2, [r3, #8]
 804078a:	60da      	str	r2, [r3, #12]
 804078c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 804078e:	4b17      	ldr	r3, [pc, #92]	; (80407ec <MX_GPIO_Init+0x74>)
 8040790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040792:	4a16      	ldr	r2, [pc, #88]	; (80407ec <MX_GPIO_Init+0x74>)
 8040794:	f043 0308 	orr.w	r3, r3, #8
 8040798:	6313      	str	r3, [r2, #48]	; 0x30
 804079a:	4b14      	ldr	r3, [pc, #80]	; (80407ec <MX_GPIO_Init+0x74>)
 804079c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804079e:	f003 0308 	and.w	r3, r3, #8
 80407a2:	60bb      	str	r3, [r7, #8]
 80407a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80407a6:	4b11      	ldr	r3, [pc, #68]	; (80407ec <MX_GPIO_Init+0x74>)
 80407a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80407aa:	4a10      	ldr	r2, [pc, #64]	; (80407ec <MX_GPIO_Init+0x74>)
 80407ac:	f043 0302 	orr.w	r3, r3, #2
 80407b0:	6313      	str	r3, [r2, #48]	; 0x30
 80407b2:	4b0e      	ldr	r3, [pc, #56]	; (80407ec <MX_GPIO_Init+0x74>)
 80407b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80407b6:	f003 0302 	and.w	r3, r3, #2
 80407ba:	607b      	str	r3, [r7, #4]
 80407bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80407be:	2200      	movs	r2, #0
 80407c0:	2180      	movs	r1, #128	; 0x80
 80407c2:	480b      	ldr	r0, [pc, #44]	; (80407f0 <MX_GPIO_Init+0x78>)
 80407c4:	f000 fcb6 	bl	8041134 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80407c8:	2380      	movs	r3, #128	; 0x80
 80407ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80407cc:	2301      	movs	r3, #1
 80407ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80407d0:	2300      	movs	r3, #0
 80407d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80407d4:	2300      	movs	r3, #0
 80407d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80407d8:	f107 030c 	add.w	r3, r7, #12
 80407dc:	4619      	mov	r1, r3
 80407de:	4804      	ldr	r0, [pc, #16]	; (80407f0 <MX_GPIO_Init+0x78>)
 80407e0:	f000 fafc 	bl	8040ddc <HAL_GPIO_Init>

}
 80407e4:	bf00      	nop
 80407e6:	3720      	adds	r7, #32
 80407e8:	46bd      	mov	sp, r7
 80407ea:	bd80      	pop	{r7, pc}
 80407ec:	40023800 	.word	0x40023800
 80407f0:	40020400 	.word	0x40020400

080407f4 <__io_putchar>:
     set to 'Yes') calls __io_putchar() */
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 80407f4:	b580      	push	{r7, lr}
 80407f6:	b082      	sub	sp, #8
 80407f8:	af00      	add	r7, sp, #0
 80407fa:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the UART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80407fc:	1d39      	adds	r1, r7, #4
 80407fe:	f04f 33ff 	mov.w	r3, #4294967295
 8040802:	2201      	movs	r2, #1
 8040804:	4803      	ldr	r0, [pc, #12]	; (8040814 <__io_putchar+0x20>)
 8040806:	f001 fda9 	bl	804235c <HAL_UART_Transmit>

  return ch;
 804080a:	687b      	ldr	r3, [r7, #4]
}
 804080c:	4618      	mov	r0, r3
 804080e:	3708      	adds	r7, #8
 8040810:	46bd      	mov	sp, r7
 8040812:	bd80      	pop	{r7, pc}
 8040814:	20000098 	.word	0x20000098

08040818 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8040818:	b480      	push	{r7}
 804081a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 804081c:	b672      	cpsid	i
}
 804081e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8040820:	e7fe      	b.n	8040820 <Error_Handler+0x8>
	...

08040824 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8040824:	b480      	push	{r7}
 8040826:	b083      	sub	sp, #12
 8040828:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 804082a:	4b0f      	ldr	r3, [pc, #60]	; (8040868 <HAL_MspInit+0x44>)
 804082c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804082e:	4a0e      	ldr	r2, [pc, #56]	; (8040868 <HAL_MspInit+0x44>)
 8040830:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8040834:	6413      	str	r3, [r2, #64]	; 0x40
 8040836:	4b0c      	ldr	r3, [pc, #48]	; (8040868 <HAL_MspInit+0x44>)
 8040838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804083a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 804083e:	607b      	str	r3, [r7, #4]
 8040840:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8040842:	4b09      	ldr	r3, [pc, #36]	; (8040868 <HAL_MspInit+0x44>)
 8040844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8040846:	4a08      	ldr	r2, [pc, #32]	; (8040868 <HAL_MspInit+0x44>)
 8040848:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 804084c:	6453      	str	r3, [r2, #68]	; 0x44
 804084e:	4b06      	ldr	r3, [pc, #24]	; (8040868 <HAL_MspInit+0x44>)
 8040850:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8040852:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8040856:	603b      	str	r3, [r7, #0]
 8040858:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 804085a:	bf00      	nop
 804085c:	370c      	adds	r7, #12
 804085e:	46bd      	mov	sp, r7
 8040860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040864:	4770      	bx	lr
 8040866:	bf00      	nop
 8040868:	40023800 	.word	0x40023800

0804086c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 804086c:	b580      	push	{r7, lr}
 804086e:	b08a      	sub	sp, #40	; 0x28
 8040870:	af00      	add	r7, sp, #0
 8040872:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8040874:	f107 0314 	add.w	r3, r7, #20
 8040878:	2200      	movs	r2, #0
 804087a:	601a      	str	r2, [r3, #0]
 804087c:	605a      	str	r2, [r3, #4]
 804087e:	609a      	str	r2, [r3, #8]
 8040880:	60da      	str	r2, [r3, #12]
 8040882:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8040884:	687b      	ldr	r3, [r7, #4]
 8040886:	681b      	ldr	r3, [r3, #0]
 8040888:	4a17      	ldr	r2, [pc, #92]	; (80408e8 <HAL_UART_MspInit+0x7c>)
 804088a:	4293      	cmp	r3, r2
 804088c:	d128      	bne.n	80408e0 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 804088e:	4b17      	ldr	r3, [pc, #92]	; (80408ec <HAL_UART_MspInit+0x80>)
 8040890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8040892:	4a16      	ldr	r2, [pc, #88]	; (80408ec <HAL_UART_MspInit+0x80>)
 8040894:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8040898:	6413      	str	r3, [r2, #64]	; 0x40
 804089a:	4b14      	ldr	r3, [pc, #80]	; (80408ec <HAL_UART_MspInit+0x80>)
 804089c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804089e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80408a2:	613b      	str	r3, [r7, #16]
 80408a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80408a6:	4b11      	ldr	r3, [pc, #68]	; (80408ec <HAL_UART_MspInit+0x80>)
 80408a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80408aa:	4a10      	ldr	r2, [pc, #64]	; (80408ec <HAL_UART_MspInit+0x80>)
 80408ac:	f043 0308 	orr.w	r3, r3, #8
 80408b0:	6313      	str	r3, [r2, #48]	; 0x30
 80408b2:	4b0e      	ldr	r3, [pc, #56]	; (80408ec <HAL_UART_MspInit+0x80>)
 80408b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80408b6:	f003 0308 	and.w	r3, r3, #8
 80408ba:	60fb      	str	r3, [r7, #12]
 80408bc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80408be:	f44f 7340 	mov.w	r3, #768	; 0x300
 80408c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80408c4:	2302      	movs	r3, #2
 80408c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80408c8:	2300      	movs	r3, #0
 80408ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80408cc:	2303      	movs	r3, #3
 80408ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80408d0:	2307      	movs	r3, #7
 80408d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80408d4:	f107 0314 	add.w	r3, r7, #20
 80408d8:	4619      	mov	r1, r3
 80408da:	4805      	ldr	r0, [pc, #20]	; (80408f0 <HAL_UART_MspInit+0x84>)
 80408dc:	f000 fa7e 	bl	8040ddc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80408e0:	bf00      	nop
 80408e2:	3728      	adds	r7, #40	; 0x28
 80408e4:	46bd      	mov	sp, r7
 80408e6:	bd80      	pop	{r7, pc}
 80408e8:	40004800 	.word	0x40004800
 80408ec:	40023800 	.word	0x40023800
 80408f0:	40020c00 	.word	0x40020c00

080408f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80408f4:	b480      	push	{r7}
 80408f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80408f8:	e7fe      	b.n	80408f8 <NMI_Handler+0x4>

080408fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80408fa:	b480      	push	{r7}
 80408fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80408fe:	e7fe      	b.n	80408fe <HardFault_Handler+0x4>

08040900 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8040900:	b480      	push	{r7}
 8040902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8040904:	e7fe      	b.n	8040904 <MemManage_Handler+0x4>

08040906 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8040906:	b480      	push	{r7}
 8040908:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 804090a:	e7fe      	b.n	804090a <BusFault_Handler+0x4>

0804090c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 804090c:	b480      	push	{r7}
 804090e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8040910:	e7fe      	b.n	8040910 <UsageFault_Handler+0x4>

08040912 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8040912:	b480      	push	{r7}
 8040914:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8040916:	bf00      	nop
 8040918:	46bd      	mov	sp, r7
 804091a:	f85d 7b04 	ldr.w	r7, [sp], #4
 804091e:	4770      	bx	lr

08040920 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8040920:	b480      	push	{r7}
 8040922:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8040924:	bf00      	nop
 8040926:	46bd      	mov	sp, r7
 8040928:	f85d 7b04 	ldr.w	r7, [sp], #4
 804092c:	4770      	bx	lr

0804092e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 804092e:	b480      	push	{r7}
 8040930:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8040932:	bf00      	nop
 8040934:	46bd      	mov	sp, r7
 8040936:	f85d 7b04 	ldr.w	r7, [sp], #4
 804093a:	4770      	bx	lr

0804093c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 804093c:	b580      	push	{r7, lr}
 804093e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8040940:	f000 f922 	bl	8040b88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8040944:	bf00      	nop
 8040946:	bd80      	pop	{r7, pc}

08040948 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8040948:	b580      	push	{r7, lr}
 804094a:	b086      	sub	sp, #24
 804094c:	af00      	add	r7, sp, #0
 804094e:	60f8      	str	r0, [r7, #12]
 8040950:	60b9      	str	r1, [r7, #8]
 8040952:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8040954:	2300      	movs	r3, #0
 8040956:	617b      	str	r3, [r7, #20]
 8040958:	e00a      	b.n	8040970 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 804095a:	f3af 8000 	nop.w
 804095e:	4601      	mov	r1, r0
 8040960:	68bb      	ldr	r3, [r7, #8]
 8040962:	1c5a      	adds	r2, r3, #1
 8040964:	60ba      	str	r2, [r7, #8]
 8040966:	b2ca      	uxtb	r2, r1
 8040968:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 804096a:	697b      	ldr	r3, [r7, #20]
 804096c:	3301      	adds	r3, #1
 804096e:	617b      	str	r3, [r7, #20]
 8040970:	697a      	ldr	r2, [r7, #20]
 8040972:	687b      	ldr	r3, [r7, #4]
 8040974:	429a      	cmp	r2, r3
 8040976:	dbf0      	blt.n	804095a <_read+0x12>
	}

return len;
 8040978:	687b      	ldr	r3, [r7, #4]
}
 804097a:	4618      	mov	r0, r3
 804097c:	3718      	adds	r7, #24
 804097e:	46bd      	mov	sp, r7
 8040980:	bd80      	pop	{r7, pc}

08040982 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8040982:	b580      	push	{r7, lr}
 8040984:	b086      	sub	sp, #24
 8040986:	af00      	add	r7, sp, #0
 8040988:	60f8      	str	r0, [r7, #12]
 804098a:	60b9      	str	r1, [r7, #8]
 804098c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 804098e:	2300      	movs	r3, #0
 8040990:	617b      	str	r3, [r7, #20]
 8040992:	e009      	b.n	80409a8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8040994:	68bb      	ldr	r3, [r7, #8]
 8040996:	1c5a      	adds	r2, r3, #1
 8040998:	60ba      	str	r2, [r7, #8]
 804099a:	781b      	ldrb	r3, [r3, #0]
 804099c:	4618      	mov	r0, r3
 804099e:	f7ff ff29 	bl	80407f4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80409a2:	697b      	ldr	r3, [r7, #20]
 80409a4:	3301      	adds	r3, #1
 80409a6:	617b      	str	r3, [r7, #20]
 80409a8:	697a      	ldr	r2, [r7, #20]
 80409aa:	687b      	ldr	r3, [r7, #4]
 80409ac:	429a      	cmp	r2, r3
 80409ae:	dbf1      	blt.n	8040994 <_write+0x12>
	}
	return len;
 80409b0:	687b      	ldr	r3, [r7, #4]
}
 80409b2:	4618      	mov	r0, r3
 80409b4:	3718      	adds	r7, #24
 80409b6:	46bd      	mov	sp, r7
 80409b8:	bd80      	pop	{r7, pc}

080409ba <_close>:

int _close(int file)
{
 80409ba:	b480      	push	{r7}
 80409bc:	b083      	sub	sp, #12
 80409be:	af00      	add	r7, sp, #0
 80409c0:	6078      	str	r0, [r7, #4]
	return -1;
 80409c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80409c6:	4618      	mov	r0, r3
 80409c8:	370c      	adds	r7, #12
 80409ca:	46bd      	mov	sp, r7
 80409cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80409d0:	4770      	bx	lr

080409d2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80409d2:	b480      	push	{r7}
 80409d4:	b083      	sub	sp, #12
 80409d6:	af00      	add	r7, sp, #0
 80409d8:	6078      	str	r0, [r7, #4]
 80409da:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80409dc:	683b      	ldr	r3, [r7, #0]
 80409de:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80409e2:	605a      	str	r2, [r3, #4]
	return 0;
 80409e4:	2300      	movs	r3, #0
}
 80409e6:	4618      	mov	r0, r3
 80409e8:	370c      	adds	r7, #12
 80409ea:	46bd      	mov	sp, r7
 80409ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80409f0:	4770      	bx	lr

080409f2 <_isatty>:

int _isatty(int file)
{
 80409f2:	b480      	push	{r7}
 80409f4:	b083      	sub	sp, #12
 80409f6:	af00      	add	r7, sp, #0
 80409f8:	6078      	str	r0, [r7, #4]
	return 1;
 80409fa:	2301      	movs	r3, #1
}
 80409fc:	4618      	mov	r0, r3
 80409fe:	370c      	adds	r7, #12
 8040a00:	46bd      	mov	sp, r7
 8040a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040a06:	4770      	bx	lr

08040a08 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8040a08:	b480      	push	{r7}
 8040a0a:	b085      	sub	sp, #20
 8040a0c:	af00      	add	r7, sp, #0
 8040a0e:	60f8      	str	r0, [r7, #12]
 8040a10:	60b9      	str	r1, [r7, #8]
 8040a12:	607a      	str	r2, [r7, #4]
	return 0;
 8040a14:	2300      	movs	r3, #0
}
 8040a16:	4618      	mov	r0, r3
 8040a18:	3714      	adds	r7, #20
 8040a1a:	46bd      	mov	sp, r7
 8040a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040a20:	4770      	bx	lr
	...

08040a24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8040a24:	b580      	push	{r7, lr}
 8040a26:	b086      	sub	sp, #24
 8040a28:	af00      	add	r7, sp, #0
 8040a2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8040a2c:	4a14      	ldr	r2, [pc, #80]	; (8040a80 <_sbrk+0x5c>)
 8040a2e:	4b15      	ldr	r3, [pc, #84]	; (8040a84 <_sbrk+0x60>)
 8040a30:	1ad3      	subs	r3, r2, r3
 8040a32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8040a34:	697b      	ldr	r3, [r7, #20]
 8040a36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8040a38:	4b13      	ldr	r3, [pc, #76]	; (8040a88 <_sbrk+0x64>)
 8040a3a:	681b      	ldr	r3, [r3, #0]
 8040a3c:	2b00      	cmp	r3, #0
 8040a3e:	d102      	bne.n	8040a46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8040a40:	4b11      	ldr	r3, [pc, #68]	; (8040a88 <_sbrk+0x64>)
 8040a42:	4a12      	ldr	r2, [pc, #72]	; (8040a8c <_sbrk+0x68>)
 8040a44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8040a46:	4b10      	ldr	r3, [pc, #64]	; (8040a88 <_sbrk+0x64>)
 8040a48:	681a      	ldr	r2, [r3, #0]
 8040a4a:	687b      	ldr	r3, [r7, #4]
 8040a4c:	4413      	add	r3, r2
 8040a4e:	693a      	ldr	r2, [r7, #16]
 8040a50:	429a      	cmp	r2, r3
 8040a52:	d207      	bcs.n	8040a64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8040a54:	f002 f8e0 	bl	8042c18 <__errno>
 8040a58:	4603      	mov	r3, r0
 8040a5a:	220c      	movs	r2, #12
 8040a5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8040a5e:	f04f 33ff 	mov.w	r3, #4294967295
 8040a62:	e009      	b.n	8040a78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8040a64:	4b08      	ldr	r3, [pc, #32]	; (8040a88 <_sbrk+0x64>)
 8040a66:	681b      	ldr	r3, [r3, #0]
 8040a68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8040a6a:	4b07      	ldr	r3, [pc, #28]	; (8040a88 <_sbrk+0x64>)
 8040a6c:	681a      	ldr	r2, [r3, #0]
 8040a6e:	687b      	ldr	r3, [r7, #4]
 8040a70:	4413      	add	r3, r2
 8040a72:	4a05      	ldr	r2, [pc, #20]	; (8040a88 <_sbrk+0x64>)
 8040a74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8040a76:	68fb      	ldr	r3, [r7, #12]
}
 8040a78:	4618      	mov	r0, r3
 8040a7a:	3718      	adds	r7, #24
 8040a7c:	46bd      	mov	sp, r7
 8040a7e:	bd80      	pop	{r7, pc}
 8040a80:	20080000 	.word	0x20080000
 8040a84:	00000400 	.word	0x00000400
 8040a88:	2000008c 	.word	0x2000008c
 8040a8c:	20000130 	.word	0x20000130

08040a90 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8040a90:	b480      	push	{r7}
 8040a92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8040a94:	4b07      	ldr	r3, [pc, #28]	; (8040ab4 <SystemInit+0x24>)
 8040a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8040a9a:	4a06      	ldr	r2, [pc, #24]	; (8040ab4 <SystemInit+0x24>)
 8040a9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8040aa0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 8040aa4:	4b03      	ldr	r3, [pc, #12]	; (8040ab4 <SystemInit+0x24>)
 8040aa6:	4a04      	ldr	r2, [pc, #16]	; (8040ab8 <SystemInit+0x28>)
 8040aa8:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 8040aaa:	bf00      	nop
 8040aac:	46bd      	mov	sp, r7
 8040aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040ab2:	4770      	bx	lr
 8040ab4:	e000ed00 	.word	0xe000ed00
 8040ab8:	08040000 	.word	0x08040000

08040abc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8040abc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8040af4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8040ac0:	480d      	ldr	r0, [pc, #52]	; (8040af8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8040ac2:	490e      	ldr	r1, [pc, #56]	; (8040afc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8040ac4:	4a0e      	ldr	r2, [pc, #56]	; (8040b00 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8040ac6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8040ac8:	e002      	b.n	8040ad0 <LoopCopyDataInit>

08040aca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8040aca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8040acc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8040ace:	3304      	adds	r3, #4

08040ad0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8040ad0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8040ad2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8040ad4:	d3f9      	bcc.n	8040aca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8040ad6:	4a0b      	ldr	r2, [pc, #44]	; (8040b04 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8040ad8:	4c0b      	ldr	r4, [pc, #44]	; (8040b08 <LoopFillZerobss+0x26>)
  movs r3, #0
 8040ada:	2300      	movs	r3, #0
  b LoopFillZerobss
 8040adc:	e001      	b.n	8040ae2 <LoopFillZerobss>

08040ade <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8040ade:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8040ae0:	3204      	adds	r2, #4

08040ae2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8040ae2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8040ae4:	d3fb      	bcc.n	8040ade <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8040ae6:	f7ff ffd3 	bl	8040a90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8040aea:	f002 f89b 	bl	8042c24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8040aee:	f7ff fd73 	bl	80405d8 <main>
  bx  lr    
 8040af2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8040af4:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8040af8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8040afc:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8040b00:	08043c20 	.word	0x08043c20
  ldr r2, =_sbss
 8040b04:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8040b08:	20000130 	.word	0x20000130

08040b0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8040b0c:	e7fe      	b.n	8040b0c <ADC_IRQHandler>

08040b0e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8040b0e:	b580      	push	{r7, lr}
 8040b10:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8040b12:	2003      	movs	r0, #3
 8040b14:	f000 f92e 	bl	8040d74 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8040b18:	2000      	movs	r0, #0
 8040b1a:	f000 f805 	bl	8040b28 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8040b1e:	f7ff fe81 	bl	8040824 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8040b22:	2300      	movs	r3, #0
}
 8040b24:	4618      	mov	r0, r3
 8040b26:	bd80      	pop	{r7, pc}

08040b28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8040b28:	b580      	push	{r7, lr}
 8040b2a:	b082      	sub	sp, #8
 8040b2c:	af00      	add	r7, sp, #0
 8040b2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8040b30:	4b12      	ldr	r3, [pc, #72]	; (8040b7c <HAL_InitTick+0x54>)
 8040b32:	681a      	ldr	r2, [r3, #0]
 8040b34:	4b12      	ldr	r3, [pc, #72]	; (8040b80 <HAL_InitTick+0x58>)
 8040b36:	781b      	ldrb	r3, [r3, #0]
 8040b38:	4619      	mov	r1, r3
 8040b3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8040b3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8040b42:	fbb2 f3f3 	udiv	r3, r2, r3
 8040b46:	4618      	mov	r0, r3
 8040b48:	f000 f93b 	bl	8040dc2 <HAL_SYSTICK_Config>
 8040b4c:	4603      	mov	r3, r0
 8040b4e:	2b00      	cmp	r3, #0
 8040b50:	d001      	beq.n	8040b56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8040b52:	2301      	movs	r3, #1
 8040b54:	e00e      	b.n	8040b74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8040b56:	687b      	ldr	r3, [r7, #4]
 8040b58:	2b0f      	cmp	r3, #15
 8040b5a:	d80a      	bhi.n	8040b72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8040b5c:	2200      	movs	r2, #0
 8040b5e:	6879      	ldr	r1, [r7, #4]
 8040b60:	f04f 30ff 	mov.w	r0, #4294967295
 8040b64:	f000 f911 	bl	8040d8a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8040b68:	4a06      	ldr	r2, [pc, #24]	; (8040b84 <HAL_InitTick+0x5c>)
 8040b6a:	687b      	ldr	r3, [r7, #4]
 8040b6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8040b6e:	2300      	movs	r3, #0
 8040b70:	e000      	b.n	8040b74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8040b72:	2301      	movs	r3, #1
}
 8040b74:	4618      	mov	r0, r3
 8040b76:	3708      	adds	r7, #8
 8040b78:	46bd      	mov	sp, r7
 8040b7a:	bd80      	pop	{r7, pc}
 8040b7c:	20000000 	.word	0x20000000
 8040b80:	20000008 	.word	0x20000008
 8040b84:	20000004 	.word	0x20000004

08040b88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8040b88:	b480      	push	{r7}
 8040b8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8040b8c:	4b06      	ldr	r3, [pc, #24]	; (8040ba8 <HAL_IncTick+0x20>)
 8040b8e:	781b      	ldrb	r3, [r3, #0]
 8040b90:	461a      	mov	r2, r3
 8040b92:	4b06      	ldr	r3, [pc, #24]	; (8040bac <HAL_IncTick+0x24>)
 8040b94:	681b      	ldr	r3, [r3, #0]
 8040b96:	4413      	add	r3, r2
 8040b98:	4a04      	ldr	r2, [pc, #16]	; (8040bac <HAL_IncTick+0x24>)
 8040b9a:	6013      	str	r3, [r2, #0]
}
 8040b9c:	bf00      	nop
 8040b9e:	46bd      	mov	sp, r7
 8040ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040ba4:	4770      	bx	lr
 8040ba6:	bf00      	nop
 8040ba8:	20000008 	.word	0x20000008
 8040bac:	2000011c 	.word	0x2000011c

08040bb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8040bb0:	b480      	push	{r7}
 8040bb2:	af00      	add	r7, sp, #0
  return uwTick;
 8040bb4:	4b03      	ldr	r3, [pc, #12]	; (8040bc4 <HAL_GetTick+0x14>)
 8040bb6:	681b      	ldr	r3, [r3, #0]
}
 8040bb8:	4618      	mov	r0, r3
 8040bba:	46bd      	mov	sp, r7
 8040bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040bc0:	4770      	bx	lr
 8040bc2:	bf00      	nop
 8040bc4:	2000011c 	.word	0x2000011c

08040bc8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8040bc8:	b580      	push	{r7, lr}
 8040bca:	b084      	sub	sp, #16
 8040bcc:	af00      	add	r7, sp, #0
 8040bce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8040bd0:	f7ff ffee 	bl	8040bb0 <HAL_GetTick>
 8040bd4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8040bd6:	687b      	ldr	r3, [r7, #4]
 8040bd8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8040bda:	68fb      	ldr	r3, [r7, #12]
 8040bdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8040be0:	d005      	beq.n	8040bee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8040be2:	4b0a      	ldr	r3, [pc, #40]	; (8040c0c <HAL_Delay+0x44>)
 8040be4:	781b      	ldrb	r3, [r3, #0]
 8040be6:	461a      	mov	r2, r3
 8040be8:	68fb      	ldr	r3, [r7, #12]
 8040bea:	4413      	add	r3, r2
 8040bec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8040bee:	bf00      	nop
 8040bf0:	f7ff ffde 	bl	8040bb0 <HAL_GetTick>
 8040bf4:	4602      	mov	r2, r0
 8040bf6:	68bb      	ldr	r3, [r7, #8]
 8040bf8:	1ad3      	subs	r3, r2, r3
 8040bfa:	68fa      	ldr	r2, [r7, #12]
 8040bfc:	429a      	cmp	r2, r3
 8040bfe:	d8f7      	bhi.n	8040bf0 <HAL_Delay+0x28>
  {
  }
}
 8040c00:	bf00      	nop
 8040c02:	bf00      	nop
 8040c04:	3710      	adds	r7, #16
 8040c06:	46bd      	mov	sp, r7
 8040c08:	bd80      	pop	{r7, pc}
 8040c0a:	bf00      	nop
 8040c0c:	20000008 	.word	0x20000008

08040c10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8040c10:	b480      	push	{r7}
 8040c12:	b085      	sub	sp, #20
 8040c14:	af00      	add	r7, sp, #0
 8040c16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8040c18:	687b      	ldr	r3, [r7, #4]
 8040c1a:	f003 0307 	and.w	r3, r3, #7
 8040c1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8040c20:	4b0b      	ldr	r3, [pc, #44]	; (8040c50 <__NVIC_SetPriorityGrouping+0x40>)
 8040c22:	68db      	ldr	r3, [r3, #12]
 8040c24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8040c26:	68ba      	ldr	r2, [r7, #8]
 8040c28:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8040c2c:	4013      	ands	r3, r2
 8040c2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8040c30:	68fb      	ldr	r3, [r7, #12]
 8040c32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8040c34:	68bb      	ldr	r3, [r7, #8]
 8040c36:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8040c38:	4b06      	ldr	r3, [pc, #24]	; (8040c54 <__NVIC_SetPriorityGrouping+0x44>)
 8040c3a:	4313      	orrs	r3, r2
 8040c3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8040c3e:	4a04      	ldr	r2, [pc, #16]	; (8040c50 <__NVIC_SetPriorityGrouping+0x40>)
 8040c40:	68bb      	ldr	r3, [r7, #8]
 8040c42:	60d3      	str	r3, [r2, #12]
}
 8040c44:	bf00      	nop
 8040c46:	3714      	adds	r7, #20
 8040c48:	46bd      	mov	sp, r7
 8040c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040c4e:	4770      	bx	lr
 8040c50:	e000ed00 	.word	0xe000ed00
 8040c54:	05fa0000 	.word	0x05fa0000

08040c58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8040c58:	b480      	push	{r7}
 8040c5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8040c5c:	4b04      	ldr	r3, [pc, #16]	; (8040c70 <__NVIC_GetPriorityGrouping+0x18>)
 8040c5e:	68db      	ldr	r3, [r3, #12]
 8040c60:	0a1b      	lsrs	r3, r3, #8
 8040c62:	f003 0307 	and.w	r3, r3, #7
}
 8040c66:	4618      	mov	r0, r3
 8040c68:	46bd      	mov	sp, r7
 8040c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040c6e:	4770      	bx	lr
 8040c70:	e000ed00 	.word	0xe000ed00

08040c74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8040c74:	b480      	push	{r7}
 8040c76:	b083      	sub	sp, #12
 8040c78:	af00      	add	r7, sp, #0
 8040c7a:	4603      	mov	r3, r0
 8040c7c:	6039      	str	r1, [r7, #0]
 8040c7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8040c80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8040c84:	2b00      	cmp	r3, #0
 8040c86:	db0a      	blt.n	8040c9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8040c88:	683b      	ldr	r3, [r7, #0]
 8040c8a:	b2da      	uxtb	r2, r3
 8040c8c:	490c      	ldr	r1, [pc, #48]	; (8040cc0 <__NVIC_SetPriority+0x4c>)
 8040c8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8040c92:	0112      	lsls	r2, r2, #4
 8040c94:	b2d2      	uxtb	r2, r2
 8040c96:	440b      	add	r3, r1
 8040c98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8040c9c:	e00a      	b.n	8040cb4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8040c9e:	683b      	ldr	r3, [r7, #0]
 8040ca0:	b2da      	uxtb	r2, r3
 8040ca2:	4908      	ldr	r1, [pc, #32]	; (8040cc4 <__NVIC_SetPriority+0x50>)
 8040ca4:	79fb      	ldrb	r3, [r7, #7]
 8040ca6:	f003 030f 	and.w	r3, r3, #15
 8040caa:	3b04      	subs	r3, #4
 8040cac:	0112      	lsls	r2, r2, #4
 8040cae:	b2d2      	uxtb	r2, r2
 8040cb0:	440b      	add	r3, r1
 8040cb2:	761a      	strb	r2, [r3, #24]
}
 8040cb4:	bf00      	nop
 8040cb6:	370c      	adds	r7, #12
 8040cb8:	46bd      	mov	sp, r7
 8040cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040cbe:	4770      	bx	lr
 8040cc0:	e000e100 	.word	0xe000e100
 8040cc4:	e000ed00 	.word	0xe000ed00

08040cc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8040cc8:	b480      	push	{r7}
 8040cca:	b089      	sub	sp, #36	; 0x24
 8040ccc:	af00      	add	r7, sp, #0
 8040cce:	60f8      	str	r0, [r7, #12]
 8040cd0:	60b9      	str	r1, [r7, #8]
 8040cd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8040cd4:	68fb      	ldr	r3, [r7, #12]
 8040cd6:	f003 0307 	and.w	r3, r3, #7
 8040cda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8040cdc:	69fb      	ldr	r3, [r7, #28]
 8040cde:	f1c3 0307 	rsb	r3, r3, #7
 8040ce2:	2b04      	cmp	r3, #4
 8040ce4:	bf28      	it	cs
 8040ce6:	2304      	movcs	r3, #4
 8040ce8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8040cea:	69fb      	ldr	r3, [r7, #28]
 8040cec:	3304      	adds	r3, #4
 8040cee:	2b06      	cmp	r3, #6
 8040cf0:	d902      	bls.n	8040cf8 <NVIC_EncodePriority+0x30>
 8040cf2:	69fb      	ldr	r3, [r7, #28]
 8040cf4:	3b03      	subs	r3, #3
 8040cf6:	e000      	b.n	8040cfa <NVIC_EncodePriority+0x32>
 8040cf8:	2300      	movs	r3, #0
 8040cfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8040cfc:	f04f 32ff 	mov.w	r2, #4294967295
 8040d00:	69bb      	ldr	r3, [r7, #24]
 8040d02:	fa02 f303 	lsl.w	r3, r2, r3
 8040d06:	43da      	mvns	r2, r3
 8040d08:	68bb      	ldr	r3, [r7, #8]
 8040d0a:	401a      	ands	r2, r3
 8040d0c:	697b      	ldr	r3, [r7, #20]
 8040d0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8040d10:	f04f 31ff 	mov.w	r1, #4294967295
 8040d14:	697b      	ldr	r3, [r7, #20]
 8040d16:	fa01 f303 	lsl.w	r3, r1, r3
 8040d1a:	43d9      	mvns	r1, r3
 8040d1c:	687b      	ldr	r3, [r7, #4]
 8040d1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8040d20:	4313      	orrs	r3, r2
         );
}
 8040d22:	4618      	mov	r0, r3
 8040d24:	3724      	adds	r7, #36	; 0x24
 8040d26:	46bd      	mov	sp, r7
 8040d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040d2c:	4770      	bx	lr
	...

08040d30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8040d30:	b580      	push	{r7, lr}
 8040d32:	b082      	sub	sp, #8
 8040d34:	af00      	add	r7, sp, #0
 8040d36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8040d38:	687b      	ldr	r3, [r7, #4]
 8040d3a:	3b01      	subs	r3, #1
 8040d3c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8040d40:	d301      	bcc.n	8040d46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8040d42:	2301      	movs	r3, #1
 8040d44:	e00f      	b.n	8040d66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8040d46:	4a0a      	ldr	r2, [pc, #40]	; (8040d70 <SysTick_Config+0x40>)
 8040d48:	687b      	ldr	r3, [r7, #4]
 8040d4a:	3b01      	subs	r3, #1
 8040d4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8040d4e:	210f      	movs	r1, #15
 8040d50:	f04f 30ff 	mov.w	r0, #4294967295
 8040d54:	f7ff ff8e 	bl	8040c74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8040d58:	4b05      	ldr	r3, [pc, #20]	; (8040d70 <SysTick_Config+0x40>)
 8040d5a:	2200      	movs	r2, #0
 8040d5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8040d5e:	4b04      	ldr	r3, [pc, #16]	; (8040d70 <SysTick_Config+0x40>)
 8040d60:	2207      	movs	r2, #7
 8040d62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8040d64:	2300      	movs	r3, #0
}
 8040d66:	4618      	mov	r0, r3
 8040d68:	3708      	adds	r7, #8
 8040d6a:	46bd      	mov	sp, r7
 8040d6c:	bd80      	pop	{r7, pc}
 8040d6e:	bf00      	nop
 8040d70:	e000e010 	.word	0xe000e010

08040d74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8040d74:	b580      	push	{r7, lr}
 8040d76:	b082      	sub	sp, #8
 8040d78:	af00      	add	r7, sp, #0
 8040d7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8040d7c:	6878      	ldr	r0, [r7, #4]
 8040d7e:	f7ff ff47 	bl	8040c10 <__NVIC_SetPriorityGrouping>
}
 8040d82:	bf00      	nop
 8040d84:	3708      	adds	r7, #8
 8040d86:	46bd      	mov	sp, r7
 8040d88:	bd80      	pop	{r7, pc}

08040d8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8040d8a:	b580      	push	{r7, lr}
 8040d8c:	b086      	sub	sp, #24
 8040d8e:	af00      	add	r7, sp, #0
 8040d90:	4603      	mov	r3, r0
 8040d92:	60b9      	str	r1, [r7, #8]
 8040d94:	607a      	str	r2, [r7, #4]
 8040d96:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8040d98:	2300      	movs	r3, #0
 8040d9a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8040d9c:	f7ff ff5c 	bl	8040c58 <__NVIC_GetPriorityGrouping>
 8040da0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8040da2:	687a      	ldr	r2, [r7, #4]
 8040da4:	68b9      	ldr	r1, [r7, #8]
 8040da6:	6978      	ldr	r0, [r7, #20]
 8040da8:	f7ff ff8e 	bl	8040cc8 <NVIC_EncodePriority>
 8040dac:	4602      	mov	r2, r0
 8040dae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8040db2:	4611      	mov	r1, r2
 8040db4:	4618      	mov	r0, r3
 8040db6:	f7ff ff5d 	bl	8040c74 <__NVIC_SetPriority>
}
 8040dba:	bf00      	nop
 8040dbc:	3718      	adds	r7, #24
 8040dbe:	46bd      	mov	sp, r7
 8040dc0:	bd80      	pop	{r7, pc}

08040dc2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8040dc2:	b580      	push	{r7, lr}
 8040dc4:	b082      	sub	sp, #8
 8040dc6:	af00      	add	r7, sp, #0
 8040dc8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8040dca:	6878      	ldr	r0, [r7, #4]
 8040dcc:	f7ff ffb0 	bl	8040d30 <SysTick_Config>
 8040dd0:	4603      	mov	r3, r0
}
 8040dd2:	4618      	mov	r0, r3
 8040dd4:	3708      	adds	r7, #8
 8040dd6:	46bd      	mov	sp, r7
 8040dd8:	bd80      	pop	{r7, pc}
	...

08040ddc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8040ddc:	b480      	push	{r7}
 8040dde:	b089      	sub	sp, #36	; 0x24
 8040de0:	af00      	add	r7, sp, #0
 8040de2:	6078      	str	r0, [r7, #4]
 8040de4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8040de6:	2300      	movs	r3, #0
 8040de8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8040dea:	2300      	movs	r3, #0
 8040dec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8040dee:	2300      	movs	r3, #0
 8040df0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8040df2:	2300      	movs	r3, #0
 8040df4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8040df6:	2300      	movs	r3, #0
 8040df8:	61fb      	str	r3, [r7, #28]
 8040dfa:	e175      	b.n	80410e8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8040dfc:	2201      	movs	r2, #1
 8040dfe:	69fb      	ldr	r3, [r7, #28]
 8040e00:	fa02 f303 	lsl.w	r3, r2, r3
 8040e04:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8040e06:	683b      	ldr	r3, [r7, #0]
 8040e08:	681b      	ldr	r3, [r3, #0]
 8040e0a:	697a      	ldr	r2, [r7, #20]
 8040e0c:	4013      	ands	r3, r2
 8040e0e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8040e10:	693a      	ldr	r2, [r7, #16]
 8040e12:	697b      	ldr	r3, [r7, #20]
 8040e14:	429a      	cmp	r2, r3
 8040e16:	f040 8164 	bne.w	80410e2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8040e1a:	683b      	ldr	r3, [r7, #0]
 8040e1c:	685b      	ldr	r3, [r3, #4]
 8040e1e:	2b01      	cmp	r3, #1
 8040e20:	d00b      	beq.n	8040e3a <HAL_GPIO_Init+0x5e>
 8040e22:	683b      	ldr	r3, [r7, #0]
 8040e24:	685b      	ldr	r3, [r3, #4]
 8040e26:	2b02      	cmp	r3, #2
 8040e28:	d007      	beq.n	8040e3a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8040e2a:	683b      	ldr	r3, [r7, #0]
 8040e2c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8040e2e:	2b11      	cmp	r3, #17
 8040e30:	d003      	beq.n	8040e3a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8040e32:	683b      	ldr	r3, [r7, #0]
 8040e34:	685b      	ldr	r3, [r3, #4]
 8040e36:	2b12      	cmp	r3, #18
 8040e38:	d130      	bne.n	8040e9c <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8040e3a:	687b      	ldr	r3, [r7, #4]
 8040e3c:	689b      	ldr	r3, [r3, #8]
 8040e3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8040e40:	69fb      	ldr	r3, [r7, #28]
 8040e42:	005b      	lsls	r3, r3, #1
 8040e44:	2203      	movs	r2, #3
 8040e46:	fa02 f303 	lsl.w	r3, r2, r3
 8040e4a:	43db      	mvns	r3, r3
 8040e4c:	69ba      	ldr	r2, [r7, #24]
 8040e4e:	4013      	ands	r3, r2
 8040e50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8040e52:	683b      	ldr	r3, [r7, #0]
 8040e54:	68da      	ldr	r2, [r3, #12]
 8040e56:	69fb      	ldr	r3, [r7, #28]
 8040e58:	005b      	lsls	r3, r3, #1
 8040e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8040e5e:	69ba      	ldr	r2, [r7, #24]
 8040e60:	4313      	orrs	r3, r2
 8040e62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8040e64:	687b      	ldr	r3, [r7, #4]
 8040e66:	69ba      	ldr	r2, [r7, #24]
 8040e68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8040e6a:	687b      	ldr	r3, [r7, #4]
 8040e6c:	685b      	ldr	r3, [r3, #4]
 8040e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8040e70:	2201      	movs	r2, #1
 8040e72:	69fb      	ldr	r3, [r7, #28]
 8040e74:	fa02 f303 	lsl.w	r3, r2, r3
 8040e78:	43db      	mvns	r3, r3
 8040e7a:	69ba      	ldr	r2, [r7, #24]
 8040e7c:	4013      	ands	r3, r2
 8040e7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8040e80:	683b      	ldr	r3, [r7, #0]
 8040e82:	685b      	ldr	r3, [r3, #4]
 8040e84:	091b      	lsrs	r3, r3, #4
 8040e86:	f003 0201 	and.w	r2, r3, #1
 8040e8a:	69fb      	ldr	r3, [r7, #28]
 8040e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8040e90:	69ba      	ldr	r2, [r7, #24]
 8040e92:	4313      	orrs	r3, r2
 8040e94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8040e96:	687b      	ldr	r3, [r7, #4]
 8040e98:	69ba      	ldr	r2, [r7, #24]
 8040e9a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8040e9c:	687b      	ldr	r3, [r7, #4]
 8040e9e:	68db      	ldr	r3, [r3, #12]
 8040ea0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8040ea2:	69fb      	ldr	r3, [r7, #28]
 8040ea4:	005b      	lsls	r3, r3, #1
 8040ea6:	2203      	movs	r2, #3
 8040ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8040eac:	43db      	mvns	r3, r3
 8040eae:	69ba      	ldr	r2, [r7, #24]
 8040eb0:	4013      	ands	r3, r2
 8040eb2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8040eb4:	683b      	ldr	r3, [r7, #0]
 8040eb6:	689a      	ldr	r2, [r3, #8]
 8040eb8:	69fb      	ldr	r3, [r7, #28]
 8040eba:	005b      	lsls	r3, r3, #1
 8040ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8040ec0:	69ba      	ldr	r2, [r7, #24]
 8040ec2:	4313      	orrs	r3, r2
 8040ec4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8040ec6:	687b      	ldr	r3, [r7, #4]
 8040ec8:	69ba      	ldr	r2, [r7, #24]
 8040eca:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8040ecc:	683b      	ldr	r3, [r7, #0]
 8040ece:	685b      	ldr	r3, [r3, #4]
 8040ed0:	2b02      	cmp	r3, #2
 8040ed2:	d003      	beq.n	8040edc <HAL_GPIO_Init+0x100>
 8040ed4:	683b      	ldr	r3, [r7, #0]
 8040ed6:	685b      	ldr	r3, [r3, #4]
 8040ed8:	2b12      	cmp	r3, #18
 8040eda:	d123      	bne.n	8040f24 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8040edc:	69fb      	ldr	r3, [r7, #28]
 8040ede:	08da      	lsrs	r2, r3, #3
 8040ee0:	687b      	ldr	r3, [r7, #4]
 8040ee2:	3208      	adds	r2, #8
 8040ee4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8040ee8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8040eea:	69fb      	ldr	r3, [r7, #28]
 8040eec:	f003 0307 	and.w	r3, r3, #7
 8040ef0:	009b      	lsls	r3, r3, #2
 8040ef2:	220f      	movs	r2, #15
 8040ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8040ef8:	43db      	mvns	r3, r3
 8040efa:	69ba      	ldr	r2, [r7, #24]
 8040efc:	4013      	ands	r3, r2
 8040efe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8040f00:	683b      	ldr	r3, [r7, #0]
 8040f02:	691a      	ldr	r2, [r3, #16]
 8040f04:	69fb      	ldr	r3, [r7, #28]
 8040f06:	f003 0307 	and.w	r3, r3, #7
 8040f0a:	009b      	lsls	r3, r3, #2
 8040f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8040f10:	69ba      	ldr	r2, [r7, #24]
 8040f12:	4313      	orrs	r3, r2
 8040f14:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8040f16:	69fb      	ldr	r3, [r7, #28]
 8040f18:	08da      	lsrs	r2, r3, #3
 8040f1a:	687b      	ldr	r3, [r7, #4]
 8040f1c:	3208      	adds	r2, #8
 8040f1e:	69b9      	ldr	r1, [r7, #24]
 8040f20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8040f24:	687b      	ldr	r3, [r7, #4]
 8040f26:	681b      	ldr	r3, [r3, #0]
 8040f28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8040f2a:	69fb      	ldr	r3, [r7, #28]
 8040f2c:	005b      	lsls	r3, r3, #1
 8040f2e:	2203      	movs	r2, #3
 8040f30:	fa02 f303 	lsl.w	r3, r2, r3
 8040f34:	43db      	mvns	r3, r3
 8040f36:	69ba      	ldr	r2, [r7, #24]
 8040f38:	4013      	ands	r3, r2
 8040f3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8040f3c:	683b      	ldr	r3, [r7, #0]
 8040f3e:	685b      	ldr	r3, [r3, #4]
 8040f40:	f003 0203 	and.w	r2, r3, #3
 8040f44:	69fb      	ldr	r3, [r7, #28]
 8040f46:	005b      	lsls	r3, r3, #1
 8040f48:	fa02 f303 	lsl.w	r3, r2, r3
 8040f4c:	69ba      	ldr	r2, [r7, #24]
 8040f4e:	4313      	orrs	r3, r2
 8040f50:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8040f52:	687b      	ldr	r3, [r7, #4]
 8040f54:	69ba      	ldr	r2, [r7, #24]
 8040f56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8040f58:	683b      	ldr	r3, [r7, #0]
 8040f5a:	685b      	ldr	r3, [r3, #4]
 8040f5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8040f60:	2b00      	cmp	r3, #0
 8040f62:	f000 80be 	beq.w	80410e2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8040f66:	4b66      	ldr	r3, [pc, #408]	; (8041100 <HAL_GPIO_Init+0x324>)
 8040f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8040f6a:	4a65      	ldr	r2, [pc, #404]	; (8041100 <HAL_GPIO_Init+0x324>)
 8040f6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8040f70:	6453      	str	r3, [r2, #68]	; 0x44
 8040f72:	4b63      	ldr	r3, [pc, #396]	; (8041100 <HAL_GPIO_Init+0x324>)
 8040f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8040f76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8040f7a:	60fb      	str	r3, [r7, #12]
 8040f7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8040f7e:	4a61      	ldr	r2, [pc, #388]	; (8041104 <HAL_GPIO_Init+0x328>)
 8040f80:	69fb      	ldr	r3, [r7, #28]
 8040f82:	089b      	lsrs	r3, r3, #2
 8040f84:	3302      	adds	r3, #2
 8040f86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8040f8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8040f8c:	69fb      	ldr	r3, [r7, #28]
 8040f8e:	f003 0303 	and.w	r3, r3, #3
 8040f92:	009b      	lsls	r3, r3, #2
 8040f94:	220f      	movs	r2, #15
 8040f96:	fa02 f303 	lsl.w	r3, r2, r3
 8040f9a:	43db      	mvns	r3, r3
 8040f9c:	69ba      	ldr	r2, [r7, #24]
 8040f9e:	4013      	ands	r3, r2
 8040fa0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8040fa2:	687b      	ldr	r3, [r7, #4]
 8040fa4:	4a58      	ldr	r2, [pc, #352]	; (8041108 <HAL_GPIO_Init+0x32c>)
 8040fa6:	4293      	cmp	r3, r2
 8040fa8:	d037      	beq.n	804101a <HAL_GPIO_Init+0x23e>
 8040faa:	687b      	ldr	r3, [r7, #4]
 8040fac:	4a57      	ldr	r2, [pc, #348]	; (804110c <HAL_GPIO_Init+0x330>)
 8040fae:	4293      	cmp	r3, r2
 8040fb0:	d031      	beq.n	8041016 <HAL_GPIO_Init+0x23a>
 8040fb2:	687b      	ldr	r3, [r7, #4]
 8040fb4:	4a56      	ldr	r2, [pc, #344]	; (8041110 <HAL_GPIO_Init+0x334>)
 8040fb6:	4293      	cmp	r3, r2
 8040fb8:	d02b      	beq.n	8041012 <HAL_GPIO_Init+0x236>
 8040fba:	687b      	ldr	r3, [r7, #4]
 8040fbc:	4a55      	ldr	r2, [pc, #340]	; (8041114 <HAL_GPIO_Init+0x338>)
 8040fbe:	4293      	cmp	r3, r2
 8040fc0:	d025      	beq.n	804100e <HAL_GPIO_Init+0x232>
 8040fc2:	687b      	ldr	r3, [r7, #4]
 8040fc4:	4a54      	ldr	r2, [pc, #336]	; (8041118 <HAL_GPIO_Init+0x33c>)
 8040fc6:	4293      	cmp	r3, r2
 8040fc8:	d01f      	beq.n	804100a <HAL_GPIO_Init+0x22e>
 8040fca:	687b      	ldr	r3, [r7, #4]
 8040fcc:	4a53      	ldr	r2, [pc, #332]	; (804111c <HAL_GPIO_Init+0x340>)
 8040fce:	4293      	cmp	r3, r2
 8040fd0:	d019      	beq.n	8041006 <HAL_GPIO_Init+0x22a>
 8040fd2:	687b      	ldr	r3, [r7, #4]
 8040fd4:	4a52      	ldr	r2, [pc, #328]	; (8041120 <HAL_GPIO_Init+0x344>)
 8040fd6:	4293      	cmp	r3, r2
 8040fd8:	d013      	beq.n	8041002 <HAL_GPIO_Init+0x226>
 8040fda:	687b      	ldr	r3, [r7, #4]
 8040fdc:	4a51      	ldr	r2, [pc, #324]	; (8041124 <HAL_GPIO_Init+0x348>)
 8040fde:	4293      	cmp	r3, r2
 8040fe0:	d00d      	beq.n	8040ffe <HAL_GPIO_Init+0x222>
 8040fe2:	687b      	ldr	r3, [r7, #4]
 8040fe4:	4a50      	ldr	r2, [pc, #320]	; (8041128 <HAL_GPIO_Init+0x34c>)
 8040fe6:	4293      	cmp	r3, r2
 8040fe8:	d007      	beq.n	8040ffa <HAL_GPIO_Init+0x21e>
 8040fea:	687b      	ldr	r3, [r7, #4]
 8040fec:	4a4f      	ldr	r2, [pc, #316]	; (804112c <HAL_GPIO_Init+0x350>)
 8040fee:	4293      	cmp	r3, r2
 8040ff0:	d101      	bne.n	8040ff6 <HAL_GPIO_Init+0x21a>
 8040ff2:	2309      	movs	r3, #9
 8040ff4:	e012      	b.n	804101c <HAL_GPIO_Init+0x240>
 8040ff6:	230a      	movs	r3, #10
 8040ff8:	e010      	b.n	804101c <HAL_GPIO_Init+0x240>
 8040ffa:	2308      	movs	r3, #8
 8040ffc:	e00e      	b.n	804101c <HAL_GPIO_Init+0x240>
 8040ffe:	2307      	movs	r3, #7
 8041000:	e00c      	b.n	804101c <HAL_GPIO_Init+0x240>
 8041002:	2306      	movs	r3, #6
 8041004:	e00a      	b.n	804101c <HAL_GPIO_Init+0x240>
 8041006:	2305      	movs	r3, #5
 8041008:	e008      	b.n	804101c <HAL_GPIO_Init+0x240>
 804100a:	2304      	movs	r3, #4
 804100c:	e006      	b.n	804101c <HAL_GPIO_Init+0x240>
 804100e:	2303      	movs	r3, #3
 8041010:	e004      	b.n	804101c <HAL_GPIO_Init+0x240>
 8041012:	2302      	movs	r3, #2
 8041014:	e002      	b.n	804101c <HAL_GPIO_Init+0x240>
 8041016:	2301      	movs	r3, #1
 8041018:	e000      	b.n	804101c <HAL_GPIO_Init+0x240>
 804101a:	2300      	movs	r3, #0
 804101c:	69fa      	ldr	r2, [r7, #28]
 804101e:	f002 0203 	and.w	r2, r2, #3
 8041022:	0092      	lsls	r2, r2, #2
 8041024:	4093      	lsls	r3, r2
 8041026:	69ba      	ldr	r2, [r7, #24]
 8041028:	4313      	orrs	r3, r2
 804102a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 804102c:	4935      	ldr	r1, [pc, #212]	; (8041104 <HAL_GPIO_Init+0x328>)
 804102e:	69fb      	ldr	r3, [r7, #28]
 8041030:	089b      	lsrs	r3, r3, #2
 8041032:	3302      	adds	r3, #2
 8041034:	69ba      	ldr	r2, [r7, #24]
 8041036:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 804103a:	4b3d      	ldr	r3, [pc, #244]	; (8041130 <HAL_GPIO_Init+0x354>)
 804103c:	681b      	ldr	r3, [r3, #0]
 804103e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8041040:	693b      	ldr	r3, [r7, #16]
 8041042:	43db      	mvns	r3, r3
 8041044:	69ba      	ldr	r2, [r7, #24]
 8041046:	4013      	ands	r3, r2
 8041048:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 804104a:	683b      	ldr	r3, [r7, #0]
 804104c:	685b      	ldr	r3, [r3, #4]
 804104e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8041052:	2b00      	cmp	r3, #0
 8041054:	d003      	beq.n	804105e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8041056:	69ba      	ldr	r2, [r7, #24]
 8041058:	693b      	ldr	r3, [r7, #16]
 804105a:	4313      	orrs	r3, r2
 804105c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 804105e:	4a34      	ldr	r2, [pc, #208]	; (8041130 <HAL_GPIO_Init+0x354>)
 8041060:	69bb      	ldr	r3, [r7, #24]
 8041062:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8041064:	4b32      	ldr	r3, [pc, #200]	; (8041130 <HAL_GPIO_Init+0x354>)
 8041066:	685b      	ldr	r3, [r3, #4]
 8041068:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 804106a:	693b      	ldr	r3, [r7, #16]
 804106c:	43db      	mvns	r3, r3
 804106e:	69ba      	ldr	r2, [r7, #24]
 8041070:	4013      	ands	r3, r2
 8041072:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8041074:	683b      	ldr	r3, [r7, #0]
 8041076:	685b      	ldr	r3, [r3, #4]
 8041078:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 804107c:	2b00      	cmp	r3, #0
 804107e:	d003      	beq.n	8041088 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8041080:	69ba      	ldr	r2, [r7, #24]
 8041082:	693b      	ldr	r3, [r7, #16]
 8041084:	4313      	orrs	r3, r2
 8041086:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8041088:	4a29      	ldr	r2, [pc, #164]	; (8041130 <HAL_GPIO_Init+0x354>)
 804108a:	69bb      	ldr	r3, [r7, #24]
 804108c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 804108e:	4b28      	ldr	r3, [pc, #160]	; (8041130 <HAL_GPIO_Init+0x354>)
 8041090:	689b      	ldr	r3, [r3, #8]
 8041092:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8041094:	693b      	ldr	r3, [r7, #16]
 8041096:	43db      	mvns	r3, r3
 8041098:	69ba      	ldr	r2, [r7, #24]
 804109a:	4013      	ands	r3, r2
 804109c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 804109e:	683b      	ldr	r3, [r7, #0]
 80410a0:	685b      	ldr	r3, [r3, #4]
 80410a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80410a6:	2b00      	cmp	r3, #0
 80410a8:	d003      	beq.n	80410b2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80410aa:	69ba      	ldr	r2, [r7, #24]
 80410ac:	693b      	ldr	r3, [r7, #16]
 80410ae:	4313      	orrs	r3, r2
 80410b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80410b2:	4a1f      	ldr	r2, [pc, #124]	; (8041130 <HAL_GPIO_Init+0x354>)
 80410b4:	69bb      	ldr	r3, [r7, #24]
 80410b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80410b8:	4b1d      	ldr	r3, [pc, #116]	; (8041130 <HAL_GPIO_Init+0x354>)
 80410ba:	68db      	ldr	r3, [r3, #12]
 80410bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80410be:	693b      	ldr	r3, [r7, #16]
 80410c0:	43db      	mvns	r3, r3
 80410c2:	69ba      	ldr	r2, [r7, #24]
 80410c4:	4013      	ands	r3, r2
 80410c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80410c8:	683b      	ldr	r3, [r7, #0]
 80410ca:	685b      	ldr	r3, [r3, #4]
 80410cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80410d0:	2b00      	cmp	r3, #0
 80410d2:	d003      	beq.n	80410dc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80410d4:	69ba      	ldr	r2, [r7, #24]
 80410d6:	693b      	ldr	r3, [r7, #16]
 80410d8:	4313      	orrs	r3, r2
 80410da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80410dc:	4a14      	ldr	r2, [pc, #80]	; (8041130 <HAL_GPIO_Init+0x354>)
 80410de:	69bb      	ldr	r3, [r7, #24]
 80410e0:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80410e2:	69fb      	ldr	r3, [r7, #28]
 80410e4:	3301      	adds	r3, #1
 80410e6:	61fb      	str	r3, [r7, #28]
 80410e8:	69fb      	ldr	r3, [r7, #28]
 80410ea:	2b0f      	cmp	r3, #15
 80410ec:	f67f ae86 	bls.w	8040dfc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80410f0:	bf00      	nop
 80410f2:	bf00      	nop
 80410f4:	3724      	adds	r7, #36	; 0x24
 80410f6:	46bd      	mov	sp, r7
 80410f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80410fc:	4770      	bx	lr
 80410fe:	bf00      	nop
 8041100:	40023800 	.word	0x40023800
 8041104:	40013800 	.word	0x40013800
 8041108:	40020000 	.word	0x40020000
 804110c:	40020400 	.word	0x40020400
 8041110:	40020800 	.word	0x40020800
 8041114:	40020c00 	.word	0x40020c00
 8041118:	40021000 	.word	0x40021000
 804111c:	40021400 	.word	0x40021400
 8041120:	40021800 	.word	0x40021800
 8041124:	40021c00 	.word	0x40021c00
 8041128:	40022000 	.word	0x40022000
 804112c:	40022400 	.word	0x40022400
 8041130:	40013c00 	.word	0x40013c00

08041134 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8041134:	b480      	push	{r7}
 8041136:	b083      	sub	sp, #12
 8041138:	af00      	add	r7, sp, #0
 804113a:	6078      	str	r0, [r7, #4]
 804113c:	460b      	mov	r3, r1
 804113e:	807b      	strh	r3, [r7, #2]
 8041140:	4613      	mov	r3, r2
 8041142:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8041144:	787b      	ldrb	r3, [r7, #1]
 8041146:	2b00      	cmp	r3, #0
 8041148:	d003      	beq.n	8041152 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 804114a:	887a      	ldrh	r2, [r7, #2]
 804114c:	687b      	ldr	r3, [r7, #4]
 804114e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8041150:	e003      	b.n	804115a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8041152:	887b      	ldrh	r3, [r7, #2]
 8041154:	041a      	lsls	r2, r3, #16
 8041156:	687b      	ldr	r3, [r7, #4]
 8041158:	619a      	str	r2, [r3, #24]
}
 804115a:	bf00      	nop
 804115c:	370c      	adds	r7, #12
 804115e:	46bd      	mov	sp, r7
 8041160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041164:	4770      	bx	lr
	...

08041168 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8041168:	b580      	push	{r7, lr}
 804116a:	b086      	sub	sp, #24
 804116c:	af00      	add	r7, sp, #0
 804116e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8041170:	2300      	movs	r3, #0
 8041172:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8041174:	687b      	ldr	r3, [r7, #4]
 8041176:	2b00      	cmp	r3, #0
 8041178:	d101      	bne.n	804117e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 804117a:	2301      	movs	r3, #1
 804117c:	e29b      	b.n	80416b6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 804117e:	687b      	ldr	r3, [r7, #4]
 8041180:	681b      	ldr	r3, [r3, #0]
 8041182:	f003 0301 	and.w	r3, r3, #1
 8041186:	2b00      	cmp	r3, #0
 8041188:	f000 8087 	beq.w	804129a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 804118c:	4b96      	ldr	r3, [pc, #600]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 804118e:	689b      	ldr	r3, [r3, #8]
 8041190:	f003 030c 	and.w	r3, r3, #12
 8041194:	2b04      	cmp	r3, #4
 8041196:	d00c      	beq.n	80411b2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8041198:	4b93      	ldr	r3, [pc, #588]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 804119a:	689b      	ldr	r3, [r3, #8]
 804119c:	f003 030c 	and.w	r3, r3, #12
 80411a0:	2b08      	cmp	r3, #8
 80411a2:	d112      	bne.n	80411ca <HAL_RCC_OscConfig+0x62>
 80411a4:	4b90      	ldr	r3, [pc, #576]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 80411a6:	685b      	ldr	r3, [r3, #4]
 80411a8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80411ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80411b0:	d10b      	bne.n	80411ca <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80411b2:	4b8d      	ldr	r3, [pc, #564]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 80411b4:	681b      	ldr	r3, [r3, #0]
 80411b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80411ba:	2b00      	cmp	r3, #0
 80411bc:	d06c      	beq.n	8041298 <HAL_RCC_OscConfig+0x130>
 80411be:	687b      	ldr	r3, [r7, #4]
 80411c0:	685b      	ldr	r3, [r3, #4]
 80411c2:	2b00      	cmp	r3, #0
 80411c4:	d168      	bne.n	8041298 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80411c6:	2301      	movs	r3, #1
 80411c8:	e275      	b.n	80416b6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80411ca:	687b      	ldr	r3, [r7, #4]
 80411cc:	685b      	ldr	r3, [r3, #4]
 80411ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80411d2:	d106      	bne.n	80411e2 <HAL_RCC_OscConfig+0x7a>
 80411d4:	4b84      	ldr	r3, [pc, #528]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 80411d6:	681b      	ldr	r3, [r3, #0]
 80411d8:	4a83      	ldr	r2, [pc, #524]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 80411da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80411de:	6013      	str	r3, [r2, #0]
 80411e0:	e02e      	b.n	8041240 <HAL_RCC_OscConfig+0xd8>
 80411e2:	687b      	ldr	r3, [r7, #4]
 80411e4:	685b      	ldr	r3, [r3, #4]
 80411e6:	2b00      	cmp	r3, #0
 80411e8:	d10c      	bne.n	8041204 <HAL_RCC_OscConfig+0x9c>
 80411ea:	4b7f      	ldr	r3, [pc, #508]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 80411ec:	681b      	ldr	r3, [r3, #0]
 80411ee:	4a7e      	ldr	r2, [pc, #504]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 80411f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80411f4:	6013      	str	r3, [r2, #0]
 80411f6:	4b7c      	ldr	r3, [pc, #496]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 80411f8:	681b      	ldr	r3, [r3, #0]
 80411fa:	4a7b      	ldr	r2, [pc, #492]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 80411fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8041200:	6013      	str	r3, [r2, #0]
 8041202:	e01d      	b.n	8041240 <HAL_RCC_OscConfig+0xd8>
 8041204:	687b      	ldr	r3, [r7, #4]
 8041206:	685b      	ldr	r3, [r3, #4]
 8041208:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 804120c:	d10c      	bne.n	8041228 <HAL_RCC_OscConfig+0xc0>
 804120e:	4b76      	ldr	r3, [pc, #472]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 8041210:	681b      	ldr	r3, [r3, #0]
 8041212:	4a75      	ldr	r2, [pc, #468]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 8041214:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8041218:	6013      	str	r3, [r2, #0]
 804121a:	4b73      	ldr	r3, [pc, #460]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 804121c:	681b      	ldr	r3, [r3, #0]
 804121e:	4a72      	ldr	r2, [pc, #456]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 8041220:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8041224:	6013      	str	r3, [r2, #0]
 8041226:	e00b      	b.n	8041240 <HAL_RCC_OscConfig+0xd8>
 8041228:	4b6f      	ldr	r3, [pc, #444]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 804122a:	681b      	ldr	r3, [r3, #0]
 804122c:	4a6e      	ldr	r2, [pc, #440]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 804122e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8041232:	6013      	str	r3, [r2, #0]
 8041234:	4b6c      	ldr	r3, [pc, #432]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 8041236:	681b      	ldr	r3, [r3, #0]
 8041238:	4a6b      	ldr	r2, [pc, #428]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 804123a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 804123e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8041240:	687b      	ldr	r3, [r7, #4]
 8041242:	685b      	ldr	r3, [r3, #4]
 8041244:	2b00      	cmp	r3, #0
 8041246:	d013      	beq.n	8041270 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041248:	f7ff fcb2 	bl	8040bb0 <HAL_GetTick>
 804124c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 804124e:	e008      	b.n	8041262 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8041250:	f7ff fcae 	bl	8040bb0 <HAL_GetTick>
 8041254:	4602      	mov	r2, r0
 8041256:	693b      	ldr	r3, [r7, #16]
 8041258:	1ad3      	subs	r3, r2, r3
 804125a:	2b64      	cmp	r3, #100	; 0x64
 804125c:	d901      	bls.n	8041262 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 804125e:	2303      	movs	r3, #3
 8041260:	e229      	b.n	80416b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8041262:	4b61      	ldr	r3, [pc, #388]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 8041264:	681b      	ldr	r3, [r3, #0]
 8041266:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 804126a:	2b00      	cmp	r3, #0
 804126c:	d0f0      	beq.n	8041250 <HAL_RCC_OscConfig+0xe8>
 804126e:	e014      	b.n	804129a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041270:	f7ff fc9e 	bl	8040bb0 <HAL_GetTick>
 8041274:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8041276:	e008      	b.n	804128a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8041278:	f7ff fc9a 	bl	8040bb0 <HAL_GetTick>
 804127c:	4602      	mov	r2, r0
 804127e:	693b      	ldr	r3, [r7, #16]
 8041280:	1ad3      	subs	r3, r2, r3
 8041282:	2b64      	cmp	r3, #100	; 0x64
 8041284:	d901      	bls.n	804128a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8041286:	2303      	movs	r3, #3
 8041288:	e215      	b.n	80416b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 804128a:	4b57      	ldr	r3, [pc, #348]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 804128c:	681b      	ldr	r3, [r3, #0]
 804128e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8041292:	2b00      	cmp	r3, #0
 8041294:	d1f0      	bne.n	8041278 <HAL_RCC_OscConfig+0x110>
 8041296:	e000      	b.n	804129a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8041298:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 804129a:	687b      	ldr	r3, [r7, #4]
 804129c:	681b      	ldr	r3, [r3, #0]
 804129e:	f003 0302 	and.w	r3, r3, #2
 80412a2:	2b00      	cmp	r3, #0
 80412a4:	d069      	beq.n	804137a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80412a6:	4b50      	ldr	r3, [pc, #320]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 80412a8:	689b      	ldr	r3, [r3, #8]
 80412aa:	f003 030c 	and.w	r3, r3, #12
 80412ae:	2b00      	cmp	r3, #0
 80412b0:	d00b      	beq.n	80412ca <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80412b2:	4b4d      	ldr	r3, [pc, #308]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 80412b4:	689b      	ldr	r3, [r3, #8]
 80412b6:	f003 030c 	and.w	r3, r3, #12
 80412ba:	2b08      	cmp	r3, #8
 80412bc:	d11c      	bne.n	80412f8 <HAL_RCC_OscConfig+0x190>
 80412be:	4b4a      	ldr	r3, [pc, #296]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 80412c0:	685b      	ldr	r3, [r3, #4]
 80412c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80412c6:	2b00      	cmp	r3, #0
 80412c8:	d116      	bne.n	80412f8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80412ca:	4b47      	ldr	r3, [pc, #284]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 80412cc:	681b      	ldr	r3, [r3, #0]
 80412ce:	f003 0302 	and.w	r3, r3, #2
 80412d2:	2b00      	cmp	r3, #0
 80412d4:	d005      	beq.n	80412e2 <HAL_RCC_OscConfig+0x17a>
 80412d6:	687b      	ldr	r3, [r7, #4]
 80412d8:	68db      	ldr	r3, [r3, #12]
 80412da:	2b01      	cmp	r3, #1
 80412dc:	d001      	beq.n	80412e2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80412de:	2301      	movs	r3, #1
 80412e0:	e1e9      	b.n	80416b6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80412e2:	4b41      	ldr	r3, [pc, #260]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 80412e4:	681b      	ldr	r3, [r3, #0]
 80412e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80412ea:	687b      	ldr	r3, [r7, #4]
 80412ec:	691b      	ldr	r3, [r3, #16]
 80412ee:	00db      	lsls	r3, r3, #3
 80412f0:	493d      	ldr	r1, [pc, #244]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 80412f2:	4313      	orrs	r3, r2
 80412f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80412f6:	e040      	b.n	804137a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80412f8:	687b      	ldr	r3, [r7, #4]
 80412fa:	68db      	ldr	r3, [r3, #12]
 80412fc:	2b00      	cmp	r3, #0
 80412fe:	d023      	beq.n	8041348 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8041300:	4b39      	ldr	r3, [pc, #228]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 8041302:	681b      	ldr	r3, [r3, #0]
 8041304:	4a38      	ldr	r2, [pc, #224]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 8041306:	f043 0301 	orr.w	r3, r3, #1
 804130a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 804130c:	f7ff fc50 	bl	8040bb0 <HAL_GetTick>
 8041310:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8041312:	e008      	b.n	8041326 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8041314:	f7ff fc4c 	bl	8040bb0 <HAL_GetTick>
 8041318:	4602      	mov	r2, r0
 804131a:	693b      	ldr	r3, [r7, #16]
 804131c:	1ad3      	subs	r3, r2, r3
 804131e:	2b02      	cmp	r3, #2
 8041320:	d901      	bls.n	8041326 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8041322:	2303      	movs	r3, #3
 8041324:	e1c7      	b.n	80416b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8041326:	4b30      	ldr	r3, [pc, #192]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 8041328:	681b      	ldr	r3, [r3, #0]
 804132a:	f003 0302 	and.w	r3, r3, #2
 804132e:	2b00      	cmp	r3, #0
 8041330:	d0f0      	beq.n	8041314 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8041332:	4b2d      	ldr	r3, [pc, #180]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 8041334:	681b      	ldr	r3, [r3, #0]
 8041336:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 804133a:	687b      	ldr	r3, [r7, #4]
 804133c:	691b      	ldr	r3, [r3, #16]
 804133e:	00db      	lsls	r3, r3, #3
 8041340:	4929      	ldr	r1, [pc, #164]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 8041342:	4313      	orrs	r3, r2
 8041344:	600b      	str	r3, [r1, #0]
 8041346:	e018      	b.n	804137a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8041348:	4b27      	ldr	r3, [pc, #156]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 804134a:	681b      	ldr	r3, [r3, #0]
 804134c:	4a26      	ldr	r2, [pc, #152]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 804134e:	f023 0301 	bic.w	r3, r3, #1
 8041352:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041354:	f7ff fc2c 	bl	8040bb0 <HAL_GetTick>
 8041358:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 804135a:	e008      	b.n	804136e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 804135c:	f7ff fc28 	bl	8040bb0 <HAL_GetTick>
 8041360:	4602      	mov	r2, r0
 8041362:	693b      	ldr	r3, [r7, #16]
 8041364:	1ad3      	subs	r3, r2, r3
 8041366:	2b02      	cmp	r3, #2
 8041368:	d901      	bls.n	804136e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 804136a:	2303      	movs	r3, #3
 804136c:	e1a3      	b.n	80416b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 804136e:	4b1e      	ldr	r3, [pc, #120]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 8041370:	681b      	ldr	r3, [r3, #0]
 8041372:	f003 0302 	and.w	r3, r3, #2
 8041376:	2b00      	cmp	r3, #0
 8041378:	d1f0      	bne.n	804135c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 804137a:	687b      	ldr	r3, [r7, #4]
 804137c:	681b      	ldr	r3, [r3, #0]
 804137e:	f003 0308 	and.w	r3, r3, #8
 8041382:	2b00      	cmp	r3, #0
 8041384:	d038      	beq.n	80413f8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8041386:	687b      	ldr	r3, [r7, #4]
 8041388:	695b      	ldr	r3, [r3, #20]
 804138a:	2b00      	cmp	r3, #0
 804138c:	d019      	beq.n	80413c2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 804138e:	4b16      	ldr	r3, [pc, #88]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 8041390:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8041392:	4a15      	ldr	r2, [pc, #84]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 8041394:	f043 0301 	orr.w	r3, r3, #1
 8041398:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 804139a:	f7ff fc09 	bl	8040bb0 <HAL_GetTick>
 804139e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80413a0:	e008      	b.n	80413b4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80413a2:	f7ff fc05 	bl	8040bb0 <HAL_GetTick>
 80413a6:	4602      	mov	r2, r0
 80413a8:	693b      	ldr	r3, [r7, #16]
 80413aa:	1ad3      	subs	r3, r2, r3
 80413ac:	2b02      	cmp	r3, #2
 80413ae:	d901      	bls.n	80413b4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80413b0:	2303      	movs	r3, #3
 80413b2:	e180      	b.n	80416b6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80413b4:	4b0c      	ldr	r3, [pc, #48]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 80413b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80413b8:	f003 0302 	and.w	r3, r3, #2
 80413bc:	2b00      	cmp	r3, #0
 80413be:	d0f0      	beq.n	80413a2 <HAL_RCC_OscConfig+0x23a>
 80413c0:	e01a      	b.n	80413f8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80413c2:	4b09      	ldr	r3, [pc, #36]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 80413c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80413c6:	4a08      	ldr	r2, [pc, #32]	; (80413e8 <HAL_RCC_OscConfig+0x280>)
 80413c8:	f023 0301 	bic.w	r3, r3, #1
 80413cc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80413ce:	f7ff fbef 	bl	8040bb0 <HAL_GetTick>
 80413d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80413d4:	e00a      	b.n	80413ec <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80413d6:	f7ff fbeb 	bl	8040bb0 <HAL_GetTick>
 80413da:	4602      	mov	r2, r0
 80413dc:	693b      	ldr	r3, [r7, #16]
 80413de:	1ad3      	subs	r3, r2, r3
 80413e0:	2b02      	cmp	r3, #2
 80413e2:	d903      	bls.n	80413ec <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80413e4:	2303      	movs	r3, #3
 80413e6:	e166      	b.n	80416b6 <HAL_RCC_OscConfig+0x54e>
 80413e8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80413ec:	4b92      	ldr	r3, [pc, #584]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 80413ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80413f0:	f003 0302 	and.w	r3, r3, #2
 80413f4:	2b00      	cmp	r3, #0
 80413f6:	d1ee      	bne.n	80413d6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80413f8:	687b      	ldr	r3, [r7, #4]
 80413fa:	681b      	ldr	r3, [r3, #0]
 80413fc:	f003 0304 	and.w	r3, r3, #4
 8041400:	2b00      	cmp	r3, #0
 8041402:	f000 80a4 	beq.w	804154e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8041406:	4b8c      	ldr	r3, [pc, #560]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 8041408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804140a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 804140e:	2b00      	cmp	r3, #0
 8041410:	d10d      	bne.n	804142e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8041412:	4b89      	ldr	r3, [pc, #548]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 8041414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8041416:	4a88      	ldr	r2, [pc, #544]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 8041418:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 804141c:	6413      	str	r3, [r2, #64]	; 0x40
 804141e:	4b86      	ldr	r3, [pc, #536]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 8041420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8041422:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8041426:	60bb      	str	r3, [r7, #8]
 8041428:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 804142a:	2301      	movs	r3, #1
 804142c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 804142e:	4b83      	ldr	r3, [pc, #524]	; (804163c <HAL_RCC_OscConfig+0x4d4>)
 8041430:	681b      	ldr	r3, [r3, #0]
 8041432:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8041436:	2b00      	cmp	r3, #0
 8041438:	d118      	bne.n	804146c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 804143a:	4b80      	ldr	r3, [pc, #512]	; (804163c <HAL_RCC_OscConfig+0x4d4>)
 804143c:	681b      	ldr	r3, [r3, #0]
 804143e:	4a7f      	ldr	r2, [pc, #508]	; (804163c <HAL_RCC_OscConfig+0x4d4>)
 8041440:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8041444:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8041446:	f7ff fbb3 	bl	8040bb0 <HAL_GetTick>
 804144a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 804144c:	e008      	b.n	8041460 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 804144e:	f7ff fbaf 	bl	8040bb0 <HAL_GetTick>
 8041452:	4602      	mov	r2, r0
 8041454:	693b      	ldr	r3, [r7, #16]
 8041456:	1ad3      	subs	r3, r2, r3
 8041458:	2b64      	cmp	r3, #100	; 0x64
 804145a:	d901      	bls.n	8041460 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 804145c:	2303      	movs	r3, #3
 804145e:	e12a      	b.n	80416b6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8041460:	4b76      	ldr	r3, [pc, #472]	; (804163c <HAL_RCC_OscConfig+0x4d4>)
 8041462:	681b      	ldr	r3, [r3, #0]
 8041464:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8041468:	2b00      	cmp	r3, #0
 804146a:	d0f0      	beq.n	804144e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 804146c:	687b      	ldr	r3, [r7, #4]
 804146e:	689b      	ldr	r3, [r3, #8]
 8041470:	2b01      	cmp	r3, #1
 8041472:	d106      	bne.n	8041482 <HAL_RCC_OscConfig+0x31a>
 8041474:	4b70      	ldr	r3, [pc, #448]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 8041476:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8041478:	4a6f      	ldr	r2, [pc, #444]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 804147a:	f043 0301 	orr.w	r3, r3, #1
 804147e:	6713      	str	r3, [r2, #112]	; 0x70
 8041480:	e02d      	b.n	80414de <HAL_RCC_OscConfig+0x376>
 8041482:	687b      	ldr	r3, [r7, #4]
 8041484:	689b      	ldr	r3, [r3, #8]
 8041486:	2b00      	cmp	r3, #0
 8041488:	d10c      	bne.n	80414a4 <HAL_RCC_OscConfig+0x33c>
 804148a:	4b6b      	ldr	r3, [pc, #428]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 804148c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 804148e:	4a6a      	ldr	r2, [pc, #424]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 8041490:	f023 0301 	bic.w	r3, r3, #1
 8041494:	6713      	str	r3, [r2, #112]	; 0x70
 8041496:	4b68      	ldr	r3, [pc, #416]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 8041498:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 804149a:	4a67      	ldr	r2, [pc, #412]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 804149c:	f023 0304 	bic.w	r3, r3, #4
 80414a0:	6713      	str	r3, [r2, #112]	; 0x70
 80414a2:	e01c      	b.n	80414de <HAL_RCC_OscConfig+0x376>
 80414a4:	687b      	ldr	r3, [r7, #4]
 80414a6:	689b      	ldr	r3, [r3, #8]
 80414a8:	2b05      	cmp	r3, #5
 80414aa:	d10c      	bne.n	80414c6 <HAL_RCC_OscConfig+0x35e>
 80414ac:	4b62      	ldr	r3, [pc, #392]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 80414ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80414b0:	4a61      	ldr	r2, [pc, #388]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 80414b2:	f043 0304 	orr.w	r3, r3, #4
 80414b6:	6713      	str	r3, [r2, #112]	; 0x70
 80414b8:	4b5f      	ldr	r3, [pc, #380]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 80414ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80414bc:	4a5e      	ldr	r2, [pc, #376]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 80414be:	f043 0301 	orr.w	r3, r3, #1
 80414c2:	6713      	str	r3, [r2, #112]	; 0x70
 80414c4:	e00b      	b.n	80414de <HAL_RCC_OscConfig+0x376>
 80414c6:	4b5c      	ldr	r3, [pc, #368]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 80414c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80414ca:	4a5b      	ldr	r2, [pc, #364]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 80414cc:	f023 0301 	bic.w	r3, r3, #1
 80414d0:	6713      	str	r3, [r2, #112]	; 0x70
 80414d2:	4b59      	ldr	r3, [pc, #356]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 80414d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80414d6:	4a58      	ldr	r2, [pc, #352]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 80414d8:	f023 0304 	bic.w	r3, r3, #4
 80414dc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80414de:	687b      	ldr	r3, [r7, #4]
 80414e0:	689b      	ldr	r3, [r3, #8]
 80414e2:	2b00      	cmp	r3, #0
 80414e4:	d015      	beq.n	8041512 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80414e6:	f7ff fb63 	bl	8040bb0 <HAL_GetTick>
 80414ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80414ec:	e00a      	b.n	8041504 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80414ee:	f7ff fb5f 	bl	8040bb0 <HAL_GetTick>
 80414f2:	4602      	mov	r2, r0
 80414f4:	693b      	ldr	r3, [r7, #16]
 80414f6:	1ad3      	subs	r3, r2, r3
 80414f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80414fc:	4293      	cmp	r3, r2
 80414fe:	d901      	bls.n	8041504 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8041500:	2303      	movs	r3, #3
 8041502:	e0d8      	b.n	80416b6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8041504:	4b4c      	ldr	r3, [pc, #304]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 8041506:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8041508:	f003 0302 	and.w	r3, r3, #2
 804150c:	2b00      	cmp	r3, #0
 804150e:	d0ee      	beq.n	80414ee <HAL_RCC_OscConfig+0x386>
 8041510:	e014      	b.n	804153c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8041512:	f7ff fb4d 	bl	8040bb0 <HAL_GetTick>
 8041516:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8041518:	e00a      	b.n	8041530 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 804151a:	f7ff fb49 	bl	8040bb0 <HAL_GetTick>
 804151e:	4602      	mov	r2, r0
 8041520:	693b      	ldr	r3, [r7, #16]
 8041522:	1ad3      	subs	r3, r2, r3
 8041524:	f241 3288 	movw	r2, #5000	; 0x1388
 8041528:	4293      	cmp	r3, r2
 804152a:	d901      	bls.n	8041530 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 804152c:	2303      	movs	r3, #3
 804152e:	e0c2      	b.n	80416b6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8041530:	4b41      	ldr	r3, [pc, #260]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 8041532:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8041534:	f003 0302 	and.w	r3, r3, #2
 8041538:	2b00      	cmp	r3, #0
 804153a:	d1ee      	bne.n	804151a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 804153c:	7dfb      	ldrb	r3, [r7, #23]
 804153e:	2b01      	cmp	r3, #1
 8041540:	d105      	bne.n	804154e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8041542:	4b3d      	ldr	r3, [pc, #244]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 8041544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8041546:	4a3c      	ldr	r2, [pc, #240]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 8041548:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 804154c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 804154e:	687b      	ldr	r3, [r7, #4]
 8041550:	699b      	ldr	r3, [r3, #24]
 8041552:	2b00      	cmp	r3, #0
 8041554:	f000 80ae 	beq.w	80416b4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8041558:	4b37      	ldr	r3, [pc, #220]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 804155a:	689b      	ldr	r3, [r3, #8]
 804155c:	f003 030c 	and.w	r3, r3, #12
 8041560:	2b08      	cmp	r3, #8
 8041562:	d06d      	beq.n	8041640 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8041564:	687b      	ldr	r3, [r7, #4]
 8041566:	699b      	ldr	r3, [r3, #24]
 8041568:	2b02      	cmp	r3, #2
 804156a:	d14b      	bne.n	8041604 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 804156c:	4b32      	ldr	r3, [pc, #200]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 804156e:	681b      	ldr	r3, [r3, #0]
 8041570:	4a31      	ldr	r2, [pc, #196]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 8041572:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8041576:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041578:	f7ff fb1a 	bl	8040bb0 <HAL_GetTick>
 804157c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 804157e:	e008      	b.n	8041592 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8041580:	f7ff fb16 	bl	8040bb0 <HAL_GetTick>
 8041584:	4602      	mov	r2, r0
 8041586:	693b      	ldr	r3, [r7, #16]
 8041588:	1ad3      	subs	r3, r2, r3
 804158a:	2b02      	cmp	r3, #2
 804158c:	d901      	bls.n	8041592 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 804158e:	2303      	movs	r3, #3
 8041590:	e091      	b.n	80416b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8041592:	4b29      	ldr	r3, [pc, #164]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 8041594:	681b      	ldr	r3, [r3, #0]
 8041596:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 804159a:	2b00      	cmp	r3, #0
 804159c:	d1f0      	bne.n	8041580 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 804159e:	687b      	ldr	r3, [r7, #4]
 80415a0:	69da      	ldr	r2, [r3, #28]
 80415a2:	687b      	ldr	r3, [r7, #4]
 80415a4:	6a1b      	ldr	r3, [r3, #32]
 80415a6:	431a      	orrs	r2, r3
 80415a8:	687b      	ldr	r3, [r7, #4]
 80415aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80415ac:	019b      	lsls	r3, r3, #6
 80415ae:	431a      	orrs	r2, r3
 80415b0:	687b      	ldr	r3, [r7, #4]
 80415b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80415b4:	085b      	lsrs	r3, r3, #1
 80415b6:	3b01      	subs	r3, #1
 80415b8:	041b      	lsls	r3, r3, #16
 80415ba:	431a      	orrs	r2, r3
 80415bc:	687b      	ldr	r3, [r7, #4]
 80415be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80415c0:	061b      	lsls	r3, r3, #24
 80415c2:	431a      	orrs	r2, r3
 80415c4:	687b      	ldr	r3, [r7, #4]
 80415c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80415c8:	071b      	lsls	r3, r3, #28
 80415ca:	491b      	ldr	r1, [pc, #108]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 80415cc:	4313      	orrs	r3, r2
 80415ce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80415d0:	4b19      	ldr	r3, [pc, #100]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 80415d2:	681b      	ldr	r3, [r3, #0]
 80415d4:	4a18      	ldr	r2, [pc, #96]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 80415d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80415da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80415dc:	f7ff fae8 	bl	8040bb0 <HAL_GetTick>
 80415e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80415e2:	e008      	b.n	80415f6 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80415e4:	f7ff fae4 	bl	8040bb0 <HAL_GetTick>
 80415e8:	4602      	mov	r2, r0
 80415ea:	693b      	ldr	r3, [r7, #16]
 80415ec:	1ad3      	subs	r3, r2, r3
 80415ee:	2b02      	cmp	r3, #2
 80415f0:	d901      	bls.n	80415f6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80415f2:	2303      	movs	r3, #3
 80415f4:	e05f      	b.n	80416b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80415f6:	4b10      	ldr	r3, [pc, #64]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 80415f8:	681b      	ldr	r3, [r3, #0]
 80415fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80415fe:	2b00      	cmp	r3, #0
 8041600:	d0f0      	beq.n	80415e4 <HAL_RCC_OscConfig+0x47c>
 8041602:	e057      	b.n	80416b4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8041604:	4b0c      	ldr	r3, [pc, #48]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 8041606:	681b      	ldr	r3, [r3, #0]
 8041608:	4a0b      	ldr	r2, [pc, #44]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 804160a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 804160e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041610:	f7ff face 	bl	8040bb0 <HAL_GetTick>
 8041614:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8041616:	e008      	b.n	804162a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8041618:	f7ff faca 	bl	8040bb0 <HAL_GetTick>
 804161c:	4602      	mov	r2, r0
 804161e:	693b      	ldr	r3, [r7, #16]
 8041620:	1ad3      	subs	r3, r2, r3
 8041622:	2b02      	cmp	r3, #2
 8041624:	d901      	bls.n	804162a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8041626:	2303      	movs	r3, #3
 8041628:	e045      	b.n	80416b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 804162a:	4b03      	ldr	r3, [pc, #12]	; (8041638 <HAL_RCC_OscConfig+0x4d0>)
 804162c:	681b      	ldr	r3, [r3, #0]
 804162e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8041632:	2b00      	cmp	r3, #0
 8041634:	d1f0      	bne.n	8041618 <HAL_RCC_OscConfig+0x4b0>
 8041636:	e03d      	b.n	80416b4 <HAL_RCC_OscConfig+0x54c>
 8041638:	40023800 	.word	0x40023800
 804163c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8041640:	4b1f      	ldr	r3, [pc, #124]	; (80416c0 <HAL_RCC_OscConfig+0x558>)
 8041642:	685b      	ldr	r3, [r3, #4]
 8041644:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8041646:	687b      	ldr	r3, [r7, #4]
 8041648:	699b      	ldr	r3, [r3, #24]
 804164a:	2b01      	cmp	r3, #1
 804164c:	d030      	beq.n	80416b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 804164e:	68fb      	ldr	r3, [r7, #12]
 8041650:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8041654:	687b      	ldr	r3, [r7, #4]
 8041656:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8041658:	429a      	cmp	r2, r3
 804165a:	d129      	bne.n	80416b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 804165c:	68fb      	ldr	r3, [r7, #12]
 804165e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8041662:	687b      	ldr	r3, [r7, #4]
 8041664:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8041666:	429a      	cmp	r2, r3
 8041668:	d122      	bne.n	80416b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 804166a:	68fa      	ldr	r2, [r7, #12]
 804166c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8041670:	4013      	ands	r3, r2
 8041672:	687a      	ldr	r2, [r7, #4]
 8041674:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8041676:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8041678:	4293      	cmp	r3, r2
 804167a:	d119      	bne.n	80416b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 804167c:	68fb      	ldr	r3, [r7, #12]
 804167e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8041682:	687b      	ldr	r3, [r7, #4]
 8041684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8041686:	085b      	lsrs	r3, r3, #1
 8041688:	3b01      	subs	r3, #1
 804168a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 804168c:	429a      	cmp	r2, r3
 804168e:	d10f      	bne.n	80416b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8041690:	68fb      	ldr	r3, [r7, #12]
 8041692:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8041696:	687b      	ldr	r3, [r7, #4]
 8041698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 804169a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 804169c:	429a      	cmp	r2, r3
 804169e:	d107      	bne.n	80416b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80416a0:	68fb      	ldr	r3, [r7, #12]
 80416a2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80416a6:	687b      	ldr	r3, [r7, #4]
 80416a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80416aa:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80416ac:	429a      	cmp	r2, r3
 80416ae:	d001      	beq.n	80416b4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80416b0:	2301      	movs	r3, #1
 80416b2:	e000      	b.n	80416b6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80416b4:	2300      	movs	r3, #0
}
 80416b6:	4618      	mov	r0, r3
 80416b8:	3718      	adds	r7, #24
 80416ba:	46bd      	mov	sp, r7
 80416bc:	bd80      	pop	{r7, pc}
 80416be:	bf00      	nop
 80416c0:	40023800 	.word	0x40023800

080416c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80416c4:	b580      	push	{r7, lr}
 80416c6:	b084      	sub	sp, #16
 80416c8:	af00      	add	r7, sp, #0
 80416ca:	6078      	str	r0, [r7, #4]
 80416cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80416ce:	2300      	movs	r3, #0
 80416d0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80416d2:	687b      	ldr	r3, [r7, #4]
 80416d4:	2b00      	cmp	r3, #0
 80416d6:	d101      	bne.n	80416dc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80416d8:	2301      	movs	r3, #1
 80416da:	e0d0      	b.n	804187e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80416dc:	4b6a      	ldr	r3, [pc, #424]	; (8041888 <HAL_RCC_ClockConfig+0x1c4>)
 80416de:	681b      	ldr	r3, [r3, #0]
 80416e0:	f003 030f 	and.w	r3, r3, #15
 80416e4:	683a      	ldr	r2, [r7, #0]
 80416e6:	429a      	cmp	r2, r3
 80416e8:	d910      	bls.n	804170c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80416ea:	4b67      	ldr	r3, [pc, #412]	; (8041888 <HAL_RCC_ClockConfig+0x1c4>)
 80416ec:	681b      	ldr	r3, [r3, #0]
 80416ee:	f023 020f 	bic.w	r2, r3, #15
 80416f2:	4965      	ldr	r1, [pc, #404]	; (8041888 <HAL_RCC_ClockConfig+0x1c4>)
 80416f4:	683b      	ldr	r3, [r7, #0]
 80416f6:	4313      	orrs	r3, r2
 80416f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80416fa:	4b63      	ldr	r3, [pc, #396]	; (8041888 <HAL_RCC_ClockConfig+0x1c4>)
 80416fc:	681b      	ldr	r3, [r3, #0]
 80416fe:	f003 030f 	and.w	r3, r3, #15
 8041702:	683a      	ldr	r2, [r7, #0]
 8041704:	429a      	cmp	r2, r3
 8041706:	d001      	beq.n	804170c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8041708:	2301      	movs	r3, #1
 804170a:	e0b8      	b.n	804187e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 804170c:	687b      	ldr	r3, [r7, #4]
 804170e:	681b      	ldr	r3, [r3, #0]
 8041710:	f003 0302 	and.w	r3, r3, #2
 8041714:	2b00      	cmp	r3, #0
 8041716:	d020      	beq.n	804175a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8041718:	687b      	ldr	r3, [r7, #4]
 804171a:	681b      	ldr	r3, [r3, #0]
 804171c:	f003 0304 	and.w	r3, r3, #4
 8041720:	2b00      	cmp	r3, #0
 8041722:	d005      	beq.n	8041730 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8041724:	4b59      	ldr	r3, [pc, #356]	; (804188c <HAL_RCC_ClockConfig+0x1c8>)
 8041726:	689b      	ldr	r3, [r3, #8]
 8041728:	4a58      	ldr	r2, [pc, #352]	; (804188c <HAL_RCC_ClockConfig+0x1c8>)
 804172a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 804172e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8041730:	687b      	ldr	r3, [r7, #4]
 8041732:	681b      	ldr	r3, [r3, #0]
 8041734:	f003 0308 	and.w	r3, r3, #8
 8041738:	2b00      	cmp	r3, #0
 804173a:	d005      	beq.n	8041748 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 804173c:	4b53      	ldr	r3, [pc, #332]	; (804188c <HAL_RCC_ClockConfig+0x1c8>)
 804173e:	689b      	ldr	r3, [r3, #8]
 8041740:	4a52      	ldr	r2, [pc, #328]	; (804188c <HAL_RCC_ClockConfig+0x1c8>)
 8041742:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8041746:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8041748:	4b50      	ldr	r3, [pc, #320]	; (804188c <HAL_RCC_ClockConfig+0x1c8>)
 804174a:	689b      	ldr	r3, [r3, #8]
 804174c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8041750:	687b      	ldr	r3, [r7, #4]
 8041752:	689b      	ldr	r3, [r3, #8]
 8041754:	494d      	ldr	r1, [pc, #308]	; (804188c <HAL_RCC_ClockConfig+0x1c8>)
 8041756:	4313      	orrs	r3, r2
 8041758:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 804175a:	687b      	ldr	r3, [r7, #4]
 804175c:	681b      	ldr	r3, [r3, #0]
 804175e:	f003 0301 	and.w	r3, r3, #1
 8041762:	2b00      	cmp	r3, #0
 8041764:	d040      	beq.n	80417e8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8041766:	687b      	ldr	r3, [r7, #4]
 8041768:	685b      	ldr	r3, [r3, #4]
 804176a:	2b01      	cmp	r3, #1
 804176c:	d107      	bne.n	804177e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 804176e:	4b47      	ldr	r3, [pc, #284]	; (804188c <HAL_RCC_ClockConfig+0x1c8>)
 8041770:	681b      	ldr	r3, [r3, #0]
 8041772:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8041776:	2b00      	cmp	r3, #0
 8041778:	d115      	bne.n	80417a6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 804177a:	2301      	movs	r3, #1
 804177c:	e07f      	b.n	804187e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 804177e:	687b      	ldr	r3, [r7, #4]
 8041780:	685b      	ldr	r3, [r3, #4]
 8041782:	2b02      	cmp	r3, #2
 8041784:	d107      	bne.n	8041796 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8041786:	4b41      	ldr	r3, [pc, #260]	; (804188c <HAL_RCC_ClockConfig+0x1c8>)
 8041788:	681b      	ldr	r3, [r3, #0]
 804178a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 804178e:	2b00      	cmp	r3, #0
 8041790:	d109      	bne.n	80417a6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8041792:	2301      	movs	r3, #1
 8041794:	e073      	b.n	804187e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8041796:	4b3d      	ldr	r3, [pc, #244]	; (804188c <HAL_RCC_ClockConfig+0x1c8>)
 8041798:	681b      	ldr	r3, [r3, #0]
 804179a:	f003 0302 	and.w	r3, r3, #2
 804179e:	2b00      	cmp	r3, #0
 80417a0:	d101      	bne.n	80417a6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80417a2:	2301      	movs	r3, #1
 80417a4:	e06b      	b.n	804187e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80417a6:	4b39      	ldr	r3, [pc, #228]	; (804188c <HAL_RCC_ClockConfig+0x1c8>)
 80417a8:	689b      	ldr	r3, [r3, #8]
 80417aa:	f023 0203 	bic.w	r2, r3, #3
 80417ae:	687b      	ldr	r3, [r7, #4]
 80417b0:	685b      	ldr	r3, [r3, #4]
 80417b2:	4936      	ldr	r1, [pc, #216]	; (804188c <HAL_RCC_ClockConfig+0x1c8>)
 80417b4:	4313      	orrs	r3, r2
 80417b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80417b8:	f7ff f9fa 	bl	8040bb0 <HAL_GetTick>
 80417bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80417be:	e00a      	b.n	80417d6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80417c0:	f7ff f9f6 	bl	8040bb0 <HAL_GetTick>
 80417c4:	4602      	mov	r2, r0
 80417c6:	68fb      	ldr	r3, [r7, #12]
 80417c8:	1ad3      	subs	r3, r2, r3
 80417ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80417ce:	4293      	cmp	r3, r2
 80417d0:	d901      	bls.n	80417d6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80417d2:	2303      	movs	r3, #3
 80417d4:	e053      	b.n	804187e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80417d6:	4b2d      	ldr	r3, [pc, #180]	; (804188c <HAL_RCC_ClockConfig+0x1c8>)
 80417d8:	689b      	ldr	r3, [r3, #8]
 80417da:	f003 020c 	and.w	r2, r3, #12
 80417de:	687b      	ldr	r3, [r7, #4]
 80417e0:	685b      	ldr	r3, [r3, #4]
 80417e2:	009b      	lsls	r3, r3, #2
 80417e4:	429a      	cmp	r2, r3
 80417e6:	d1eb      	bne.n	80417c0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80417e8:	4b27      	ldr	r3, [pc, #156]	; (8041888 <HAL_RCC_ClockConfig+0x1c4>)
 80417ea:	681b      	ldr	r3, [r3, #0]
 80417ec:	f003 030f 	and.w	r3, r3, #15
 80417f0:	683a      	ldr	r2, [r7, #0]
 80417f2:	429a      	cmp	r2, r3
 80417f4:	d210      	bcs.n	8041818 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80417f6:	4b24      	ldr	r3, [pc, #144]	; (8041888 <HAL_RCC_ClockConfig+0x1c4>)
 80417f8:	681b      	ldr	r3, [r3, #0]
 80417fa:	f023 020f 	bic.w	r2, r3, #15
 80417fe:	4922      	ldr	r1, [pc, #136]	; (8041888 <HAL_RCC_ClockConfig+0x1c4>)
 8041800:	683b      	ldr	r3, [r7, #0]
 8041802:	4313      	orrs	r3, r2
 8041804:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8041806:	4b20      	ldr	r3, [pc, #128]	; (8041888 <HAL_RCC_ClockConfig+0x1c4>)
 8041808:	681b      	ldr	r3, [r3, #0]
 804180a:	f003 030f 	and.w	r3, r3, #15
 804180e:	683a      	ldr	r2, [r7, #0]
 8041810:	429a      	cmp	r2, r3
 8041812:	d001      	beq.n	8041818 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8041814:	2301      	movs	r3, #1
 8041816:	e032      	b.n	804187e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8041818:	687b      	ldr	r3, [r7, #4]
 804181a:	681b      	ldr	r3, [r3, #0]
 804181c:	f003 0304 	and.w	r3, r3, #4
 8041820:	2b00      	cmp	r3, #0
 8041822:	d008      	beq.n	8041836 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8041824:	4b19      	ldr	r3, [pc, #100]	; (804188c <HAL_RCC_ClockConfig+0x1c8>)
 8041826:	689b      	ldr	r3, [r3, #8]
 8041828:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 804182c:	687b      	ldr	r3, [r7, #4]
 804182e:	68db      	ldr	r3, [r3, #12]
 8041830:	4916      	ldr	r1, [pc, #88]	; (804188c <HAL_RCC_ClockConfig+0x1c8>)
 8041832:	4313      	orrs	r3, r2
 8041834:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8041836:	687b      	ldr	r3, [r7, #4]
 8041838:	681b      	ldr	r3, [r3, #0]
 804183a:	f003 0308 	and.w	r3, r3, #8
 804183e:	2b00      	cmp	r3, #0
 8041840:	d009      	beq.n	8041856 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8041842:	4b12      	ldr	r3, [pc, #72]	; (804188c <HAL_RCC_ClockConfig+0x1c8>)
 8041844:	689b      	ldr	r3, [r3, #8]
 8041846:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 804184a:	687b      	ldr	r3, [r7, #4]
 804184c:	691b      	ldr	r3, [r3, #16]
 804184e:	00db      	lsls	r3, r3, #3
 8041850:	490e      	ldr	r1, [pc, #56]	; (804188c <HAL_RCC_ClockConfig+0x1c8>)
 8041852:	4313      	orrs	r3, r2
 8041854:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8041856:	f000 f821 	bl	804189c <HAL_RCC_GetSysClockFreq>
 804185a:	4602      	mov	r2, r0
 804185c:	4b0b      	ldr	r3, [pc, #44]	; (804188c <HAL_RCC_ClockConfig+0x1c8>)
 804185e:	689b      	ldr	r3, [r3, #8]
 8041860:	091b      	lsrs	r3, r3, #4
 8041862:	f003 030f 	and.w	r3, r3, #15
 8041866:	490a      	ldr	r1, [pc, #40]	; (8041890 <HAL_RCC_ClockConfig+0x1cc>)
 8041868:	5ccb      	ldrb	r3, [r1, r3]
 804186a:	fa22 f303 	lsr.w	r3, r2, r3
 804186e:	4a09      	ldr	r2, [pc, #36]	; (8041894 <HAL_RCC_ClockConfig+0x1d0>)
 8041870:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8041872:	4b09      	ldr	r3, [pc, #36]	; (8041898 <HAL_RCC_ClockConfig+0x1d4>)
 8041874:	681b      	ldr	r3, [r3, #0]
 8041876:	4618      	mov	r0, r3
 8041878:	f7ff f956 	bl	8040b28 <HAL_InitTick>

  return HAL_OK;
 804187c:	2300      	movs	r3, #0
}
 804187e:	4618      	mov	r0, r3
 8041880:	3710      	adds	r7, #16
 8041882:	46bd      	mov	sp, r7
 8041884:	bd80      	pop	{r7, pc}
 8041886:	bf00      	nop
 8041888:	40023c00 	.word	0x40023c00
 804188c:	40023800 	.word	0x40023800
 8041890:	08043b60 	.word	0x08043b60
 8041894:	20000000 	.word	0x20000000
 8041898:	20000004 	.word	0x20000004

0804189c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 804189c:	b5b0      	push	{r4, r5, r7, lr}
 804189e:	b084      	sub	sp, #16
 80418a0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80418a2:	2100      	movs	r1, #0
 80418a4:	6079      	str	r1, [r7, #4]
 80418a6:	2100      	movs	r1, #0
 80418a8:	60f9      	str	r1, [r7, #12]
 80418aa:	2100      	movs	r1, #0
 80418ac:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 80418ae:	2100      	movs	r1, #0
 80418b0:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80418b2:	4952      	ldr	r1, [pc, #328]	; (80419fc <HAL_RCC_GetSysClockFreq+0x160>)
 80418b4:	6889      	ldr	r1, [r1, #8]
 80418b6:	f001 010c 	and.w	r1, r1, #12
 80418ba:	2908      	cmp	r1, #8
 80418bc:	d00d      	beq.n	80418da <HAL_RCC_GetSysClockFreq+0x3e>
 80418be:	2908      	cmp	r1, #8
 80418c0:	f200 8094 	bhi.w	80419ec <HAL_RCC_GetSysClockFreq+0x150>
 80418c4:	2900      	cmp	r1, #0
 80418c6:	d002      	beq.n	80418ce <HAL_RCC_GetSysClockFreq+0x32>
 80418c8:	2904      	cmp	r1, #4
 80418ca:	d003      	beq.n	80418d4 <HAL_RCC_GetSysClockFreq+0x38>
 80418cc:	e08e      	b.n	80419ec <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80418ce:	4b4c      	ldr	r3, [pc, #304]	; (8041a00 <HAL_RCC_GetSysClockFreq+0x164>)
 80418d0:	60bb      	str	r3, [r7, #8]
      break;
 80418d2:	e08e      	b.n	80419f2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80418d4:	4b4b      	ldr	r3, [pc, #300]	; (8041a04 <HAL_RCC_GetSysClockFreq+0x168>)
 80418d6:	60bb      	str	r3, [r7, #8]
      break;
 80418d8:	e08b      	b.n	80419f2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80418da:	4948      	ldr	r1, [pc, #288]	; (80419fc <HAL_RCC_GetSysClockFreq+0x160>)
 80418dc:	6849      	ldr	r1, [r1, #4]
 80418de:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80418e2:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80418e4:	4945      	ldr	r1, [pc, #276]	; (80419fc <HAL_RCC_GetSysClockFreq+0x160>)
 80418e6:	6849      	ldr	r1, [r1, #4]
 80418e8:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80418ec:	2900      	cmp	r1, #0
 80418ee:	d024      	beq.n	804193a <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80418f0:	4942      	ldr	r1, [pc, #264]	; (80419fc <HAL_RCC_GetSysClockFreq+0x160>)
 80418f2:	6849      	ldr	r1, [r1, #4]
 80418f4:	0989      	lsrs	r1, r1, #6
 80418f6:	4608      	mov	r0, r1
 80418f8:	f04f 0100 	mov.w	r1, #0
 80418fc:	f240 14ff 	movw	r4, #511	; 0x1ff
 8041900:	f04f 0500 	mov.w	r5, #0
 8041904:	ea00 0204 	and.w	r2, r0, r4
 8041908:	ea01 0305 	and.w	r3, r1, r5
 804190c:	493d      	ldr	r1, [pc, #244]	; (8041a04 <HAL_RCC_GetSysClockFreq+0x168>)
 804190e:	fb01 f003 	mul.w	r0, r1, r3
 8041912:	2100      	movs	r1, #0
 8041914:	fb01 f102 	mul.w	r1, r1, r2
 8041918:	1844      	adds	r4, r0, r1
 804191a:	493a      	ldr	r1, [pc, #232]	; (8041a04 <HAL_RCC_GetSysClockFreq+0x168>)
 804191c:	fba2 0101 	umull	r0, r1, r2, r1
 8041920:	1863      	adds	r3, r4, r1
 8041922:	4619      	mov	r1, r3
 8041924:	687b      	ldr	r3, [r7, #4]
 8041926:	461a      	mov	r2, r3
 8041928:	f04f 0300 	mov.w	r3, #0
 804192c:	f7fe fcd8 	bl	80402e0 <__aeabi_uldivmod>
 8041930:	4602      	mov	r2, r0
 8041932:	460b      	mov	r3, r1
 8041934:	4613      	mov	r3, r2
 8041936:	60fb      	str	r3, [r7, #12]
 8041938:	e04a      	b.n	80419d0 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 804193a:	4b30      	ldr	r3, [pc, #192]	; (80419fc <HAL_RCC_GetSysClockFreq+0x160>)
 804193c:	685b      	ldr	r3, [r3, #4]
 804193e:	099b      	lsrs	r3, r3, #6
 8041940:	461a      	mov	r2, r3
 8041942:	f04f 0300 	mov.w	r3, #0
 8041946:	f240 10ff 	movw	r0, #511	; 0x1ff
 804194a:	f04f 0100 	mov.w	r1, #0
 804194e:	ea02 0400 	and.w	r4, r2, r0
 8041952:	ea03 0501 	and.w	r5, r3, r1
 8041956:	4620      	mov	r0, r4
 8041958:	4629      	mov	r1, r5
 804195a:	f04f 0200 	mov.w	r2, #0
 804195e:	f04f 0300 	mov.w	r3, #0
 8041962:	014b      	lsls	r3, r1, #5
 8041964:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8041968:	0142      	lsls	r2, r0, #5
 804196a:	4610      	mov	r0, r2
 804196c:	4619      	mov	r1, r3
 804196e:	1b00      	subs	r0, r0, r4
 8041970:	eb61 0105 	sbc.w	r1, r1, r5
 8041974:	f04f 0200 	mov.w	r2, #0
 8041978:	f04f 0300 	mov.w	r3, #0
 804197c:	018b      	lsls	r3, r1, #6
 804197e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8041982:	0182      	lsls	r2, r0, #6
 8041984:	1a12      	subs	r2, r2, r0
 8041986:	eb63 0301 	sbc.w	r3, r3, r1
 804198a:	f04f 0000 	mov.w	r0, #0
 804198e:	f04f 0100 	mov.w	r1, #0
 8041992:	00d9      	lsls	r1, r3, #3
 8041994:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8041998:	00d0      	lsls	r0, r2, #3
 804199a:	4602      	mov	r2, r0
 804199c:	460b      	mov	r3, r1
 804199e:	1912      	adds	r2, r2, r4
 80419a0:	eb45 0303 	adc.w	r3, r5, r3
 80419a4:	f04f 0000 	mov.w	r0, #0
 80419a8:	f04f 0100 	mov.w	r1, #0
 80419ac:	0299      	lsls	r1, r3, #10
 80419ae:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80419b2:	0290      	lsls	r0, r2, #10
 80419b4:	4602      	mov	r2, r0
 80419b6:	460b      	mov	r3, r1
 80419b8:	4610      	mov	r0, r2
 80419ba:	4619      	mov	r1, r3
 80419bc:	687b      	ldr	r3, [r7, #4]
 80419be:	461a      	mov	r2, r3
 80419c0:	f04f 0300 	mov.w	r3, #0
 80419c4:	f7fe fc8c 	bl	80402e0 <__aeabi_uldivmod>
 80419c8:	4602      	mov	r2, r0
 80419ca:	460b      	mov	r3, r1
 80419cc:	4613      	mov	r3, r2
 80419ce:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80419d0:	4b0a      	ldr	r3, [pc, #40]	; (80419fc <HAL_RCC_GetSysClockFreq+0x160>)
 80419d2:	685b      	ldr	r3, [r3, #4]
 80419d4:	0c1b      	lsrs	r3, r3, #16
 80419d6:	f003 0303 	and.w	r3, r3, #3
 80419da:	3301      	adds	r3, #1
 80419dc:	005b      	lsls	r3, r3, #1
 80419de:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80419e0:	68fa      	ldr	r2, [r7, #12]
 80419e2:	683b      	ldr	r3, [r7, #0]
 80419e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80419e8:	60bb      	str	r3, [r7, #8]
      break;
 80419ea:	e002      	b.n	80419f2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80419ec:	4b04      	ldr	r3, [pc, #16]	; (8041a00 <HAL_RCC_GetSysClockFreq+0x164>)
 80419ee:	60bb      	str	r3, [r7, #8]
      break;
 80419f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80419f2:	68bb      	ldr	r3, [r7, #8]
}
 80419f4:	4618      	mov	r0, r3
 80419f6:	3710      	adds	r7, #16
 80419f8:	46bd      	mov	sp, r7
 80419fa:	bdb0      	pop	{r4, r5, r7, pc}
 80419fc:	40023800 	.word	0x40023800
 8041a00:	00f42400 	.word	0x00f42400
 8041a04:	017d7840 	.word	0x017d7840

08041a08 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8041a08:	b480      	push	{r7}
 8041a0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8041a0c:	4b03      	ldr	r3, [pc, #12]	; (8041a1c <HAL_RCC_GetHCLKFreq+0x14>)
 8041a0e:	681b      	ldr	r3, [r3, #0]
}
 8041a10:	4618      	mov	r0, r3
 8041a12:	46bd      	mov	sp, r7
 8041a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041a18:	4770      	bx	lr
 8041a1a:	bf00      	nop
 8041a1c:	20000000 	.word	0x20000000

08041a20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8041a20:	b580      	push	{r7, lr}
 8041a22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8041a24:	f7ff fff0 	bl	8041a08 <HAL_RCC_GetHCLKFreq>
 8041a28:	4602      	mov	r2, r0
 8041a2a:	4b05      	ldr	r3, [pc, #20]	; (8041a40 <HAL_RCC_GetPCLK1Freq+0x20>)
 8041a2c:	689b      	ldr	r3, [r3, #8]
 8041a2e:	0a9b      	lsrs	r3, r3, #10
 8041a30:	f003 0307 	and.w	r3, r3, #7
 8041a34:	4903      	ldr	r1, [pc, #12]	; (8041a44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8041a36:	5ccb      	ldrb	r3, [r1, r3]
 8041a38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8041a3c:	4618      	mov	r0, r3
 8041a3e:	bd80      	pop	{r7, pc}
 8041a40:	40023800 	.word	0x40023800
 8041a44:	08043b70 	.word	0x08043b70

08041a48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8041a48:	b580      	push	{r7, lr}
 8041a4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8041a4c:	f7ff ffdc 	bl	8041a08 <HAL_RCC_GetHCLKFreq>
 8041a50:	4602      	mov	r2, r0
 8041a52:	4b05      	ldr	r3, [pc, #20]	; (8041a68 <HAL_RCC_GetPCLK2Freq+0x20>)
 8041a54:	689b      	ldr	r3, [r3, #8]
 8041a56:	0b5b      	lsrs	r3, r3, #13
 8041a58:	f003 0307 	and.w	r3, r3, #7
 8041a5c:	4903      	ldr	r1, [pc, #12]	; (8041a6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8041a5e:	5ccb      	ldrb	r3, [r1, r3]
 8041a60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8041a64:	4618      	mov	r0, r3
 8041a66:	bd80      	pop	{r7, pc}
 8041a68:	40023800 	.word	0x40023800
 8041a6c:	08043b70 	.word	0x08043b70

08041a70 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8041a70:	b580      	push	{r7, lr}
 8041a72:	b088      	sub	sp, #32
 8041a74:	af00      	add	r7, sp, #0
 8041a76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8041a78:	2300      	movs	r3, #0
 8041a7a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8041a7c:	2300      	movs	r3, #0
 8041a7e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8041a80:	2300      	movs	r3, #0
 8041a82:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8041a84:	2300      	movs	r3, #0
 8041a86:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8041a88:	2300      	movs	r3, #0
 8041a8a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8041a8c:	687b      	ldr	r3, [r7, #4]
 8041a8e:	681b      	ldr	r3, [r3, #0]
 8041a90:	f003 0301 	and.w	r3, r3, #1
 8041a94:	2b00      	cmp	r3, #0
 8041a96:	d012      	beq.n	8041abe <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8041a98:	4b69      	ldr	r3, [pc, #420]	; (8041c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041a9a:	689b      	ldr	r3, [r3, #8]
 8041a9c:	4a68      	ldr	r2, [pc, #416]	; (8041c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041a9e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8041aa2:	6093      	str	r3, [r2, #8]
 8041aa4:	4b66      	ldr	r3, [pc, #408]	; (8041c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041aa6:	689a      	ldr	r2, [r3, #8]
 8041aa8:	687b      	ldr	r3, [r7, #4]
 8041aaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8041aac:	4964      	ldr	r1, [pc, #400]	; (8041c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041aae:	4313      	orrs	r3, r2
 8041ab0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8041ab2:	687b      	ldr	r3, [r7, #4]
 8041ab4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8041ab6:	2b00      	cmp	r3, #0
 8041ab8:	d101      	bne.n	8041abe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8041aba:	2301      	movs	r3, #1
 8041abc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8041abe:	687b      	ldr	r3, [r7, #4]
 8041ac0:	681b      	ldr	r3, [r3, #0]
 8041ac2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8041ac6:	2b00      	cmp	r3, #0
 8041ac8:	d017      	beq.n	8041afa <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8041aca:	4b5d      	ldr	r3, [pc, #372]	; (8041c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041acc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8041ad0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8041ad4:	687b      	ldr	r3, [r7, #4]
 8041ad6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8041ad8:	4959      	ldr	r1, [pc, #356]	; (8041c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041ada:	4313      	orrs	r3, r2
 8041adc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8041ae0:	687b      	ldr	r3, [r7, #4]
 8041ae2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8041ae4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8041ae8:	d101      	bne.n	8041aee <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8041aea:	2301      	movs	r3, #1
 8041aec:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8041aee:	687b      	ldr	r3, [r7, #4]
 8041af0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8041af2:	2b00      	cmp	r3, #0
 8041af4:	d101      	bne.n	8041afa <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8041af6:	2301      	movs	r3, #1
 8041af8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8041afa:	687b      	ldr	r3, [r7, #4]
 8041afc:	681b      	ldr	r3, [r3, #0]
 8041afe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8041b02:	2b00      	cmp	r3, #0
 8041b04:	d017      	beq.n	8041b36 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8041b06:	4b4e      	ldr	r3, [pc, #312]	; (8041c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041b08:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8041b0c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8041b10:	687b      	ldr	r3, [r7, #4]
 8041b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8041b14:	494a      	ldr	r1, [pc, #296]	; (8041c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041b16:	4313      	orrs	r3, r2
 8041b18:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8041b1c:	687b      	ldr	r3, [r7, #4]
 8041b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8041b20:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8041b24:	d101      	bne.n	8041b2a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8041b26:	2301      	movs	r3, #1
 8041b28:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8041b2a:	687b      	ldr	r3, [r7, #4]
 8041b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8041b2e:	2b00      	cmp	r3, #0
 8041b30:	d101      	bne.n	8041b36 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8041b32:	2301      	movs	r3, #1
 8041b34:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8041b36:	687b      	ldr	r3, [r7, #4]
 8041b38:	681b      	ldr	r3, [r3, #0]
 8041b3a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8041b3e:	2b00      	cmp	r3, #0
 8041b40:	d001      	beq.n	8041b46 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8041b42:	2301      	movs	r3, #1
 8041b44:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8041b46:	687b      	ldr	r3, [r7, #4]
 8041b48:	681b      	ldr	r3, [r3, #0]
 8041b4a:	f003 0320 	and.w	r3, r3, #32
 8041b4e:	2b00      	cmp	r3, #0
 8041b50:	f000 808b 	beq.w	8041c6a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8041b54:	4b3a      	ldr	r3, [pc, #232]	; (8041c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8041b58:	4a39      	ldr	r2, [pc, #228]	; (8041c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041b5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8041b5e:	6413      	str	r3, [r2, #64]	; 0x40
 8041b60:	4b37      	ldr	r3, [pc, #220]	; (8041c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8041b64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8041b68:	60bb      	str	r3, [r7, #8]
 8041b6a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8041b6c:	4b35      	ldr	r3, [pc, #212]	; (8041c44 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8041b6e:	681b      	ldr	r3, [r3, #0]
 8041b70:	4a34      	ldr	r2, [pc, #208]	; (8041c44 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8041b72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8041b76:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8041b78:	f7ff f81a 	bl	8040bb0 <HAL_GetTick>
 8041b7c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8041b7e:	e008      	b.n	8041b92 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8041b80:	f7ff f816 	bl	8040bb0 <HAL_GetTick>
 8041b84:	4602      	mov	r2, r0
 8041b86:	697b      	ldr	r3, [r7, #20]
 8041b88:	1ad3      	subs	r3, r2, r3
 8041b8a:	2b64      	cmp	r3, #100	; 0x64
 8041b8c:	d901      	bls.n	8041b92 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8041b8e:	2303      	movs	r3, #3
 8041b90:	e38f      	b.n	80422b2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8041b92:	4b2c      	ldr	r3, [pc, #176]	; (8041c44 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8041b94:	681b      	ldr	r3, [r3, #0]
 8041b96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8041b9a:	2b00      	cmp	r3, #0
 8041b9c:	d0f0      	beq.n	8041b80 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8041b9e:	4b28      	ldr	r3, [pc, #160]	; (8041c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041ba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8041ba2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8041ba6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8041ba8:	693b      	ldr	r3, [r7, #16]
 8041baa:	2b00      	cmp	r3, #0
 8041bac:	d035      	beq.n	8041c1a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8041bae:	687b      	ldr	r3, [r7, #4]
 8041bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041bb2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8041bb6:	693a      	ldr	r2, [r7, #16]
 8041bb8:	429a      	cmp	r2, r3
 8041bba:	d02e      	beq.n	8041c1a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8041bbc:	4b20      	ldr	r3, [pc, #128]	; (8041c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041bbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8041bc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8041bc4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8041bc6:	4b1e      	ldr	r3, [pc, #120]	; (8041c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041bc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8041bca:	4a1d      	ldr	r2, [pc, #116]	; (8041c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041bcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8041bd0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8041bd2:	4b1b      	ldr	r3, [pc, #108]	; (8041c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041bd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8041bd6:	4a1a      	ldr	r2, [pc, #104]	; (8041c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041bd8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8041bdc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8041bde:	4a18      	ldr	r2, [pc, #96]	; (8041c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041be0:	693b      	ldr	r3, [r7, #16]
 8041be2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8041be4:	4b16      	ldr	r3, [pc, #88]	; (8041c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041be6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8041be8:	f003 0301 	and.w	r3, r3, #1
 8041bec:	2b01      	cmp	r3, #1
 8041bee:	d114      	bne.n	8041c1a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041bf0:	f7fe ffde 	bl	8040bb0 <HAL_GetTick>
 8041bf4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8041bf6:	e00a      	b.n	8041c0e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8041bf8:	f7fe ffda 	bl	8040bb0 <HAL_GetTick>
 8041bfc:	4602      	mov	r2, r0
 8041bfe:	697b      	ldr	r3, [r7, #20]
 8041c00:	1ad3      	subs	r3, r2, r3
 8041c02:	f241 3288 	movw	r2, #5000	; 0x1388
 8041c06:	4293      	cmp	r3, r2
 8041c08:	d901      	bls.n	8041c0e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8041c0a:	2303      	movs	r3, #3
 8041c0c:	e351      	b.n	80422b2 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8041c0e:	4b0c      	ldr	r3, [pc, #48]	; (8041c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041c10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8041c12:	f003 0302 	and.w	r3, r3, #2
 8041c16:	2b00      	cmp	r3, #0
 8041c18:	d0ee      	beq.n	8041bf8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8041c1a:	687b      	ldr	r3, [r7, #4]
 8041c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041c1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8041c22:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8041c26:	d111      	bne.n	8041c4c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8041c28:	4b05      	ldr	r3, [pc, #20]	; (8041c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041c2a:	689b      	ldr	r3, [r3, #8]
 8041c2c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8041c30:	687b      	ldr	r3, [r7, #4]
 8041c32:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8041c34:	4b04      	ldr	r3, [pc, #16]	; (8041c48 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8041c36:	400b      	ands	r3, r1
 8041c38:	4901      	ldr	r1, [pc, #4]	; (8041c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041c3a:	4313      	orrs	r3, r2
 8041c3c:	608b      	str	r3, [r1, #8]
 8041c3e:	e00b      	b.n	8041c58 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8041c40:	40023800 	.word	0x40023800
 8041c44:	40007000 	.word	0x40007000
 8041c48:	0ffffcff 	.word	0x0ffffcff
 8041c4c:	4bb3      	ldr	r3, [pc, #716]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041c4e:	689b      	ldr	r3, [r3, #8]
 8041c50:	4ab2      	ldr	r2, [pc, #712]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041c52:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8041c56:	6093      	str	r3, [r2, #8]
 8041c58:	4bb0      	ldr	r3, [pc, #704]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041c5a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8041c5c:	687b      	ldr	r3, [r7, #4]
 8041c5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041c60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8041c64:	49ad      	ldr	r1, [pc, #692]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041c66:	4313      	orrs	r3, r2
 8041c68:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8041c6a:	687b      	ldr	r3, [r7, #4]
 8041c6c:	681b      	ldr	r3, [r3, #0]
 8041c6e:	f003 0310 	and.w	r3, r3, #16
 8041c72:	2b00      	cmp	r3, #0
 8041c74:	d010      	beq.n	8041c98 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8041c76:	4ba9      	ldr	r3, [pc, #676]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041c78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8041c7c:	4aa7      	ldr	r2, [pc, #668]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041c7e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8041c82:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8041c86:	4ba5      	ldr	r3, [pc, #660]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041c88:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8041c8c:	687b      	ldr	r3, [r7, #4]
 8041c8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8041c90:	49a2      	ldr	r1, [pc, #648]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041c92:	4313      	orrs	r3, r2
 8041c94:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8041c98:	687b      	ldr	r3, [r7, #4]
 8041c9a:	681b      	ldr	r3, [r3, #0]
 8041c9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8041ca0:	2b00      	cmp	r3, #0
 8041ca2:	d00a      	beq.n	8041cba <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8041ca4:	4b9d      	ldr	r3, [pc, #628]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041caa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8041cae:	687b      	ldr	r3, [r7, #4]
 8041cb0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8041cb2:	499a      	ldr	r1, [pc, #616]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041cb4:	4313      	orrs	r3, r2
 8041cb6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8041cba:	687b      	ldr	r3, [r7, #4]
 8041cbc:	681b      	ldr	r3, [r3, #0]
 8041cbe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8041cc2:	2b00      	cmp	r3, #0
 8041cc4:	d00a      	beq.n	8041cdc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8041cc6:	4b95      	ldr	r3, [pc, #596]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041cc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041ccc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8041cd0:	687b      	ldr	r3, [r7, #4]
 8041cd2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8041cd4:	4991      	ldr	r1, [pc, #580]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041cd6:	4313      	orrs	r3, r2
 8041cd8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8041cdc:	687b      	ldr	r3, [r7, #4]
 8041cde:	681b      	ldr	r3, [r3, #0]
 8041ce0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8041ce4:	2b00      	cmp	r3, #0
 8041ce6:	d00a      	beq.n	8041cfe <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8041ce8:	4b8c      	ldr	r3, [pc, #560]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041cea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041cee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8041cf2:	687b      	ldr	r3, [r7, #4]
 8041cf4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8041cf6:	4989      	ldr	r1, [pc, #548]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041cf8:	4313      	orrs	r3, r2
 8041cfa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8041cfe:	687b      	ldr	r3, [r7, #4]
 8041d00:	681b      	ldr	r3, [r3, #0]
 8041d02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8041d06:	2b00      	cmp	r3, #0
 8041d08:	d00a      	beq.n	8041d20 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8041d0a:	4b84      	ldr	r3, [pc, #528]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041d0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041d10:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8041d14:	687b      	ldr	r3, [r7, #4]
 8041d16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8041d18:	4980      	ldr	r1, [pc, #512]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041d1a:	4313      	orrs	r3, r2
 8041d1c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8041d20:	687b      	ldr	r3, [r7, #4]
 8041d22:	681b      	ldr	r3, [r3, #0]
 8041d24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8041d28:	2b00      	cmp	r3, #0
 8041d2a:	d00a      	beq.n	8041d42 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8041d2c:	4b7b      	ldr	r3, [pc, #492]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041d32:	f023 0203 	bic.w	r2, r3, #3
 8041d36:	687b      	ldr	r3, [r7, #4]
 8041d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8041d3a:	4978      	ldr	r1, [pc, #480]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041d3c:	4313      	orrs	r3, r2
 8041d3e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8041d42:	687b      	ldr	r3, [r7, #4]
 8041d44:	681b      	ldr	r3, [r3, #0]
 8041d46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8041d4a:	2b00      	cmp	r3, #0
 8041d4c:	d00a      	beq.n	8041d64 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8041d4e:	4b73      	ldr	r3, [pc, #460]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041d50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041d54:	f023 020c 	bic.w	r2, r3, #12
 8041d58:	687b      	ldr	r3, [r7, #4]
 8041d5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8041d5c:	496f      	ldr	r1, [pc, #444]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041d5e:	4313      	orrs	r3, r2
 8041d60:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8041d64:	687b      	ldr	r3, [r7, #4]
 8041d66:	681b      	ldr	r3, [r3, #0]
 8041d68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8041d6c:	2b00      	cmp	r3, #0
 8041d6e:	d00a      	beq.n	8041d86 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8041d70:	4b6a      	ldr	r3, [pc, #424]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041d72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041d76:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8041d7a:	687b      	ldr	r3, [r7, #4]
 8041d7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8041d7e:	4967      	ldr	r1, [pc, #412]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041d80:	4313      	orrs	r3, r2
 8041d82:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8041d86:	687b      	ldr	r3, [r7, #4]
 8041d88:	681b      	ldr	r3, [r3, #0]
 8041d8a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8041d8e:	2b00      	cmp	r3, #0
 8041d90:	d00a      	beq.n	8041da8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8041d92:	4b62      	ldr	r3, [pc, #392]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041d94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041d98:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8041d9c:	687b      	ldr	r3, [r7, #4]
 8041d9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8041da0:	495e      	ldr	r1, [pc, #376]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041da2:	4313      	orrs	r3, r2
 8041da4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8041da8:	687b      	ldr	r3, [r7, #4]
 8041daa:	681b      	ldr	r3, [r3, #0]
 8041dac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8041db0:	2b00      	cmp	r3, #0
 8041db2:	d00a      	beq.n	8041dca <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8041db4:	4b59      	ldr	r3, [pc, #356]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041db6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041dba:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8041dbe:	687b      	ldr	r3, [r7, #4]
 8041dc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8041dc2:	4956      	ldr	r1, [pc, #344]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041dc4:	4313      	orrs	r3, r2
 8041dc6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8041dca:	687b      	ldr	r3, [r7, #4]
 8041dcc:	681b      	ldr	r3, [r3, #0]
 8041dce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8041dd2:	2b00      	cmp	r3, #0
 8041dd4:	d00a      	beq.n	8041dec <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8041dd6:	4b51      	ldr	r3, [pc, #324]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041dd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041ddc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8041de0:	687b      	ldr	r3, [r7, #4]
 8041de2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8041de4:	494d      	ldr	r1, [pc, #308]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041de6:	4313      	orrs	r3, r2
 8041de8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8041dec:	687b      	ldr	r3, [r7, #4]
 8041dee:	681b      	ldr	r3, [r3, #0]
 8041df0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8041df4:	2b00      	cmp	r3, #0
 8041df6:	d00a      	beq.n	8041e0e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8041df8:	4b48      	ldr	r3, [pc, #288]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041dfe:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8041e02:	687b      	ldr	r3, [r7, #4]
 8041e04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8041e06:	4945      	ldr	r1, [pc, #276]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041e08:	4313      	orrs	r3, r2
 8041e0a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8041e0e:	687b      	ldr	r3, [r7, #4]
 8041e10:	681b      	ldr	r3, [r3, #0]
 8041e12:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8041e16:	2b00      	cmp	r3, #0
 8041e18:	d00a      	beq.n	8041e30 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8041e1a:	4b40      	ldr	r3, [pc, #256]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041e1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041e20:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8041e24:	687b      	ldr	r3, [r7, #4]
 8041e26:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8041e28:	493c      	ldr	r1, [pc, #240]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041e2a:	4313      	orrs	r3, r2
 8041e2c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8041e30:	687b      	ldr	r3, [r7, #4]
 8041e32:	681b      	ldr	r3, [r3, #0]
 8041e34:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8041e38:	2b00      	cmp	r3, #0
 8041e3a:	d00a      	beq.n	8041e52 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8041e3c:	4b37      	ldr	r3, [pc, #220]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041e3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041e42:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8041e46:	687b      	ldr	r3, [r7, #4]
 8041e48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8041e4a:	4934      	ldr	r1, [pc, #208]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041e4c:	4313      	orrs	r3, r2
 8041e4e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8041e52:	687b      	ldr	r3, [r7, #4]
 8041e54:	681b      	ldr	r3, [r3, #0]
 8041e56:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8041e5a:	2b00      	cmp	r3, #0
 8041e5c:	d011      	beq.n	8041e82 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8041e5e:	4b2f      	ldr	r3, [pc, #188]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041e60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041e64:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8041e68:	687b      	ldr	r3, [r7, #4]
 8041e6a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8041e6c:	492b      	ldr	r1, [pc, #172]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041e6e:	4313      	orrs	r3, r2
 8041e70:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8041e74:	687b      	ldr	r3, [r7, #4]
 8041e76:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8041e78:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8041e7c:	d101      	bne.n	8041e82 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8041e7e:	2301      	movs	r3, #1
 8041e80:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8041e82:	687b      	ldr	r3, [r7, #4]
 8041e84:	681b      	ldr	r3, [r3, #0]
 8041e86:	f003 0308 	and.w	r3, r3, #8
 8041e8a:	2b00      	cmp	r3, #0
 8041e8c:	d001      	beq.n	8041e92 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8041e8e:	2301      	movs	r3, #1
 8041e90:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8041e92:	687b      	ldr	r3, [r7, #4]
 8041e94:	681b      	ldr	r3, [r3, #0]
 8041e96:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8041e9a:	2b00      	cmp	r3, #0
 8041e9c:	d00a      	beq.n	8041eb4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8041e9e:	4b1f      	ldr	r3, [pc, #124]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041ea0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041ea4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8041ea8:	687b      	ldr	r3, [r7, #4]
 8041eaa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8041eac:	491b      	ldr	r1, [pc, #108]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041eae:	4313      	orrs	r3, r2
 8041eb0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8041eb4:	687b      	ldr	r3, [r7, #4]
 8041eb6:	681b      	ldr	r3, [r3, #0]
 8041eb8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8041ebc:	2b00      	cmp	r3, #0
 8041ebe:	d00b      	beq.n	8041ed8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8041ec0:	4b16      	ldr	r3, [pc, #88]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041ec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041ec6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8041eca:	687b      	ldr	r3, [r7, #4]
 8041ecc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8041ed0:	4912      	ldr	r1, [pc, #72]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041ed2:	4313      	orrs	r3, r2
 8041ed4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8041ed8:	687b      	ldr	r3, [r7, #4]
 8041eda:	681b      	ldr	r3, [r3, #0]
 8041edc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8041ee0:	2b00      	cmp	r3, #0
 8041ee2:	d00b      	beq.n	8041efc <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8041ee4:	4b0d      	ldr	r3, [pc, #52]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041ee6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041eea:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8041eee:	687b      	ldr	r3, [r7, #4]
 8041ef0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8041ef4:	4909      	ldr	r1, [pc, #36]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041ef6:	4313      	orrs	r3, r2
 8041ef8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8041efc:	687b      	ldr	r3, [r7, #4]
 8041efe:	681b      	ldr	r3, [r3, #0]
 8041f00:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8041f04:	2b00      	cmp	r3, #0
 8041f06:	d00f      	beq.n	8041f28 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8041f08:	4b04      	ldr	r3, [pc, #16]	; (8041f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8041f0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8041f0e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8041f12:	687b      	ldr	r3, [r7, #4]
 8041f14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8041f18:	e002      	b.n	8041f20 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8041f1a:	bf00      	nop
 8041f1c:	40023800 	.word	0x40023800
 8041f20:	4986      	ldr	r1, [pc, #536]	; (804213c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8041f22:	4313      	orrs	r3, r2
 8041f24:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8041f28:	687b      	ldr	r3, [r7, #4]
 8041f2a:	681b      	ldr	r3, [r3, #0]
 8041f2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8041f30:	2b00      	cmp	r3, #0
 8041f32:	d00b      	beq.n	8041f4c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8041f34:	4b81      	ldr	r3, [pc, #516]	; (804213c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8041f36:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8041f3a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8041f3e:	687b      	ldr	r3, [r7, #4]
 8041f40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8041f44:	497d      	ldr	r1, [pc, #500]	; (804213c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8041f46:	4313      	orrs	r3, r2
 8041f48:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8041f4c:	69fb      	ldr	r3, [r7, #28]
 8041f4e:	2b01      	cmp	r3, #1
 8041f50:	d006      	beq.n	8041f60 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8041f52:	687b      	ldr	r3, [r7, #4]
 8041f54:	681b      	ldr	r3, [r3, #0]
 8041f56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8041f5a:	2b00      	cmp	r3, #0
 8041f5c:	f000 80d6 	beq.w	804210c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8041f60:	4b76      	ldr	r3, [pc, #472]	; (804213c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8041f62:	681b      	ldr	r3, [r3, #0]
 8041f64:	4a75      	ldr	r2, [pc, #468]	; (804213c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8041f66:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8041f6a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8041f6c:	f7fe fe20 	bl	8040bb0 <HAL_GetTick>
 8041f70:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8041f72:	e008      	b.n	8041f86 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8041f74:	f7fe fe1c 	bl	8040bb0 <HAL_GetTick>
 8041f78:	4602      	mov	r2, r0
 8041f7a:	697b      	ldr	r3, [r7, #20]
 8041f7c:	1ad3      	subs	r3, r2, r3
 8041f7e:	2b64      	cmp	r3, #100	; 0x64
 8041f80:	d901      	bls.n	8041f86 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8041f82:	2303      	movs	r3, #3
 8041f84:	e195      	b.n	80422b2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8041f86:	4b6d      	ldr	r3, [pc, #436]	; (804213c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8041f88:	681b      	ldr	r3, [r3, #0]
 8041f8a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8041f8e:	2b00      	cmp	r3, #0
 8041f90:	d1f0      	bne.n	8041f74 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8041f92:	687b      	ldr	r3, [r7, #4]
 8041f94:	681b      	ldr	r3, [r3, #0]
 8041f96:	f003 0301 	and.w	r3, r3, #1
 8041f9a:	2b00      	cmp	r3, #0
 8041f9c:	d021      	beq.n	8041fe2 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8041f9e:	687b      	ldr	r3, [r7, #4]
 8041fa0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8041fa2:	2b00      	cmp	r3, #0
 8041fa4:	d11d      	bne.n	8041fe2 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8041fa6:	4b65      	ldr	r3, [pc, #404]	; (804213c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8041fa8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8041fac:	0c1b      	lsrs	r3, r3, #16
 8041fae:	f003 0303 	and.w	r3, r3, #3
 8041fb2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8041fb4:	4b61      	ldr	r3, [pc, #388]	; (804213c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8041fb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8041fba:	0e1b      	lsrs	r3, r3, #24
 8041fbc:	f003 030f 	and.w	r3, r3, #15
 8041fc0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8041fc2:	687b      	ldr	r3, [r7, #4]
 8041fc4:	685b      	ldr	r3, [r3, #4]
 8041fc6:	019a      	lsls	r2, r3, #6
 8041fc8:	693b      	ldr	r3, [r7, #16]
 8041fca:	041b      	lsls	r3, r3, #16
 8041fcc:	431a      	orrs	r2, r3
 8041fce:	68fb      	ldr	r3, [r7, #12]
 8041fd0:	061b      	lsls	r3, r3, #24
 8041fd2:	431a      	orrs	r2, r3
 8041fd4:	687b      	ldr	r3, [r7, #4]
 8041fd6:	689b      	ldr	r3, [r3, #8]
 8041fd8:	071b      	lsls	r3, r3, #28
 8041fda:	4958      	ldr	r1, [pc, #352]	; (804213c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8041fdc:	4313      	orrs	r3, r2
 8041fde:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8041fe2:	687b      	ldr	r3, [r7, #4]
 8041fe4:	681b      	ldr	r3, [r3, #0]
 8041fe6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8041fea:	2b00      	cmp	r3, #0
 8041fec:	d004      	beq.n	8041ff8 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8041fee:	687b      	ldr	r3, [r7, #4]
 8041ff0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8041ff2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8041ff6:	d00a      	beq.n	804200e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8041ff8:	687b      	ldr	r3, [r7, #4]
 8041ffa:	681b      	ldr	r3, [r3, #0]
 8041ffc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8042000:	2b00      	cmp	r3, #0
 8042002:	d02e      	beq.n	8042062 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8042004:	687b      	ldr	r3, [r7, #4]
 8042006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8042008:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 804200c:	d129      	bne.n	8042062 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 804200e:	4b4b      	ldr	r3, [pc, #300]	; (804213c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042010:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8042014:	0c1b      	lsrs	r3, r3, #16
 8042016:	f003 0303 	and.w	r3, r3, #3
 804201a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 804201c:	4b47      	ldr	r3, [pc, #284]	; (804213c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 804201e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8042022:	0f1b      	lsrs	r3, r3, #28
 8042024:	f003 0307 	and.w	r3, r3, #7
 8042028:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 804202a:	687b      	ldr	r3, [r7, #4]
 804202c:	685b      	ldr	r3, [r3, #4]
 804202e:	019a      	lsls	r2, r3, #6
 8042030:	693b      	ldr	r3, [r7, #16]
 8042032:	041b      	lsls	r3, r3, #16
 8042034:	431a      	orrs	r2, r3
 8042036:	687b      	ldr	r3, [r7, #4]
 8042038:	68db      	ldr	r3, [r3, #12]
 804203a:	061b      	lsls	r3, r3, #24
 804203c:	431a      	orrs	r2, r3
 804203e:	68fb      	ldr	r3, [r7, #12]
 8042040:	071b      	lsls	r3, r3, #28
 8042042:	493e      	ldr	r1, [pc, #248]	; (804213c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042044:	4313      	orrs	r3, r2
 8042046:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 804204a:	4b3c      	ldr	r3, [pc, #240]	; (804213c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 804204c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8042050:	f023 021f 	bic.w	r2, r3, #31
 8042054:	687b      	ldr	r3, [r7, #4]
 8042056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8042058:	3b01      	subs	r3, #1
 804205a:	4938      	ldr	r1, [pc, #224]	; (804213c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 804205c:	4313      	orrs	r3, r2
 804205e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8042062:	687b      	ldr	r3, [r7, #4]
 8042064:	681b      	ldr	r3, [r3, #0]
 8042066:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 804206a:	2b00      	cmp	r3, #0
 804206c:	d01d      	beq.n	80420aa <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 804206e:	4b33      	ldr	r3, [pc, #204]	; (804213c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042070:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8042074:	0e1b      	lsrs	r3, r3, #24
 8042076:	f003 030f 	and.w	r3, r3, #15
 804207a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 804207c:	4b2f      	ldr	r3, [pc, #188]	; (804213c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 804207e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8042082:	0f1b      	lsrs	r3, r3, #28
 8042084:	f003 0307 	and.w	r3, r3, #7
 8042088:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 804208a:	687b      	ldr	r3, [r7, #4]
 804208c:	685b      	ldr	r3, [r3, #4]
 804208e:	019a      	lsls	r2, r3, #6
 8042090:	687b      	ldr	r3, [r7, #4]
 8042092:	691b      	ldr	r3, [r3, #16]
 8042094:	041b      	lsls	r3, r3, #16
 8042096:	431a      	orrs	r2, r3
 8042098:	693b      	ldr	r3, [r7, #16]
 804209a:	061b      	lsls	r3, r3, #24
 804209c:	431a      	orrs	r2, r3
 804209e:	68fb      	ldr	r3, [r7, #12]
 80420a0:	071b      	lsls	r3, r3, #28
 80420a2:	4926      	ldr	r1, [pc, #152]	; (804213c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80420a4:	4313      	orrs	r3, r2
 80420a6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80420aa:	687b      	ldr	r3, [r7, #4]
 80420ac:	681b      	ldr	r3, [r3, #0]
 80420ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80420b2:	2b00      	cmp	r3, #0
 80420b4:	d011      	beq.n	80420da <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80420b6:	687b      	ldr	r3, [r7, #4]
 80420b8:	685b      	ldr	r3, [r3, #4]
 80420ba:	019a      	lsls	r2, r3, #6
 80420bc:	687b      	ldr	r3, [r7, #4]
 80420be:	691b      	ldr	r3, [r3, #16]
 80420c0:	041b      	lsls	r3, r3, #16
 80420c2:	431a      	orrs	r2, r3
 80420c4:	687b      	ldr	r3, [r7, #4]
 80420c6:	68db      	ldr	r3, [r3, #12]
 80420c8:	061b      	lsls	r3, r3, #24
 80420ca:	431a      	orrs	r2, r3
 80420cc:	687b      	ldr	r3, [r7, #4]
 80420ce:	689b      	ldr	r3, [r3, #8]
 80420d0:	071b      	lsls	r3, r3, #28
 80420d2:	491a      	ldr	r1, [pc, #104]	; (804213c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80420d4:	4313      	orrs	r3, r2
 80420d6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80420da:	4b18      	ldr	r3, [pc, #96]	; (804213c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80420dc:	681b      	ldr	r3, [r3, #0]
 80420de:	4a17      	ldr	r2, [pc, #92]	; (804213c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80420e0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80420e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80420e6:	f7fe fd63 	bl	8040bb0 <HAL_GetTick>
 80420ea:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80420ec:	e008      	b.n	8042100 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80420ee:	f7fe fd5f 	bl	8040bb0 <HAL_GetTick>
 80420f2:	4602      	mov	r2, r0
 80420f4:	697b      	ldr	r3, [r7, #20]
 80420f6:	1ad3      	subs	r3, r2, r3
 80420f8:	2b64      	cmp	r3, #100	; 0x64
 80420fa:	d901      	bls.n	8042100 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80420fc:	2303      	movs	r3, #3
 80420fe:	e0d8      	b.n	80422b2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8042100:	4b0e      	ldr	r3, [pc, #56]	; (804213c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042102:	681b      	ldr	r3, [r3, #0]
 8042104:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8042108:	2b00      	cmp	r3, #0
 804210a:	d0f0      	beq.n	80420ee <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 804210c:	69bb      	ldr	r3, [r7, #24]
 804210e:	2b01      	cmp	r3, #1
 8042110:	f040 80ce 	bne.w	80422b0 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8042114:	4b09      	ldr	r3, [pc, #36]	; (804213c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042116:	681b      	ldr	r3, [r3, #0]
 8042118:	4a08      	ldr	r2, [pc, #32]	; (804213c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 804211a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 804211e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8042120:	f7fe fd46 	bl	8040bb0 <HAL_GetTick>
 8042124:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8042126:	e00b      	b.n	8042140 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8042128:	f7fe fd42 	bl	8040bb0 <HAL_GetTick>
 804212c:	4602      	mov	r2, r0
 804212e:	697b      	ldr	r3, [r7, #20]
 8042130:	1ad3      	subs	r3, r2, r3
 8042132:	2b64      	cmp	r3, #100	; 0x64
 8042134:	d904      	bls.n	8042140 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8042136:	2303      	movs	r3, #3
 8042138:	e0bb      	b.n	80422b2 <HAL_RCCEx_PeriphCLKConfig+0x842>
 804213a:	bf00      	nop
 804213c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8042140:	4b5e      	ldr	r3, [pc, #376]	; (80422bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042142:	681b      	ldr	r3, [r3, #0]
 8042144:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8042148:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 804214c:	d0ec      	beq.n	8042128 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 804214e:	687b      	ldr	r3, [r7, #4]
 8042150:	681b      	ldr	r3, [r3, #0]
 8042152:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8042156:	2b00      	cmp	r3, #0
 8042158:	d003      	beq.n	8042162 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 804215a:	687b      	ldr	r3, [r7, #4]
 804215c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 804215e:	2b00      	cmp	r3, #0
 8042160:	d009      	beq.n	8042176 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8042162:	687b      	ldr	r3, [r7, #4]
 8042164:	681b      	ldr	r3, [r3, #0]
 8042166:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 804216a:	2b00      	cmp	r3, #0
 804216c:	d02e      	beq.n	80421cc <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 804216e:	687b      	ldr	r3, [r7, #4]
 8042170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8042172:	2b00      	cmp	r3, #0
 8042174:	d12a      	bne.n	80421cc <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8042176:	4b51      	ldr	r3, [pc, #324]	; (80422bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042178:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 804217c:	0c1b      	lsrs	r3, r3, #16
 804217e:	f003 0303 	and.w	r3, r3, #3
 8042182:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8042184:	4b4d      	ldr	r3, [pc, #308]	; (80422bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042186:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 804218a:	0f1b      	lsrs	r3, r3, #28
 804218c:	f003 0307 	and.w	r3, r3, #7
 8042190:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8042192:	687b      	ldr	r3, [r7, #4]
 8042194:	695b      	ldr	r3, [r3, #20]
 8042196:	019a      	lsls	r2, r3, #6
 8042198:	693b      	ldr	r3, [r7, #16]
 804219a:	041b      	lsls	r3, r3, #16
 804219c:	431a      	orrs	r2, r3
 804219e:	687b      	ldr	r3, [r7, #4]
 80421a0:	699b      	ldr	r3, [r3, #24]
 80421a2:	061b      	lsls	r3, r3, #24
 80421a4:	431a      	orrs	r2, r3
 80421a6:	68fb      	ldr	r3, [r7, #12]
 80421a8:	071b      	lsls	r3, r3, #28
 80421aa:	4944      	ldr	r1, [pc, #272]	; (80422bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80421ac:	4313      	orrs	r3, r2
 80421ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80421b2:	4b42      	ldr	r3, [pc, #264]	; (80422bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80421b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80421b8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80421bc:	687b      	ldr	r3, [r7, #4]
 80421be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80421c0:	3b01      	subs	r3, #1
 80421c2:	021b      	lsls	r3, r3, #8
 80421c4:	493d      	ldr	r1, [pc, #244]	; (80422bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80421c6:	4313      	orrs	r3, r2
 80421c8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80421cc:	687b      	ldr	r3, [r7, #4]
 80421ce:	681b      	ldr	r3, [r3, #0]
 80421d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80421d4:	2b00      	cmp	r3, #0
 80421d6:	d022      	beq.n	804221e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80421d8:	687b      	ldr	r3, [r7, #4]
 80421da:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80421dc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80421e0:	d11d      	bne.n	804221e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80421e2:	4b36      	ldr	r3, [pc, #216]	; (80422bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80421e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80421e8:	0e1b      	lsrs	r3, r3, #24
 80421ea:	f003 030f 	and.w	r3, r3, #15
 80421ee:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80421f0:	4b32      	ldr	r3, [pc, #200]	; (80422bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80421f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80421f6:	0f1b      	lsrs	r3, r3, #28
 80421f8:	f003 0307 	and.w	r3, r3, #7
 80421fc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80421fe:	687b      	ldr	r3, [r7, #4]
 8042200:	695b      	ldr	r3, [r3, #20]
 8042202:	019a      	lsls	r2, r3, #6
 8042204:	687b      	ldr	r3, [r7, #4]
 8042206:	6a1b      	ldr	r3, [r3, #32]
 8042208:	041b      	lsls	r3, r3, #16
 804220a:	431a      	orrs	r2, r3
 804220c:	693b      	ldr	r3, [r7, #16]
 804220e:	061b      	lsls	r3, r3, #24
 8042210:	431a      	orrs	r2, r3
 8042212:	68fb      	ldr	r3, [r7, #12]
 8042214:	071b      	lsls	r3, r3, #28
 8042216:	4929      	ldr	r1, [pc, #164]	; (80422bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042218:	4313      	orrs	r3, r2
 804221a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 804221e:	687b      	ldr	r3, [r7, #4]
 8042220:	681b      	ldr	r3, [r3, #0]
 8042222:	f003 0308 	and.w	r3, r3, #8
 8042226:	2b00      	cmp	r3, #0
 8042228:	d028      	beq.n	804227c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 804222a:	4b24      	ldr	r3, [pc, #144]	; (80422bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 804222c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8042230:	0e1b      	lsrs	r3, r3, #24
 8042232:	f003 030f 	and.w	r3, r3, #15
 8042236:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8042238:	4b20      	ldr	r3, [pc, #128]	; (80422bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 804223a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 804223e:	0c1b      	lsrs	r3, r3, #16
 8042240:	f003 0303 	and.w	r3, r3, #3
 8042244:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8042246:	687b      	ldr	r3, [r7, #4]
 8042248:	695b      	ldr	r3, [r3, #20]
 804224a:	019a      	lsls	r2, r3, #6
 804224c:	68fb      	ldr	r3, [r7, #12]
 804224e:	041b      	lsls	r3, r3, #16
 8042250:	431a      	orrs	r2, r3
 8042252:	693b      	ldr	r3, [r7, #16]
 8042254:	061b      	lsls	r3, r3, #24
 8042256:	431a      	orrs	r2, r3
 8042258:	687b      	ldr	r3, [r7, #4]
 804225a:	69db      	ldr	r3, [r3, #28]
 804225c:	071b      	lsls	r3, r3, #28
 804225e:	4917      	ldr	r1, [pc, #92]	; (80422bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042260:	4313      	orrs	r3, r2
 8042262:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8042266:	4b15      	ldr	r3, [pc, #84]	; (80422bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042268:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 804226c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8042270:	687b      	ldr	r3, [r7, #4]
 8042272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8042274:	4911      	ldr	r1, [pc, #68]	; (80422bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042276:	4313      	orrs	r3, r2
 8042278:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 804227c:	4b0f      	ldr	r3, [pc, #60]	; (80422bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 804227e:	681b      	ldr	r3, [r3, #0]
 8042280:	4a0e      	ldr	r2, [pc, #56]	; (80422bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042282:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8042286:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8042288:	f7fe fc92 	bl	8040bb0 <HAL_GetTick>
 804228c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 804228e:	e008      	b.n	80422a2 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8042290:	f7fe fc8e 	bl	8040bb0 <HAL_GetTick>
 8042294:	4602      	mov	r2, r0
 8042296:	697b      	ldr	r3, [r7, #20]
 8042298:	1ad3      	subs	r3, r2, r3
 804229a:	2b64      	cmp	r3, #100	; 0x64
 804229c:	d901      	bls.n	80422a2 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 804229e:	2303      	movs	r3, #3
 80422a0:	e007      	b.n	80422b2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80422a2:	4b06      	ldr	r3, [pc, #24]	; (80422bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80422a4:	681b      	ldr	r3, [r3, #0]
 80422a6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80422aa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80422ae:	d1ef      	bne.n	8042290 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80422b0:	2300      	movs	r3, #0
}
 80422b2:	4618      	mov	r0, r3
 80422b4:	3720      	adds	r7, #32
 80422b6:	46bd      	mov	sp, r7
 80422b8:	bd80      	pop	{r7, pc}
 80422ba:	bf00      	nop
 80422bc:	40023800 	.word	0x40023800

080422c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80422c0:	b580      	push	{r7, lr}
 80422c2:	b082      	sub	sp, #8
 80422c4:	af00      	add	r7, sp, #0
 80422c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80422c8:	687b      	ldr	r3, [r7, #4]
 80422ca:	2b00      	cmp	r3, #0
 80422cc:	d101      	bne.n	80422d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80422ce:	2301      	movs	r3, #1
 80422d0:	e040      	b.n	8042354 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80422d2:	687b      	ldr	r3, [r7, #4]
 80422d4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80422d6:	2b00      	cmp	r3, #0
 80422d8:	d106      	bne.n	80422e8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80422da:	687b      	ldr	r3, [r7, #4]
 80422dc:	2200      	movs	r2, #0
 80422de:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80422e2:	6878      	ldr	r0, [r7, #4]
 80422e4:	f7fe fac2 	bl	804086c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80422e8:	687b      	ldr	r3, [r7, #4]
 80422ea:	2224      	movs	r2, #36	; 0x24
 80422ec:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80422ee:	687b      	ldr	r3, [r7, #4]
 80422f0:	681b      	ldr	r3, [r3, #0]
 80422f2:	681a      	ldr	r2, [r3, #0]
 80422f4:	687b      	ldr	r3, [r7, #4]
 80422f6:	681b      	ldr	r3, [r3, #0]
 80422f8:	f022 0201 	bic.w	r2, r2, #1
 80422fc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80422fe:	6878      	ldr	r0, [r7, #4]
 8042300:	f000 f8c0 	bl	8042484 <UART_SetConfig>
 8042304:	4603      	mov	r3, r0
 8042306:	2b01      	cmp	r3, #1
 8042308:	d101      	bne.n	804230e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 804230a:	2301      	movs	r3, #1
 804230c:	e022      	b.n	8042354 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 804230e:	687b      	ldr	r3, [r7, #4]
 8042310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8042312:	2b00      	cmp	r3, #0
 8042314:	d002      	beq.n	804231c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8042316:	6878      	ldr	r0, [r7, #4]
 8042318:	f000 fb16 	bl	8042948 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 804231c:	687b      	ldr	r3, [r7, #4]
 804231e:	681b      	ldr	r3, [r3, #0]
 8042320:	685a      	ldr	r2, [r3, #4]
 8042322:	687b      	ldr	r3, [r7, #4]
 8042324:	681b      	ldr	r3, [r3, #0]
 8042326:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 804232a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 804232c:	687b      	ldr	r3, [r7, #4]
 804232e:	681b      	ldr	r3, [r3, #0]
 8042330:	689a      	ldr	r2, [r3, #8]
 8042332:	687b      	ldr	r3, [r7, #4]
 8042334:	681b      	ldr	r3, [r3, #0]
 8042336:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 804233a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 804233c:	687b      	ldr	r3, [r7, #4]
 804233e:	681b      	ldr	r3, [r3, #0]
 8042340:	681a      	ldr	r2, [r3, #0]
 8042342:	687b      	ldr	r3, [r7, #4]
 8042344:	681b      	ldr	r3, [r3, #0]
 8042346:	f042 0201 	orr.w	r2, r2, #1
 804234a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 804234c:	6878      	ldr	r0, [r7, #4]
 804234e:	f000 fb9d 	bl	8042a8c <UART_CheckIdleState>
 8042352:	4603      	mov	r3, r0
}
 8042354:	4618      	mov	r0, r3
 8042356:	3708      	adds	r7, #8
 8042358:	46bd      	mov	sp, r7
 804235a:	bd80      	pop	{r7, pc}

0804235c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 804235c:	b580      	push	{r7, lr}
 804235e:	b08a      	sub	sp, #40	; 0x28
 8042360:	af02      	add	r7, sp, #8
 8042362:	60f8      	str	r0, [r7, #12]
 8042364:	60b9      	str	r1, [r7, #8]
 8042366:	603b      	str	r3, [r7, #0]
 8042368:	4613      	mov	r3, r2
 804236a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 804236c:	68fb      	ldr	r3, [r7, #12]
 804236e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8042370:	2b20      	cmp	r3, #32
 8042372:	f040 8081 	bne.w	8042478 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8042376:	68bb      	ldr	r3, [r7, #8]
 8042378:	2b00      	cmp	r3, #0
 804237a:	d002      	beq.n	8042382 <HAL_UART_Transmit+0x26>
 804237c:	88fb      	ldrh	r3, [r7, #6]
 804237e:	2b00      	cmp	r3, #0
 8042380:	d101      	bne.n	8042386 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8042382:	2301      	movs	r3, #1
 8042384:	e079      	b.n	804247a <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8042386:	68fb      	ldr	r3, [r7, #12]
 8042388:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 804238c:	2b01      	cmp	r3, #1
 804238e:	d101      	bne.n	8042394 <HAL_UART_Transmit+0x38>
 8042390:	2302      	movs	r3, #2
 8042392:	e072      	b.n	804247a <HAL_UART_Transmit+0x11e>
 8042394:	68fb      	ldr	r3, [r7, #12]
 8042396:	2201      	movs	r2, #1
 8042398:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 804239c:	68fb      	ldr	r3, [r7, #12]
 804239e:	2200      	movs	r2, #0
 80423a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80423a4:	68fb      	ldr	r3, [r7, #12]
 80423a6:	2221      	movs	r2, #33	; 0x21
 80423a8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80423aa:	f7fe fc01 	bl	8040bb0 <HAL_GetTick>
 80423ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80423b0:	68fb      	ldr	r3, [r7, #12]
 80423b2:	88fa      	ldrh	r2, [r7, #6]
 80423b4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80423b8:	68fb      	ldr	r3, [r7, #12]
 80423ba:	88fa      	ldrh	r2, [r7, #6]
 80423bc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80423c0:	68fb      	ldr	r3, [r7, #12]
 80423c2:	689b      	ldr	r3, [r3, #8]
 80423c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80423c8:	d108      	bne.n	80423dc <HAL_UART_Transmit+0x80>
 80423ca:	68fb      	ldr	r3, [r7, #12]
 80423cc:	691b      	ldr	r3, [r3, #16]
 80423ce:	2b00      	cmp	r3, #0
 80423d0:	d104      	bne.n	80423dc <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80423d2:	2300      	movs	r3, #0
 80423d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80423d6:	68bb      	ldr	r3, [r7, #8]
 80423d8:	61bb      	str	r3, [r7, #24]
 80423da:	e003      	b.n	80423e4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80423dc:	68bb      	ldr	r3, [r7, #8]
 80423de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80423e0:	2300      	movs	r3, #0
 80423e2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80423e4:	68fb      	ldr	r3, [r7, #12]
 80423e6:	2200      	movs	r2, #0
 80423e8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80423ec:	e02c      	b.n	8042448 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80423ee:	683b      	ldr	r3, [r7, #0]
 80423f0:	9300      	str	r3, [sp, #0]
 80423f2:	697b      	ldr	r3, [r7, #20]
 80423f4:	2200      	movs	r2, #0
 80423f6:	2180      	movs	r1, #128	; 0x80
 80423f8:	68f8      	ldr	r0, [r7, #12]
 80423fa:	f000 fb90 	bl	8042b1e <UART_WaitOnFlagUntilTimeout>
 80423fe:	4603      	mov	r3, r0
 8042400:	2b00      	cmp	r3, #0
 8042402:	d001      	beq.n	8042408 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8042404:	2303      	movs	r3, #3
 8042406:	e038      	b.n	804247a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8042408:	69fb      	ldr	r3, [r7, #28]
 804240a:	2b00      	cmp	r3, #0
 804240c:	d10b      	bne.n	8042426 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 804240e:	69bb      	ldr	r3, [r7, #24]
 8042410:	881b      	ldrh	r3, [r3, #0]
 8042412:	461a      	mov	r2, r3
 8042414:	68fb      	ldr	r3, [r7, #12]
 8042416:	681b      	ldr	r3, [r3, #0]
 8042418:	f3c2 0208 	ubfx	r2, r2, #0, #9
 804241c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 804241e:	69bb      	ldr	r3, [r7, #24]
 8042420:	3302      	adds	r3, #2
 8042422:	61bb      	str	r3, [r7, #24]
 8042424:	e007      	b.n	8042436 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8042426:	69fb      	ldr	r3, [r7, #28]
 8042428:	781a      	ldrb	r2, [r3, #0]
 804242a:	68fb      	ldr	r3, [r7, #12]
 804242c:	681b      	ldr	r3, [r3, #0]
 804242e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8042430:	69fb      	ldr	r3, [r7, #28]
 8042432:	3301      	adds	r3, #1
 8042434:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8042436:	68fb      	ldr	r3, [r7, #12]
 8042438:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 804243c:	b29b      	uxth	r3, r3
 804243e:	3b01      	subs	r3, #1
 8042440:	b29a      	uxth	r2, r3
 8042442:	68fb      	ldr	r3, [r7, #12]
 8042444:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8042448:	68fb      	ldr	r3, [r7, #12]
 804244a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 804244e:	b29b      	uxth	r3, r3
 8042450:	2b00      	cmp	r3, #0
 8042452:	d1cc      	bne.n	80423ee <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8042454:	683b      	ldr	r3, [r7, #0]
 8042456:	9300      	str	r3, [sp, #0]
 8042458:	697b      	ldr	r3, [r7, #20]
 804245a:	2200      	movs	r2, #0
 804245c:	2140      	movs	r1, #64	; 0x40
 804245e:	68f8      	ldr	r0, [r7, #12]
 8042460:	f000 fb5d 	bl	8042b1e <UART_WaitOnFlagUntilTimeout>
 8042464:	4603      	mov	r3, r0
 8042466:	2b00      	cmp	r3, #0
 8042468:	d001      	beq.n	804246e <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 804246a:	2303      	movs	r3, #3
 804246c:	e005      	b.n	804247a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 804246e:	68fb      	ldr	r3, [r7, #12]
 8042470:	2220      	movs	r2, #32
 8042472:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8042474:	2300      	movs	r3, #0
 8042476:	e000      	b.n	804247a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8042478:	2302      	movs	r3, #2
  }
}
 804247a:	4618      	mov	r0, r3
 804247c:	3720      	adds	r7, #32
 804247e:	46bd      	mov	sp, r7
 8042480:	bd80      	pop	{r7, pc}
	...

08042484 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8042484:	b580      	push	{r7, lr}
 8042486:	b088      	sub	sp, #32
 8042488:	af00      	add	r7, sp, #0
 804248a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 804248c:	2300      	movs	r3, #0
 804248e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8042490:	687b      	ldr	r3, [r7, #4]
 8042492:	689a      	ldr	r2, [r3, #8]
 8042494:	687b      	ldr	r3, [r7, #4]
 8042496:	691b      	ldr	r3, [r3, #16]
 8042498:	431a      	orrs	r2, r3
 804249a:	687b      	ldr	r3, [r7, #4]
 804249c:	695b      	ldr	r3, [r3, #20]
 804249e:	431a      	orrs	r2, r3
 80424a0:	687b      	ldr	r3, [r7, #4]
 80424a2:	69db      	ldr	r3, [r3, #28]
 80424a4:	4313      	orrs	r3, r2
 80424a6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80424a8:	687b      	ldr	r3, [r7, #4]
 80424aa:	681b      	ldr	r3, [r3, #0]
 80424ac:	681a      	ldr	r2, [r3, #0]
 80424ae:	4ba7      	ldr	r3, [pc, #668]	; (804274c <UART_SetConfig+0x2c8>)
 80424b0:	4013      	ands	r3, r2
 80424b2:	687a      	ldr	r2, [r7, #4]
 80424b4:	6812      	ldr	r2, [r2, #0]
 80424b6:	6979      	ldr	r1, [r7, #20]
 80424b8:	430b      	orrs	r3, r1
 80424ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80424bc:	687b      	ldr	r3, [r7, #4]
 80424be:	681b      	ldr	r3, [r3, #0]
 80424c0:	685b      	ldr	r3, [r3, #4]
 80424c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80424c6:	687b      	ldr	r3, [r7, #4]
 80424c8:	68da      	ldr	r2, [r3, #12]
 80424ca:	687b      	ldr	r3, [r7, #4]
 80424cc:	681b      	ldr	r3, [r3, #0]
 80424ce:	430a      	orrs	r2, r1
 80424d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80424d2:	687b      	ldr	r3, [r7, #4]
 80424d4:	699b      	ldr	r3, [r3, #24]
 80424d6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80424d8:	687b      	ldr	r3, [r7, #4]
 80424da:	6a1b      	ldr	r3, [r3, #32]
 80424dc:	697a      	ldr	r2, [r7, #20]
 80424de:	4313      	orrs	r3, r2
 80424e0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80424e2:	687b      	ldr	r3, [r7, #4]
 80424e4:	681b      	ldr	r3, [r3, #0]
 80424e6:	689b      	ldr	r3, [r3, #8]
 80424e8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80424ec:	687b      	ldr	r3, [r7, #4]
 80424ee:	681b      	ldr	r3, [r3, #0]
 80424f0:	697a      	ldr	r2, [r7, #20]
 80424f2:	430a      	orrs	r2, r1
 80424f4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80424f6:	687b      	ldr	r3, [r7, #4]
 80424f8:	681b      	ldr	r3, [r3, #0]
 80424fa:	4a95      	ldr	r2, [pc, #596]	; (8042750 <UART_SetConfig+0x2cc>)
 80424fc:	4293      	cmp	r3, r2
 80424fe:	d120      	bne.n	8042542 <UART_SetConfig+0xbe>
 8042500:	4b94      	ldr	r3, [pc, #592]	; (8042754 <UART_SetConfig+0x2d0>)
 8042502:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8042506:	f003 0303 	and.w	r3, r3, #3
 804250a:	2b03      	cmp	r3, #3
 804250c:	d816      	bhi.n	804253c <UART_SetConfig+0xb8>
 804250e:	a201      	add	r2, pc, #4	; (adr r2, 8042514 <UART_SetConfig+0x90>)
 8042510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8042514:	08042525 	.word	0x08042525
 8042518:	08042531 	.word	0x08042531
 804251c:	0804252b 	.word	0x0804252b
 8042520:	08042537 	.word	0x08042537
 8042524:	2301      	movs	r3, #1
 8042526:	77fb      	strb	r3, [r7, #31]
 8042528:	e14f      	b.n	80427ca <UART_SetConfig+0x346>
 804252a:	2302      	movs	r3, #2
 804252c:	77fb      	strb	r3, [r7, #31]
 804252e:	e14c      	b.n	80427ca <UART_SetConfig+0x346>
 8042530:	2304      	movs	r3, #4
 8042532:	77fb      	strb	r3, [r7, #31]
 8042534:	e149      	b.n	80427ca <UART_SetConfig+0x346>
 8042536:	2308      	movs	r3, #8
 8042538:	77fb      	strb	r3, [r7, #31]
 804253a:	e146      	b.n	80427ca <UART_SetConfig+0x346>
 804253c:	2310      	movs	r3, #16
 804253e:	77fb      	strb	r3, [r7, #31]
 8042540:	e143      	b.n	80427ca <UART_SetConfig+0x346>
 8042542:	687b      	ldr	r3, [r7, #4]
 8042544:	681b      	ldr	r3, [r3, #0]
 8042546:	4a84      	ldr	r2, [pc, #528]	; (8042758 <UART_SetConfig+0x2d4>)
 8042548:	4293      	cmp	r3, r2
 804254a:	d132      	bne.n	80425b2 <UART_SetConfig+0x12e>
 804254c:	4b81      	ldr	r3, [pc, #516]	; (8042754 <UART_SetConfig+0x2d0>)
 804254e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8042552:	f003 030c 	and.w	r3, r3, #12
 8042556:	2b0c      	cmp	r3, #12
 8042558:	d828      	bhi.n	80425ac <UART_SetConfig+0x128>
 804255a:	a201      	add	r2, pc, #4	; (adr r2, 8042560 <UART_SetConfig+0xdc>)
 804255c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8042560:	08042595 	.word	0x08042595
 8042564:	080425ad 	.word	0x080425ad
 8042568:	080425ad 	.word	0x080425ad
 804256c:	080425ad 	.word	0x080425ad
 8042570:	080425a1 	.word	0x080425a1
 8042574:	080425ad 	.word	0x080425ad
 8042578:	080425ad 	.word	0x080425ad
 804257c:	080425ad 	.word	0x080425ad
 8042580:	0804259b 	.word	0x0804259b
 8042584:	080425ad 	.word	0x080425ad
 8042588:	080425ad 	.word	0x080425ad
 804258c:	080425ad 	.word	0x080425ad
 8042590:	080425a7 	.word	0x080425a7
 8042594:	2300      	movs	r3, #0
 8042596:	77fb      	strb	r3, [r7, #31]
 8042598:	e117      	b.n	80427ca <UART_SetConfig+0x346>
 804259a:	2302      	movs	r3, #2
 804259c:	77fb      	strb	r3, [r7, #31]
 804259e:	e114      	b.n	80427ca <UART_SetConfig+0x346>
 80425a0:	2304      	movs	r3, #4
 80425a2:	77fb      	strb	r3, [r7, #31]
 80425a4:	e111      	b.n	80427ca <UART_SetConfig+0x346>
 80425a6:	2308      	movs	r3, #8
 80425a8:	77fb      	strb	r3, [r7, #31]
 80425aa:	e10e      	b.n	80427ca <UART_SetConfig+0x346>
 80425ac:	2310      	movs	r3, #16
 80425ae:	77fb      	strb	r3, [r7, #31]
 80425b0:	e10b      	b.n	80427ca <UART_SetConfig+0x346>
 80425b2:	687b      	ldr	r3, [r7, #4]
 80425b4:	681b      	ldr	r3, [r3, #0]
 80425b6:	4a69      	ldr	r2, [pc, #420]	; (804275c <UART_SetConfig+0x2d8>)
 80425b8:	4293      	cmp	r3, r2
 80425ba:	d120      	bne.n	80425fe <UART_SetConfig+0x17a>
 80425bc:	4b65      	ldr	r3, [pc, #404]	; (8042754 <UART_SetConfig+0x2d0>)
 80425be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80425c2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80425c6:	2b30      	cmp	r3, #48	; 0x30
 80425c8:	d013      	beq.n	80425f2 <UART_SetConfig+0x16e>
 80425ca:	2b30      	cmp	r3, #48	; 0x30
 80425cc:	d814      	bhi.n	80425f8 <UART_SetConfig+0x174>
 80425ce:	2b20      	cmp	r3, #32
 80425d0:	d009      	beq.n	80425e6 <UART_SetConfig+0x162>
 80425d2:	2b20      	cmp	r3, #32
 80425d4:	d810      	bhi.n	80425f8 <UART_SetConfig+0x174>
 80425d6:	2b00      	cmp	r3, #0
 80425d8:	d002      	beq.n	80425e0 <UART_SetConfig+0x15c>
 80425da:	2b10      	cmp	r3, #16
 80425dc:	d006      	beq.n	80425ec <UART_SetConfig+0x168>
 80425de:	e00b      	b.n	80425f8 <UART_SetConfig+0x174>
 80425e0:	2300      	movs	r3, #0
 80425e2:	77fb      	strb	r3, [r7, #31]
 80425e4:	e0f1      	b.n	80427ca <UART_SetConfig+0x346>
 80425e6:	2302      	movs	r3, #2
 80425e8:	77fb      	strb	r3, [r7, #31]
 80425ea:	e0ee      	b.n	80427ca <UART_SetConfig+0x346>
 80425ec:	2304      	movs	r3, #4
 80425ee:	77fb      	strb	r3, [r7, #31]
 80425f0:	e0eb      	b.n	80427ca <UART_SetConfig+0x346>
 80425f2:	2308      	movs	r3, #8
 80425f4:	77fb      	strb	r3, [r7, #31]
 80425f6:	e0e8      	b.n	80427ca <UART_SetConfig+0x346>
 80425f8:	2310      	movs	r3, #16
 80425fa:	77fb      	strb	r3, [r7, #31]
 80425fc:	e0e5      	b.n	80427ca <UART_SetConfig+0x346>
 80425fe:	687b      	ldr	r3, [r7, #4]
 8042600:	681b      	ldr	r3, [r3, #0]
 8042602:	4a57      	ldr	r2, [pc, #348]	; (8042760 <UART_SetConfig+0x2dc>)
 8042604:	4293      	cmp	r3, r2
 8042606:	d120      	bne.n	804264a <UART_SetConfig+0x1c6>
 8042608:	4b52      	ldr	r3, [pc, #328]	; (8042754 <UART_SetConfig+0x2d0>)
 804260a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 804260e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8042612:	2bc0      	cmp	r3, #192	; 0xc0
 8042614:	d013      	beq.n	804263e <UART_SetConfig+0x1ba>
 8042616:	2bc0      	cmp	r3, #192	; 0xc0
 8042618:	d814      	bhi.n	8042644 <UART_SetConfig+0x1c0>
 804261a:	2b80      	cmp	r3, #128	; 0x80
 804261c:	d009      	beq.n	8042632 <UART_SetConfig+0x1ae>
 804261e:	2b80      	cmp	r3, #128	; 0x80
 8042620:	d810      	bhi.n	8042644 <UART_SetConfig+0x1c0>
 8042622:	2b00      	cmp	r3, #0
 8042624:	d002      	beq.n	804262c <UART_SetConfig+0x1a8>
 8042626:	2b40      	cmp	r3, #64	; 0x40
 8042628:	d006      	beq.n	8042638 <UART_SetConfig+0x1b4>
 804262a:	e00b      	b.n	8042644 <UART_SetConfig+0x1c0>
 804262c:	2300      	movs	r3, #0
 804262e:	77fb      	strb	r3, [r7, #31]
 8042630:	e0cb      	b.n	80427ca <UART_SetConfig+0x346>
 8042632:	2302      	movs	r3, #2
 8042634:	77fb      	strb	r3, [r7, #31]
 8042636:	e0c8      	b.n	80427ca <UART_SetConfig+0x346>
 8042638:	2304      	movs	r3, #4
 804263a:	77fb      	strb	r3, [r7, #31]
 804263c:	e0c5      	b.n	80427ca <UART_SetConfig+0x346>
 804263e:	2308      	movs	r3, #8
 8042640:	77fb      	strb	r3, [r7, #31]
 8042642:	e0c2      	b.n	80427ca <UART_SetConfig+0x346>
 8042644:	2310      	movs	r3, #16
 8042646:	77fb      	strb	r3, [r7, #31]
 8042648:	e0bf      	b.n	80427ca <UART_SetConfig+0x346>
 804264a:	687b      	ldr	r3, [r7, #4]
 804264c:	681b      	ldr	r3, [r3, #0]
 804264e:	4a45      	ldr	r2, [pc, #276]	; (8042764 <UART_SetConfig+0x2e0>)
 8042650:	4293      	cmp	r3, r2
 8042652:	d125      	bne.n	80426a0 <UART_SetConfig+0x21c>
 8042654:	4b3f      	ldr	r3, [pc, #252]	; (8042754 <UART_SetConfig+0x2d0>)
 8042656:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 804265a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 804265e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8042662:	d017      	beq.n	8042694 <UART_SetConfig+0x210>
 8042664:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8042668:	d817      	bhi.n	804269a <UART_SetConfig+0x216>
 804266a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 804266e:	d00b      	beq.n	8042688 <UART_SetConfig+0x204>
 8042670:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8042674:	d811      	bhi.n	804269a <UART_SetConfig+0x216>
 8042676:	2b00      	cmp	r3, #0
 8042678:	d003      	beq.n	8042682 <UART_SetConfig+0x1fe>
 804267a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 804267e:	d006      	beq.n	804268e <UART_SetConfig+0x20a>
 8042680:	e00b      	b.n	804269a <UART_SetConfig+0x216>
 8042682:	2300      	movs	r3, #0
 8042684:	77fb      	strb	r3, [r7, #31]
 8042686:	e0a0      	b.n	80427ca <UART_SetConfig+0x346>
 8042688:	2302      	movs	r3, #2
 804268a:	77fb      	strb	r3, [r7, #31]
 804268c:	e09d      	b.n	80427ca <UART_SetConfig+0x346>
 804268e:	2304      	movs	r3, #4
 8042690:	77fb      	strb	r3, [r7, #31]
 8042692:	e09a      	b.n	80427ca <UART_SetConfig+0x346>
 8042694:	2308      	movs	r3, #8
 8042696:	77fb      	strb	r3, [r7, #31]
 8042698:	e097      	b.n	80427ca <UART_SetConfig+0x346>
 804269a:	2310      	movs	r3, #16
 804269c:	77fb      	strb	r3, [r7, #31]
 804269e:	e094      	b.n	80427ca <UART_SetConfig+0x346>
 80426a0:	687b      	ldr	r3, [r7, #4]
 80426a2:	681b      	ldr	r3, [r3, #0]
 80426a4:	4a30      	ldr	r2, [pc, #192]	; (8042768 <UART_SetConfig+0x2e4>)
 80426a6:	4293      	cmp	r3, r2
 80426a8:	d125      	bne.n	80426f6 <UART_SetConfig+0x272>
 80426aa:	4b2a      	ldr	r3, [pc, #168]	; (8042754 <UART_SetConfig+0x2d0>)
 80426ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80426b0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80426b4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80426b8:	d017      	beq.n	80426ea <UART_SetConfig+0x266>
 80426ba:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80426be:	d817      	bhi.n	80426f0 <UART_SetConfig+0x26c>
 80426c0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80426c4:	d00b      	beq.n	80426de <UART_SetConfig+0x25a>
 80426c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80426ca:	d811      	bhi.n	80426f0 <UART_SetConfig+0x26c>
 80426cc:	2b00      	cmp	r3, #0
 80426ce:	d003      	beq.n	80426d8 <UART_SetConfig+0x254>
 80426d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80426d4:	d006      	beq.n	80426e4 <UART_SetConfig+0x260>
 80426d6:	e00b      	b.n	80426f0 <UART_SetConfig+0x26c>
 80426d8:	2301      	movs	r3, #1
 80426da:	77fb      	strb	r3, [r7, #31]
 80426dc:	e075      	b.n	80427ca <UART_SetConfig+0x346>
 80426de:	2302      	movs	r3, #2
 80426e0:	77fb      	strb	r3, [r7, #31]
 80426e2:	e072      	b.n	80427ca <UART_SetConfig+0x346>
 80426e4:	2304      	movs	r3, #4
 80426e6:	77fb      	strb	r3, [r7, #31]
 80426e8:	e06f      	b.n	80427ca <UART_SetConfig+0x346>
 80426ea:	2308      	movs	r3, #8
 80426ec:	77fb      	strb	r3, [r7, #31]
 80426ee:	e06c      	b.n	80427ca <UART_SetConfig+0x346>
 80426f0:	2310      	movs	r3, #16
 80426f2:	77fb      	strb	r3, [r7, #31]
 80426f4:	e069      	b.n	80427ca <UART_SetConfig+0x346>
 80426f6:	687b      	ldr	r3, [r7, #4]
 80426f8:	681b      	ldr	r3, [r3, #0]
 80426fa:	4a1c      	ldr	r2, [pc, #112]	; (804276c <UART_SetConfig+0x2e8>)
 80426fc:	4293      	cmp	r3, r2
 80426fe:	d137      	bne.n	8042770 <UART_SetConfig+0x2ec>
 8042700:	4b14      	ldr	r3, [pc, #80]	; (8042754 <UART_SetConfig+0x2d0>)
 8042702:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8042706:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 804270a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 804270e:	d017      	beq.n	8042740 <UART_SetConfig+0x2bc>
 8042710:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8042714:	d817      	bhi.n	8042746 <UART_SetConfig+0x2c2>
 8042716:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 804271a:	d00b      	beq.n	8042734 <UART_SetConfig+0x2b0>
 804271c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8042720:	d811      	bhi.n	8042746 <UART_SetConfig+0x2c2>
 8042722:	2b00      	cmp	r3, #0
 8042724:	d003      	beq.n	804272e <UART_SetConfig+0x2aa>
 8042726:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 804272a:	d006      	beq.n	804273a <UART_SetConfig+0x2b6>
 804272c:	e00b      	b.n	8042746 <UART_SetConfig+0x2c2>
 804272e:	2300      	movs	r3, #0
 8042730:	77fb      	strb	r3, [r7, #31]
 8042732:	e04a      	b.n	80427ca <UART_SetConfig+0x346>
 8042734:	2302      	movs	r3, #2
 8042736:	77fb      	strb	r3, [r7, #31]
 8042738:	e047      	b.n	80427ca <UART_SetConfig+0x346>
 804273a:	2304      	movs	r3, #4
 804273c:	77fb      	strb	r3, [r7, #31]
 804273e:	e044      	b.n	80427ca <UART_SetConfig+0x346>
 8042740:	2308      	movs	r3, #8
 8042742:	77fb      	strb	r3, [r7, #31]
 8042744:	e041      	b.n	80427ca <UART_SetConfig+0x346>
 8042746:	2310      	movs	r3, #16
 8042748:	77fb      	strb	r3, [r7, #31]
 804274a:	e03e      	b.n	80427ca <UART_SetConfig+0x346>
 804274c:	efff69f3 	.word	0xefff69f3
 8042750:	40011000 	.word	0x40011000
 8042754:	40023800 	.word	0x40023800
 8042758:	40004400 	.word	0x40004400
 804275c:	40004800 	.word	0x40004800
 8042760:	40004c00 	.word	0x40004c00
 8042764:	40005000 	.word	0x40005000
 8042768:	40011400 	.word	0x40011400
 804276c:	40007800 	.word	0x40007800
 8042770:	687b      	ldr	r3, [r7, #4]
 8042772:	681b      	ldr	r3, [r3, #0]
 8042774:	4a71      	ldr	r2, [pc, #452]	; (804293c <UART_SetConfig+0x4b8>)
 8042776:	4293      	cmp	r3, r2
 8042778:	d125      	bne.n	80427c6 <UART_SetConfig+0x342>
 804277a:	4b71      	ldr	r3, [pc, #452]	; (8042940 <UART_SetConfig+0x4bc>)
 804277c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8042780:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8042784:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8042788:	d017      	beq.n	80427ba <UART_SetConfig+0x336>
 804278a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 804278e:	d817      	bhi.n	80427c0 <UART_SetConfig+0x33c>
 8042790:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8042794:	d00b      	beq.n	80427ae <UART_SetConfig+0x32a>
 8042796:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 804279a:	d811      	bhi.n	80427c0 <UART_SetConfig+0x33c>
 804279c:	2b00      	cmp	r3, #0
 804279e:	d003      	beq.n	80427a8 <UART_SetConfig+0x324>
 80427a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80427a4:	d006      	beq.n	80427b4 <UART_SetConfig+0x330>
 80427a6:	e00b      	b.n	80427c0 <UART_SetConfig+0x33c>
 80427a8:	2300      	movs	r3, #0
 80427aa:	77fb      	strb	r3, [r7, #31]
 80427ac:	e00d      	b.n	80427ca <UART_SetConfig+0x346>
 80427ae:	2302      	movs	r3, #2
 80427b0:	77fb      	strb	r3, [r7, #31]
 80427b2:	e00a      	b.n	80427ca <UART_SetConfig+0x346>
 80427b4:	2304      	movs	r3, #4
 80427b6:	77fb      	strb	r3, [r7, #31]
 80427b8:	e007      	b.n	80427ca <UART_SetConfig+0x346>
 80427ba:	2308      	movs	r3, #8
 80427bc:	77fb      	strb	r3, [r7, #31]
 80427be:	e004      	b.n	80427ca <UART_SetConfig+0x346>
 80427c0:	2310      	movs	r3, #16
 80427c2:	77fb      	strb	r3, [r7, #31]
 80427c4:	e001      	b.n	80427ca <UART_SetConfig+0x346>
 80427c6:	2310      	movs	r3, #16
 80427c8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80427ca:	687b      	ldr	r3, [r7, #4]
 80427cc:	69db      	ldr	r3, [r3, #28]
 80427ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80427d2:	d15b      	bne.n	804288c <UART_SetConfig+0x408>
  {
    switch (clocksource)
 80427d4:	7ffb      	ldrb	r3, [r7, #31]
 80427d6:	2b08      	cmp	r3, #8
 80427d8:	d827      	bhi.n	804282a <UART_SetConfig+0x3a6>
 80427da:	a201      	add	r2, pc, #4	; (adr r2, 80427e0 <UART_SetConfig+0x35c>)
 80427dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80427e0:	08042805 	.word	0x08042805
 80427e4:	0804280d 	.word	0x0804280d
 80427e8:	08042815 	.word	0x08042815
 80427ec:	0804282b 	.word	0x0804282b
 80427f0:	0804281b 	.word	0x0804281b
 80427f4:	0804282b 	.word	0x0804282b
 80427f8:	0804282b 	.word	0x0804282b
 80427fc:	0804282b 	.word	0x0804282b
 8042800:	08042823 	.word	0x08042823
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8042804:	f7ff f90c 	bl	8041a20 <HAL_RCC_GetPCLK1Freq>
 8042808:	61b8      	str	r0, [r7, #24]
        break;
 804280a:	e013      	b.n	8042834 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 804280c:	f7ff f91c 	bl	8041a48 <HAL_RCC_GetPCLK2Freq>
 8042810:	61b8      	str	r0, [r7, #24]
        break;
 8042812:	e00f      	b.n	8042834 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8042814:	4b4b      	ldr	r3, [pc, #300]	; (8042944 <UART_SetConfig+0x4c0>)
 8042816:	61bb      	str	r3, [r7, #24]
        break;
 8042818:	e00c      	b.n	8042834 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 804281a:	f7ff f83f 	bl	804189c <HAL_RCC_GetSysClockFreq>
 804281e:	61b8      	str	r0, [r7, #24]
        break;
 8042820:	e008      	b.n	8042834 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8042822:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8042826:	61bb      	str	r3, [r7, #24]
        break;
 8042828:	e004      	b.n	8042834 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 804282a:	2300      	movs	r3, #0
 804282c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 804282e:	2301      	movs	r3, #1
 8042830:	77bb      	strb	r3, [r7, #30]
        break;
 8042832:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8042834:	69bb      	ldr	r3, [r7, #24]
 8042836:	2b00      	cmp	r3, #0
 8042838:	d074      	beq.n	8042924 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 804283a:	69bb      	ldr	r3, [r7, #24]
 804283c:	005a      	lsls	r2, r3, #1
 804283e:	687b      	ldr	r3, [r7, #4]
 8042840:	685b      	ldr	r3, [r3, #4]
 8042842:	085b      	lsrs	r3, r3, #1
 8042844:	441a      	add	r2, r3
 8042846:	687b      	ldr	r3, [r7, #4]
 8042848:	685b      	ldr	r3, [r3, #4]
 804284a:	fbb2 f3f3 	udiv	r3, r2, r3
 804284e:	b29b      	uxth	r3, r3
 8042850:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8042852:	693b      	ldr	r3, [r7, #16]
 8042854:	2b0f      	cmp	r3, #15
 8042856:	d916      	bls.n	8042886 <UART_SetConfig+0x402>
 8042858:	693b      	ldr	r3, [r7, #16]
 804285a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 804285e:	d212      	bcs.n	8042886 <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8042860:	693b      	ldr	r3, [r7, #16]
 8042862:	b29b      	uxth	r3, r3
 8042864:	f023 030f 	bic.w	r3, r3, #15
 8042868:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 804286a:	693b      	ldr	r3, [r7, #16]
 804286c:	085b      	lsrs	r3, r3, #1
 804286e:	b29b      	uxth	r3, r3
 8042870:	f003 0307 	and.w	r3, r3, #7
 8042874:	b29a      	uxth	r2, r3
 8042876:	89fb      	ldrh	r3, [r7, #14]
 8042878:	4313      	orrs	r3, r2
 804287a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 804287c:	687b      	ldr	r3, [r7, #4]
 804287e:	681b      	ldr	r3, [r3, #0]
 8042880:	89fa      	ldrh	r2, [r7, #14]
 8042882:	60da      	str	r2, [r3, #12]
 8042884:	e04e      	b.n	8042924 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8042886:	2301      	movs	r3, #1
 8042888:	77bb      	strb	r3, [r7, #30]
 804288a:	e04b      	b.n	8042924 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 804288c:	7ffb      	ldrb	r3, [r7, #31]
 804288e:	2b08      	cmp	r3, #8
 8042890:	d827      	bhi.n	80428e2 <UART_SetConfig+0x45e>
 8042892:	a201      	add	r2, pc, #4	; (adr r2, 8042898 <UART_SetConfig+0x414>)
 8042894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8042898:	080428bd 	.word	0x080428bd
 804289c:	080428c5 	.word	0x080428c5
 80428a0:	080428cd 	.word	0x080428cd
 80428a4:	080428e3 	.word	0x080428e3
 80428a8:	080428d3 	.word	0x080428d3
 80428ac:	080428e3 	.word	0x080428e3
 80428b0:	080428e3 	.word	0x080428e3
 80428b4:	080428e3 	.word	0x080428e3
 80428b8:	080428db 	.word	0x080428db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80428bc:	f7ff f8b0 	bl	8041a20 <HAL_RCC_GetPCLK1Freq>
 80428c0:	61b8      	str	r0, [r7, #24]
        break;
 80428c2:	e013      	b.n	80428ec <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80428c4:	f7ff f8c0 	bl	8041a48 <HAL_RCC_GetPCLK2Freq>
 80428c8:	61b8      	str	r0, [r7, #24]
        break;
 80428ca:	e00f      	b.n	80428ec <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80428cc:	4b1d      	ldr	r3, [pc, #116]	; (8042944 <UART_SetConfig+0x4c0>)
 80428ce:	61bb      	str	r3, [r7, #24]
        break;
 80428d0:	e00c      	b.n	80428ec <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80428d2:	f7fe ffe3 	bl	804189c <HAL_RCC_GetSysClockFreq>
 80428d6:	61b8      	str	r0, [r7, #24]
        break;
 80428d8:	e008      	b.n	80428ec <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80428da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80428de:	61bb      	str	r3, [r7, #24]
        break;
 80428e0:	e004      	b.n	80428ec <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 80428e2:	2300      	movs	r3, #0
 80428e4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80428e6:	2301      	movs	r3, #1
 80428e8:	77bb      	strb	r3, [r7, #30]
        break;
 80428ea:	bf00      	nop
    }

    if (pclk != 0U)
 80428ec:	69bb      	ldr	r3, [r7, #24]
 80428ee:	2b00      	cmp	r3, #0
 80428f0:	d018      	beq.n	8042924 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80428f2:	687b      	ldr	r3, [r7, #4]
 80428f4:	685b      	ldr	r3, [r3, #4]
 80428f6:	085a      	lsrs	r2, r3, #1
 80428f8:	69bb      	ldr	r3, [r7, #24]
 80428fa:	441a      	add	r2, r3
 80428fc:	687b      	ldr	r3, [r7, #4]
 80428fe:	685b      	ldr	r3, [r3, #4]
 8042900:	fbb2 f3f3 	udiv	r3, r2, r3
 8042904:	b29b      	uxth	r3, r3
 8042906:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8042908:	693b      	ldr	r3, [r7, #16]
 804290a:	2b0f      	cmp	r3, #15
 804290c:	d908      	bls.n	8042920 <UART_SetConfig+0x49c>
 804290e:	693b      	ldr	r3, [r7, #16]
 8042910:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8042914:	d204      	bcs.n	8042920 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 8042916:	687b      	ldr	r3, [r7, #4]
 8042918:	681b      	ldr	r3, [r3, #0]
 804291a:	693a      	ldr	r2, [r7, #16]
 804291c:	60da      	str	r2, [r3, #12]
 804291e:	e001      	b.n	8042924 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8042920:	2301      	movs	r3, #1
 8042922:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8042924:	687b      	ldr	r3, [r7, #4]
 8042926:	2200      	movs	r2, #0
 8042928:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 804292a:	687b      	ldr	r3, [r7, #4]
 804292c:	2200      	movs	r2, #0
 804292e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8042930:	7fbb      	ldrb	r3, [r7, #30]
}
 8042932:	4618      	mov	r0, r3
 8042934:	3720      	adds	r7, #32
 8042936:	46bd      	mov	sp, r7
 8042938:	bd80      	pop	{r7, pc}
 804293a:	bf00      	nop
 804293c:	40007c00 	.word	0x40007c00
 8042940:	40023800 	.word	0x40023800
 8042944:	00f42400 	.word	0x00f42400

08042948 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8042948:	b480      	push	{r7}
 804294a:	b083      	sub	sp, #12
 804294c:	af00      	add	r7, sp, #0
 804294e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8042950:	687b      	ldr	r3, [r7, #4]
 8042952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8042954:	f003 0301 	and.w	r3, r3, #1
 8042958:	2b00      	cmp	r3, #0
 804295a:	d00a      	beq.n	8042972 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 804295c:	687b      	ldr	r3, [r7, #4]
 804295e:	681b      	ldr	r3, [r3, #0]
 8042960:	685b      	ldr	r3, [r3, #4]
 8042962:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8042966:	687b      	ldr	r3, [r7, #4]
 8042968:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 804296a:	687b      	ldr	r3, [r7, #4]
 804296c:	681b      	ldr	r3, [r3, #0]
 804296e:	430a      	orrs	r2, r1
 8042970:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8042972:	687b      	ldr	r3, [r7, #4]
 8042974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8042976:	f003 0302 	and.w	r3, r3, #2
 804297a:	2b00      	cmp	r3, #0
 804297c:	d00a      	beq.n	8042994 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 804297e:	687b      	ldr	r3, [r7, #4]
 8042980:	681b      	ldr	r3, [r3, #0]
 8042982:	685b      	ldr	r3, [r3, #4]
 8042984:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8042988:	687b      	ldr	r3, [r7, #4]
 804298a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 804298c:	687b      	ldr	r3, [r7, #4]
 804298e:	681b      	ldr	r3, [r3, #0]
 8042990:	430a      	orrs	r2, r1
 8042992:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8042994:	687b      	ldr	r3, [r7, #4]
 8042996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8042998:	f003 0304 	and.w	r3, r3, #4
 804299c:	2b00      	cmp	r3, #0
 804299e:	d00a      	beq.n	80429b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80429a0:	687b      	ldr	r3, [r7, #4]
 80429a2:	681b      	ldr	r3, [r3, #0]
 80429a4:	685b      	ldr	r3, [r3, #4]
 80429a6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80429aa:	687b      	ldr	r3, [r7, #4]
 80429ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80429ae:	687b      	ldr	r3, [r7, #4]
 80429b0:	681b      	ldr	r3, [r3, #0]
 80429b2:	430a      	orrs	r2, r1
 80429b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80429b6:	687b      	ldr	r3, [r7, #4]
 80429b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80429ba:	f003 0308 	and.w	r3, r3, #8
 80429be:	2b00      	cmp	r3, #0
 80429c0:	d00a      	beq.n	80429d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80429c2:	687b      	ldr	r3, [r7, #4]
 80429c4:	681b      	ldr	r3, [r3, #0]
 80429c6:	685b      	ldr	r3, [r3, #4]
 80429c8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80429cc:	687b      	ldr	r3, [r7, #4]
 80429ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80429d0:	687b      	ldr	r3, [r7, #4]
 80429d2:	681b      	ldr	r3, [r3, #0]
 80429d4:	430a      	orrs	r2, r1
 80429d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80429d8:	687b      	ldr	r3, [r7, #4]
 80429da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80429dc:	f003 0310 	and.w	r3, r3, #16
 80429e0:	2b00      	cmp	r3, #0
 80429e2:	d00a      	beq.n	80429fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80429e4:	687b      	ldr	r3, [r7, #4]
 80429e6:	681b      	ldr	r3, [r3, #0]
 80429e8:	689b      	ldr	r3, [r3, #8]
 80429ea:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80429ee:	687b      	ldr	r3, [r7, #4]
 80429f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80429f2:	687b      	ldr	r3, [r7, #4]
 80429f4:	681b      	ldr	r3, [r3, #0]
 80429f6:	430a      	orrs	r2, r1
 80429f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80429fa:	687b      	ldr	r3, [r7, #4]
 80429fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80429fe:	f003 0320 	and.w	r3, r3, #32
 8042a02:	2b00      	cmp	r3, #0
 8042a04:	d00a      	beq.n	8042a1c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8042a06:	687b      	ldr	r3, [r7, #4]
 8042a08:	681b      	ldr	r3, [r3, #0]
 8042a0a:	689b      	ldr	r3, [r3, #8]
 8042a0c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8042a10:	687b      	ldr	r3, [r7, #4]
 8042a12:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8042a14:	687b      	ldr	r3, [r7, #4]
 8042a16:	681b      	ldr	r3, [r3, #0]
 8042a18:	430a      	orrs	r2, r1
 8042a1a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8042a1c:	687b      	ldr	r3, [r7, #4]
 8042a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8042a20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8042a24:	2b00      	cmp	r3, #0
 8042a26:	d01a      	beq.n	8042a5e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8042a28:	687b      	ldr	r3, [r7, #4]
 8042a2a:	681b      	ldr	r3, [r3, #0]
 8042a2c:	685b      	ldr	r3, [r3, #4]
 8042a2e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8042a32:	687b      	ldr	r3, [r7, #4]
 8042a34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8042a36:	687b      	ldr	r3, [r7, #4]
 8042a38:	681b      	ldr	r3, [r3, #0]
 8042a3a:	430a      	orrs	r2, r1
 8042a3c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8042a3e:	687b      	ldr	r3, [r7, #4]
 8042a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8042a42:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8042a46:	d10a      	bne.n	8042a5e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8042a48:	687b      	ldr	r3, [r7, #4]
 8042a4a:	681b      	ldr	r3, [r3, #0]
 8042a4c:	685b      	ldr	r3, [r3, #4]
 8042a4e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8042a52:	687b      	ldr	r3, [r7, #4]
 8042a54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8042a56:	687b      	ldr	r3, [r7, #4]
 8042a58:	681b      	ldr	r3, [r3, #0]
 8042a5a:	430a      	orrs	r2, r1
 8042a5c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8042a5e:	687b      	ldr	r3, [r7, #4]
 8042a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8042a62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8042a66:	2b00      	cmp	r3, #0
 8042a68:	d00a      	beq.n	8042a80 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8042a6a:	687b      	ldr	r3, [r7, #4]
 8042a6c:	681b      	ldr	r3, [r3, #0]
 8042a6e:	685b      	ldr	r3, [r3, #4]
 8042a70:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8042a74:	687b      	ldr	r3, [r7, #4]
 8042a76:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8042a78:	687b      	ldr	r3, [r7, #4]
 8042a7a:	681b      	ldr	r3, [r3, #0]
 8042a7c:	430a      	orrs	r2, r1
 8042a7e:	605a      	str	r2, [r3, #4]
  }
}
 8042a80:	bf00      	nop
 8042a82:	370c      	adds	r7, #12
 8042a84:	46bd      	mov	sp, r7
 8042a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042a8a:	4770      	bx	lr

08042a8c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8042a8c:	b580      	push	{r7, lr}
 8042a8e:	b086      	sub	sp, #24
 8042a90:	af02      	add	r7, sp, #8
 8042a92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8042a94:	687b      	ldr	r3, [r7, #4]
 8042a96:	2200      	movs	r2, #0
 8042a98:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8042a9c:	f7fe f888 	bl	8040bb0 <HAL_GetTick>
 8042aa0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8042aa2:	687b      	ldr	r3, [r7, #4]
 8042aa4:	681b      	ldr	r3, [r3, #0]
 8042aa6:	681b      	ldr	r3, [r3, #0]
 8042aa8:	f003 0308 	and.w	r3, r3, #8
 8042aac:	2b08      	cmp	r3, #8
 8042aae:	d10e      	bne.n	8042ace <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8042ab0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8042ab4:	9300      	str	r3, [sp, #0]
 8042ab6:	68fb      	ldr	r3, [r7, #12]
 8042ab8:	2200      	movs	r2, #0
 8042aba:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8042abe:	6878      	ldr	r0, [r7, #4]
 8042ac0:	f000 f82d 	bl	8042b1e <UART_WaitOnFlagUntilTimeout>
 8042ac4:	4603      	mov	r3, r0
 8042ac6:	2b00      	cmp	r3, #0
 8042ac8:	d001      	beq.n	8042ace <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8042aca:	2303      	movs	r3, #3
 8042acc:	e023      	b.n	8042b16 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8042ace:	687b      	ldr	r3, [r7, #4]
 8042ad0:	681b      	ldr	r3, [r3, #0]
 8042ad2:	681b      	ldr	r3, [r3, #0]
 8042ad4:	f003 0304 	and.w	r3, r3, #4
 8042ad8:	2b04      	cmp	r3, #4
 8042ada:	d10e      	bne.n	8042afa <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8042adc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8042ae0:	9300      	str	r3, [sp, #0]
 8042ae2:	68fb      	ldr	r3, [r7, #12]
 8042ae4:	2200      	movs	r2, #0
 8042ae6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8042aea:	6878      	ldr	r0, [r7, #4]
 8042aec:	f000 f817 	bl	8042b1e <UART_WaitOnFlagUntilTimeout>
 8042af0:	4603      	mov	r3, r0
 8042af2:	2b00      	cmp	r3, #0
 8042af4:	d001      	beq.n	8042afa <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8042af6:	2303      	movs	r3, #3
 8042af8:	e00d      	b.n	8042b16 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8042afa:	687b      	ldr	r3, [r7, #4]
 8042afc:	2220      	movs	r2, #32
 8042afe:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8042b00:	687b      	ldr	r3, [r7, #4]
 8042b02:	2220      	movs	r2, #32
 8042b04:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8042b06:	687b      	ldr	r3, [r7, #4]
 8042b08:	2200      	movs	r2, #0
 8042b0a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8042b0c:	687b      	ldr	r3, [r7, #4]
 8042b0e:	2200      	movs	r2, #0
 8042b10:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8042b14:	2300      	movs	r3, #0
}
 8042b16:	4618      	mov	r0, r3
 8042b18:	3710      	adds	r7, #16
 8042b1a:	46bd      	mov	sp, r7
 8042b1c:	bd80      	pop	{r7, pc}

08042b1e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8042b1e:	b580      	push	{r7, lr}
 8042b20:	b084      	sub	sp, #16
 8042b22:	af00      	add	r7, sp, #0
 8042b24:	60f8      	str	r0, [r7, #12]
 8042b26:	60b9      	str	r1, [r7, #8]
 8042b28:	603b      	str	r3, [r7, #0]
 8042b2a:	4613      	mov	r3, r2
 8042b2c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8042b2e:	e05e      	b.n	8042bee <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8042b30:	69bb      	ldr	r3, [r7, #24]
 8042b32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8042b36:	d05a      	beq.n	8042bee <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8042b38:	f7fe f83a 	bl	8040bb0 <HAL_GetTick>
 8042b3c:	4602      	mov	r2, r0
 8042b3e:	683b      	ldr	r3, [r7, #0]
 8042b40:	1ad3      	subs	r3, r2, r3
 8042b42:	69ba      	ldr	r2, [r7, #24]
 8042b44:	429a      	cmp	r2, r3
 8042b46:	d302      	bcc.n	8042b4e <UART_WaitOnFlagUntilTimeout+0x30>
 8042b48:	69bb      	ldr	r3, [r7, #24]
 8042b4a:	2b00      	cmp	r3, #0
 8042b4c:	d11b      	bne.n	8042b86 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8042b4e:	68fb      	ldr	r3, [r7, #12]
 8042b50:	681b      	ldr	r3, [r3, #0]
 8042b52:	681a      	ldr	r2, [r3, #0]
 8042b54:	68fb      	ldr	r3, [r7, #12]
 8042b56:	681b      	ldr	r3, [r3, #0]
 8042b58:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8042b5c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8042b5e:	68fb      	ldr	r3, [r7, #12]
 8042b60:	681b      	ldr	r3, [r3, #0]
 8042b62:	689a      	ldr	r2, [r3, #8]
 8042b64:	68fb      	ldr	r3, [r7, #12]
 8042b66:	681b      	ldr	r3, [r3, #0]
 8042b68:	f022 0201 	bic.w	r2, r2, #1
 8042b6c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8042b6e:	68fb      	ldr	r3, [r7, #12]
 8042b70:	2220      	movs	r2, #32
 8042b72:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8042b74:	68fb      	ldr	r3, [r7, #12]
 8042b76:	2220      	movs	r2, #32
 8042b78:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8042b7a:	68fb      	ldr	r3, [r7, #12]
 8042b7c:	2200      	movs	r2, #0
 8042b7e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8042b82:	2303      	movs	r3, #3
 8042b84:	e043      	b.n	8042c0e <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8042b86:	68fb      	ldr	r3, [r7, #12]
 8042b88:	681b      	ldr	r3, [r3, #0]
 8042b8a:	681b      	ldr	r3, [r3, #0]
 8042b8c:	f003 0304 	and.w	r3, r3, #4
 8042b90:	2b00      	cmp	r3, #0
 8042b92:	d02c      	beq.n	8042bee <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8042b94:	68fb      	ldr	r3, [r7, #12]
 8042b96:	681b      	ldr	r3, [r3, #0]
 8042b98:	69db      	ldr	r3, [r3, #28]
 8042b9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8042b9e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8042ba2:	d124      	bne.n	8042bee <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8042ba4:	68fb      	ldr	r3, [r7, #12]
 8042ba6:	681b      	ldr	r3, [r3, #0]
 8042ba8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8042bac:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8042bae:	68fb      	ldr	r3, [r7, #12]
 8042bb0:	681b      	ldr	r3, [r3, #0]
 8042bb2:	681a      	ldr	r2, [r3, #0]
 8042bb4:	68fb      	ldr	r3, [r7, #12]
 8042bb6:	681b      	ldr	r3, [r3, #0]
 8042bb8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8042bbc:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8042bbe:	68fb      	ldr	r3, [r7, #12]
 8042bc0:	681b      	ldr	r3, [r3, #0]
 8042bc2:	689a      	ldr	r2, [r3, #8]
 8042bc4:	68fb      	ldr	r3, [r7, #12]
 8042bc6:	681b      	ldr	r3, [r3, #0]
 8042bc8:	f022 0201 	bic.w	r2, r2, #1
 8042bcc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8042bce:	68fb      	ldr	r3, [r7, #12]
 8042bd0:	2220      	movs	r2, #32
 8042bd2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8042bd4:	68fb      	ldr	r3, [r7, #12]
 8042bd6:	2220      	movs	r2, #32
 8042bd8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8042bda:	68fb      	ldr	r3, [r7, #12]
 8042bdc:	2220      	movs	r2, #32
 8042bde:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8042be2:	68fb      	ldr	r3, [r7, #12]
 8042be4:	2200      	movs	r2, #0
 8042be6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8042bea:	2303      	movs	r3, #3
 8042bec:	e00f      	b.n	8042c0e <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8042bee:	68fb      	ldr	r3, [r7, #12]
 8042bf0:	681b      	ldr	r3, [r3, #0]
 8042bf2:	69da      	ldr	r2, [r3, #28]
 8042bf4:	68bb      	ldr	r3, [r7, #8]
 8042bf6:	4013      	ands	r3, r2
 8042bf8:	68ba      	ldr	r2, [r7, #8]
 8042bfa:	429a      	cmp	r2, r3
 8042bfc:	bf0c      	ite	eq
 8042bfe:	2301      	moveq	r3, #1
 8042c00:	2300      	movne	r3, #0
 8042c02:	b2db      	uxtb	r3, r3
 8042c04:	461a      	mov	r2, r3
 8042c06:	79fb      	ldrb	r3, [r7, #7]
 8042c08:	429a      	cmp	r2, r3
 8042c0a:	d091      	beq.n	8042b30 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8042c0c:	2300      	movs	r3, #0
}
 8042c0e:	4618      	mov	r0, r3
 8042c10:	3710      	adds	r7, #16
 8042c12:	46bd      	mov	sp, r7
 8042c14:	bd80      	pop	{r7, pc}
	...

08042c18 <__errno>:
 8042c18:	4b01      	ldr	r3, [pc, #4]	; (8042c20 <__errno+0x8>)
 8042c1a:	6818      	ldr	r0, [r3, #0]
 8042c1c:	4770      	bx	lr
 8042c1e:	bf00      	nop
 8042c20:	2000000c 	.word	0x2000000c

08042c24 <__libc_init_array>:
 8042c24:	b570      	push	{r4, r5, r6, lr}
 8042c26:	4d0d      	ldr	r5, [pc, #52]	; (8042c5c <__libc_init_array+0x38>)
 8042c28:	4c0d      	ldr	r4, [pc, #52]	; (8042c60 <__libc_init_array+0x3c>)
 8042c2a:	1b64      	subs	r4, r4, r5
 8042c2c:	10a4      	asrs	r4, r4, #2
 8042c2e:	2600      	movs	r6, #0
 8042c30:	42a6      	cmp	r6, r4
 8042c32:	d109      	bne.n	8042c48 <__libc_init_array+0x24>
 8042c34:	4d0b      	ldr	r5, [pc, #44]	; (8042c64 <__libc_init_array+0x40>)
 8042c36:	4c0c      	ldr	r4, [pc, #48]	; (8042c68 <__libc_init_array+0x44>)
 8042c38:	f000 ff76 	bl	8043b28 <_init>
 8042c3c:	1b64      	subs	r4, r4, r5
 8042c3e:	10a4      	asrs	r4, r4, #2
 8042c40:	2600      	movs	r6, #0
 8042c42:	42a6      	cmp	r6, r4
 8042c44:	d105      	bne.n	8042c52 <__libc_init_array+0x2e>
 8042c46:	bd70      	pop	{r4, r5, r6, pc}
 8042c48:	f855 3b04 	ldr.w	r3, [r5], #4
 8042c4c:	4798      	blx	r3
 8042c4e:	3601      	adds	r6, #1
 8042c50:	e7ee      	b.n	8042c30 <__libc_init_array+0xc>
 8042c52:	f855 3b04 	ldr.w	r3, [r5], #4
 8042c56:	4798      	blx	r3
 8042c58:	3601      	adds	r6, #1
 8042c5a:	e7f2      	b.n	8042c42 <__libc_init_array+0x1e>
 8042c5c:	08043c18 	.word	0x08043c18
 8042c60:	08043c18 	.word	0x08043c18
 8042c64:	08043c18 	.word	0x08043c18
 8042c68:	08043c1c 	.word	0x08043c1c

08042c6c <memset>:
 8042c6c:	4402      	add	r2, r0
 8042c6e:	4603      	mov	r3, r0
 8042c70:	4293      	cmp	r3, r2
 8042c72:	d100      	bne.n	8042c76 <memset+0xa>
 8042c74:	4770      	bx	lr
 8042c76:	f803 1b01 	strb.w	r1, [r3], #1
 8042c7a:	e7f9      	b.n	8042c70 <memset+0x4>

08042c7c <iprintf>:
 8042c7c:	b40f      	push	{r0, r1, r2, r3}
 8042c7e:	4b0a      	ldr	r3, [pc, #40]	; (8042ca8 <iprintf+0x2c>)
 8042c80:	b513      	push	{r0, r1, r4, lr}
 8042c82:	681c      	ldr	r4, [r3, #0]
 8042c84:	b124      	cbz	r4, 8042c90 <iprintf+0x14>
 8042c86:	69a3      	ldr	r3, [r4, #24]
 8042c88:	b913      	cbnz	r3, 8042c90 <iprintf+0x14>
 8042c8a:	4620      	mov	r0, r4
 8042c8c:	f000 f866 	bl	8042d5c <__sinit>
 8042c90:	ab05      	add	r3, sp, #20
 8042c92:	9a04      	ldr	r2, [sp, #16]
 8042c94:	68a1      	ldr	r1, [r4, #8]
 8042c96:	9301      	str	r3, [sp, #4]
 8042c98:	4620      	mov	r0, r4
 8042c9a:	f000 f983 	bl	8042fa4 <_vfiprintf_r>
 8042c9e:	b002      	add	sp, #8
 8042ca0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8042ca4:	b004      	add	sp, #16
 8042ca6:	4770      	bx	lr
 8042ca8:	2000000c 	.word	0x2000000c

08042cac <std>:
 8042cac:	2300      	movs	r3, #0
 8042cae:	b510      	push	{r4, lr}
 8042cb0:	4604      	mov	r4, r0
 8042cb2:	e9c0 3300 	strd	r3, r3, [r0]
 8042cb6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8042cba:	6083      	str	r3, [r0, #8]
 8042cbc:	8181      	strh	r1, [r0, #12]
 8042cbe:	6643      	str	r3, [r0, #100]	; 0x64
 8042cc0:	81c2      	strh	r2, [r0, #14]
 8042cc2:	6183      	str	r3, [r0, #24]
 8042cc4:	4619      	mov	r1, r3
 8042cc6:	2208      	movs	r2, #8
 8042cc8:	305c      	adds	r0, #92	; 0x5c
 8042cca:	f7ff ffcf 	bl	8042c6c <memset>
 8042cce:	4b05      	ldr	r3, [pc, #20]	; (8042ce4 <std+0x38>)
 8042cd0:	6263      	str	r3, [r4, #36]	; 0x24
 8042cd2:	4b05      	ldr	r3, [pc, #20]	; (8042ce8 <std+0x3c>)
 8042cd4:	62a3      	str	r3, [r4, #40]	; 0x28
 8042cd6:	4b05      	ldr	r3, [pc, #20]	; (8042cec <std+0x40>)
 8042cd8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8042cda:	4b05      	ldr	r3, [pc, #20]	; (8042cf0 <std+0x44>)
 8042cdc:	6224      	str	r4, [r4, #32]
 8042cde:	6323      	str	r3, [r4, #48]	; 0x30
 8042ce0:	bd10      	pop	{r4, pc}
 8042ce2:	bf00      	nop
 8042ce4:	0804354d 	.word	0x0804354d
 8042ce8:	0804356f 	.word	0x0804356f
 8042cec:	080435a7 	.word	0x080435a7
 8042cf0:	080435cb 	.word	0x080435cb

08042cf4 <_cleanup_r>:
 8042cf4:	4901      	ldr	r1, [pc, #4]	; (8042cfc <_cleanup_r+0x8>)
 8042cf6:	f000 b8af 	b.w	8042e58 <_fwalk_reent>
 8042cfa:	bf00      	nop
 8042cfc:	080438a5 	.word	0x080438a5

08042d00 <__sfmoreglue>:
 8042d00:	b570      	push	{r4, r5, r6, lr}
 8042d02:	1e4a      	subs	r2, r1, #1
 8042d04:	2568      	movs	r5, #104	; 0x68
 8042d06:	4355      	muls	r5, r2
 8042d08:	460e      	mov	r6, r1
 8042d0a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8042d0e:	f000 f8c5 	bl	8042e9c <_malloc_r>
 8042d12:	4604      	mov	r4, r0
 8042d14:	b140      	cbz	r0, 8042d28 <__sfmoreglue+0x28>
 8042d16:	2100      	movs	r1, #0
 8042d18:	e9c0 1600 	strd	r1, r6, [r0]
 8042d1c:	300c      	adds	r0, #12
 8042d1e:	60a0      	str	r0, [r4, #8]
 8042d20:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8042d24:	f7ff ffa2 	bl	8042c6c <memset>
 8042d28:	4620      	mov	r0, r4
 8042d2a:	bd70      	pop	{r4, r5, r6, pc}

08042d2c <__sfp_lock_acquire>:
 8042d2c:	4801      	ldr	r0, [pc, #4]	; (8042d34 <__sfp_lock_acquire+0x8>)
 8042d2e:	f000 b8b3 	b.w	8042e98 <__retarget_lock_acquire_recursive>
 8042d32:	bf00      	nop
 8042d34:	20000128 	.word	0x20000128

08042d38 <__sfp_lock_release>:
 8042d38:	4801      	ldr	r0, [pc, #4]	; (8042d40 <__sfp_lock_release+0x8>)
 8042d3a:	f000 b8ae 	b.w	8042e9a <__retarget_lock_release_recursive>
 8042d3e:	bf00      	nop
 8042d40:	20000128 	.word	0x20000128

08042d44 <__sinit_lock_acquire>:
 8042d44:	4801      	ldr	r0, [pc, #4]	; (8042d4c <__sinit_lock_acquire+0x8>)
 8042d46:	f000 b8a7 	b.w	8042e98 <__retarget_lock_acquire_recursive>
 8042d4a:	bf00      	nop
 8042d4c:	20000123 	.word	0x20000123

08042d50 <__sinit_lock_release>:
 8042d50:	4801      	ldr	r0, [pc, #4]	; (8042d58 <__sinit_lock_release+0x8>)
 8042d52:	f000 b8a2 	b.w	8042e9a <__retarget_lock_release_recursive>
 8042d56:	bf00      	nop
 8042d58:	20000123 	.word	0x20000123

08042d5c <__sinit>:
 8042d5c:	b510      	push	{r4, lr}
 8042d5e:	4604      	mov	r4, r0
 8042d60:	f7ff fff0 	bl	8042d44 <__sinit_lock_acquire>
 8042d64:	69a3      	ldr	r3, [r4, #24]
 8042d66:	b11b      	cbz	r3, 8042d70 <__sinit+0x14>
 8042d68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8042d6c:	f7ff bff0 	b.w	8042d50 <__sinit_lock_release>
 8042d70:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8042d74:	6523      	str	r3, [r4, #80]	; 0x50
 8042d76:	4b13      	ldr	r3, [pc, #76]	; (8042dc4 <__sinit+0x68>)
 8042d78:	4a13      	ldr	r2, [pc, #76]	; (8042dc8 <__sinit+0x6c>)
 8042d7a:	681b      	ldr	r3, [r3, #0]
 8042d7c:	62a2      	str	r2, [r4, #40]	; 0x28
 8042d7e:	42a3      	cmp	r3, r4
 8042d80:	bf04      	itt	eq
 8042d82:	2301      	moveq	r3, #1
 8042d84:	61a3      	streq	r3, [r4, #24]
 8042d86:	4620      	mov	r0, r4
 8042d88:	f000 f820 	bl	8042dcc <__sfp>
 8042d8c:	6060      	str	r0, [r4, #4]
 8042d8e:	4620      	mov	r0, r4
 8042d90:	f000 f81c 	bl	8042dcc <__sfp>
 8042d94:	60a0      	str	r0, [r4, #8]
 8042d96:	4620      	mov	r0, r4
 8042d98:	f000 f818 	bl	8042dcc <__sfp>
 8042d9c:	2200      	movs	r2, #0
 8042d9e:	60e0      	str	r0, [r4, #12]
 8042da0:	2104      	movs	r1, #4
 8042da2:	6860      	ldr	r0, [r4, #4]
 8042da4:	f7ff ff82 	bl	8042cac <std>
 8042da8:	68a0      	ldr	r0, [r4, #8]
 8042daa:	2201      	movs	r2, #1
 8042dac:	2109      	movs	r1, #9
 8042dae:	f7ff ff7d 	bl	8042cac <std>
 8042db2:	68e0      	ldr	r0, [r4, #12]
 8042db4:	2202      	movs	r2, #2
 8042db6:	2112      	movs	r1, #18
 8042db8:	f7ff ff78 	bl	8042cac <std>
 8042dbc:	2301      	movs	r3, #1
 8042dbe:	61a3      	str	r3, [r4, #24]
 8042dc0:	e7d2      	b.n	8042d68 <__sinit+0xc>
 8042dc2:	bf00      	nop
 8042dc4:	08043b78 	.word	0x08043b78
 8042dc8:	08042cf5 	.word	0x08042cf5

08042dcc <__sfp>:
 8042dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8042dce:	4607      	mov	r7, r0
 8042dd0:	f7ff ffac 	bl	8042d2c <__sfp_lock_acquire>
 8042dd4:	4b1e      	ldr	r3, [pc, #120]	; (8042e50 <__sfp+0x84>)
 8042dd6:	681e      	ldr	r6, [r3, #0]
 8042dd8:	69b3      	ldr	r3, [r6, #24]
 8042dda:	b913      	cbnz	r3, 8042de2 <__sfp+0x16>
 8042ddc:	4630      	mov	r0, r6
 8042dde:	f7ff ffbd 	bl	8042d5c <__sinit>
 8042de2:	3648      	adds	r6, #72	; 0x48
 8042de4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8042de8:	3b01      	subs	r3, #1
 8042dea:	d503      	bpl.n	8042df4 <__sfp+0x28>
 8042dec:	6833      	ldr	r3, [r6, #0]
 8042dee:	b30b      	cbz	r3, 8042e34 <__sfp+0x68>
 8042df0:	6836      	ldr	r6, [r6, #0]
 8042df2:	e7f7      	b.n	8042de4 <__sfp+0x18>
 8042df4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8042df8:	b9d5      	cbnz	r5, 8042e30 <__sfp+0x64>
 8042dfa:	4b16      	ldr	r3, [pc, #88]	; (8042e54 <__sfp+0x88>)
 8042dfc:	60e3      	str	r3, [r4, #12]
 8042dfe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8042e02:	6665      	str	r5, [r4, #100]	; 0x64
 8042e04:	f000 f847 	bl	8042e96 <__retarget_lock_init_recursive>
 8042e08:	f7ff ff96 	bl	8042d38 <__sfp_lock_release>
 8042e0c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8042e10:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8042e14:	6025      	str	r5, [r4, #0]
 8042e16:	61a5      	str	r5, [r4, #24]
 8042e18:	2208      	movs	r2, #8
 8042e1a:	4629      	mov	r1, r5
 8042e1c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8042e20:	f7ff ff24 	bl	8042c6c <memset>
 8042e24:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8042e28:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8042e2c:	4620      	mov	r0, r4
 8042e2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8042e30:	3468      	adds	r4, #104	; 0x68
 8042e32:	e7d9      	b.n	8042de8 <__sfp+0x1c>
 8042e34:	2104      	movs	r1, #4
 8042e36:	4638      	mov	r0, r7
 8042e38:	f7ff ff62 	bl	8042d00 <__sfmoreglue>
 8042e3c:	4604      	mov	r4, r0
 8042e3e:	6030      	str	r0, [r6, #0]
 8042e40:	2800      	cmp	r0, #0
 8042e42:	d1d5      	bne.n	8042df0 <__sfp+0x24>
 8042e44:	f7ff ff78 	bl	8042d38 <__sfp_lock_release>
 8042e48:	230c      	movs	r3, #12
 8042e4a:	603b      	str	r3, [r7, #0]
 8042e4c:	e7ee      	b.n	8042e2c <__sfp+0x60>
 8042e4e:	bf00      	nop
 8042e50:	08043b78 	.word	0x08043b78
 8042e54:	ffff0001 	.word	0xffff0001

08042e58 <_fwalk_reent>:
 8042e58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8042e5c:	4606      	mov	r6, r0
 8042e5e:	4688      	mov	r8, r1
 8042e60:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8042e64:	2700      	movs	r7, #0
 8042e66:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8042e6a:	f1b9 0901 	subs.w	r9, r9, #1
 8042e6e:	d505      	bpl.n	8042e7c <_fwalk_reent+0x24>
 8042e70:	6824      	ldr	r4, [r4, #0]
 8042e72:	2c00      	cmp	r4, #0
 8042e74:	d1f7      	bne.n	8042e66 <_fwalk_reent+0xe>
 8042e76:	4638      	mov	r0, r7
 8042e78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8042e7c:	89ab      	ldrh	r3, [r5, #12]
 8042e7e:	2b01      	cmp	r3, #1
 8042e80:	d907      	bls.n	8042e92 <_fwalk_reent+0x3a>
 8042e82:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8042e86:	3301      	adds	r3, #1
 8042e88:	d003      	beq.n	8042e92 <_fwalk_reent+0x3a>
 8042e8a:	4629      	mov	r1, r5
 8042e8c:	4630      	mov	r0, r6
 8042e8e:	47c0      	blx	r8
 8042e90:	4307      	orrs	r7, r0
 8042e92:	3568      	adds	r5, #104	; 0x68
 8042e94:	e7e9      	b.n	8042e6a <_fwalk_reent+0x12>

08042e96 <__retarget_lock_init_recursive>:
 8042e96:	4770      	bx	lr

08042e98 <__retarget_lock_acquire_recursive>:
 8042e98:	4770      	bx	lr

08042e9a <__retarget_lock_release_recursive>:
 8042e9a:	4770      	bx	lr

08042e9c <_malloc_r>:
 8042e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8042e9e:	1ccd      	adds	r5, r1, #3
 8042ea0:	f025 0503 	bic.w	r5, r5, #3
 8042ea4:	3508      	adds	r5, #8
 8042ea6:	2d0c      	cmp	r5, #12
 8042ea8:	bf38      	it	cc
 8042eaa:	250c      	movcc	r5, #12
 8042eac:	2d00      	cmp	r5, #0
 8042eae:	4606      	mov	r6, r0
 8042eb0:	db01      	blt.n	8042eb6 <_malloc_r+0x1a>
 8042eb2:	42a9      	cmp	r1, r5
 8042eb4:	d903      	bls.n	8042ebe <_malloc_r+0x22>
 8042eb6:	230c      	movs	r3, #12
 8042eb8:	6033      	str	r3, [r6, #0]
 8042eba:	2000      	movs	r0, #0
 8042ebc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8042ebe:	f000 fda3 	bl	8043a08 <__malloc_lock>
 8042ec2:	4921      	ldr	r1, [pc, #132]	; (8042f48 <_malloc_r+0xac>)
 8042ec4:	680a      	ldr	r2, [r1, #0]
 8042ec6:	4614      	mov	r4, r2
 8042ec8:	b99c      	cbnz	r4, 8042ef2 <_malloc_r+0x56>
 8042eca:	4f20      	ldr	r7, [pc, #128]	; (8042f4c <_malloc_r+0xb0>)
 8042ecc:	683b      	ldr	r3, [r7, #0]
 8042ece:	b923      	cbnz	r3, 8042eda <_malloc_r+0x3e>
 8042ed0:	4621      	mov	r1, r4
 8042ed2:	4630      	mov	r0, r6
 8042ed4:	f000 fb2a 	bl	804352c <_sbrk_r>
 8042ed8:	6038      	str	r0, [r7, #0]
 8042eda:	4629      	mov	r1, r5
 8042edc:	4630      	mov	r0, r6
 8042ede:	f000 fb25 	bl	804352c <_sbrk_r>
 8042ee2:	1c43      	adds	r3, r0, #1
 8042ee4:	d123      	bne.n	8042f2e <_malloc_r+0x92>
 8042ee6:	230c      	movs	r3, #12
 8042ee8:	6033      	str	r3, [r6, #0]
 8042eea:	4630      	mov	r0, r6
 8042eec:	f000 fd92 	bl	8043a14 <__malloc_unlock>
 8042ef0:	e7e3      	b.n	8042eba <_malloc_r+0x1e>
 8042ef2:	6823      	ldr	r3, [r4, #0]
 8042ef4:	1b5b      	subs	r3, r3, r5
 8042ef6:	d417      	bmi.n	8042f28 <_malloc_r+0x8c>
 8042ef8:	2b0b      	cmp	r3, #11
 8042efa:	d903      	bls.n	8042f04 <_malloc_r+0x68>
 8042efc:	6023      	str	r3, [r4, #0]
 8042efe:	441c      	add	r4, r3
 8042f00:	6025      	str	r5, [r4, #0]
 8042f02:	e004      	b.n	8042f0e <_malloc_r+0x72>
 8042f04:	6863      	ldr	r3, [r4, #4]
 8042f06:	42a2      	cmp	r2, r4
 8042f08:	bf0c      	ite	eq
 8042f0a:	600b      	streq	r3, [r1, #0]
 8042f0c:	6053      	strne	r3, [r2, #4]
 8042f0e:	4630      	mov	r0, r6
 8042f10:	f000 fd80 	bl	8043a14 <__malloc_unlock>
 8042f14:	f104 000b 	add.w	r0, r4, #11
 8042f18:	1d23      	adds	r3, r4, #4
 8042f1a:	f020 0007 	bic.w	r0, r0, #7
 8042f1e:	1ac2      	subs	r2, r0, r3
 8042f20:	d0cc      	beq.n	8042ebc <_malloc_r+0x20>
 8042f22:	1a1b      	subs	r3, r3, r0
 8042f24:	50a3      	str	r3, [r4, r2]
 8042f26:	e7c9      	b.n	8042ebc <_malloc_r+0x20>
 8042f28:	4622      	mov	r2, r4
 8042f2a:	6864      	ldr	r4, [r4, #4]
 8042f2c:	e7cc      	b.n	8042ec8 <_malloc_r+0x2c>
 8042f2e:	1cc4      	adds	r4, r0, #3
 8042f30:	f024 0403 	bic.w	r4, r4, #3
 8042f34:	42a0      	cmp	r0, r4
 8042f36:	d0e3      	beq.n	8042f00 <_malloc_r+0x64>
 8042f38:	1a21      	subs	r1, r4, r0
 8042f3a:	4630      	mov	r0, r6
 8042f3c:	f000 faf6 	bl	804352c <_sbrk_r>
 8042f40:	3001      	adds	r0, #1
 8042f42:	d1dd      	bne.n	8042f00 <_malloc_r+0x64>
 8042f44:	e7cf      	b.n	8042ee6 <_malloc_r+0x4a>
 8042f46:	bf00      	nop
 8042f48:	20000090 	.word	0x20000090
 8042f4c:	20000094 	.word	0x20000094

08042f50 <__sfputc_r>:
 8042f50:	6893      	ldr	r3, [r2, #8]
 8042f52:	3b01      	subs	r3, #1
 8042f54:	2b00      	cmp	r3, #0
 8042f56:	b410      	push	{r4}
 8042f58:	6093      	str	r3, [r2, #8]
 8042f5a:	da08      	bge.n	8042f6e <__sfputc_r+0x1e>
 8042f5c:	6994      	ldr	r4, [r2, #24]
 8042f5e:	42a3      	cmp	r3, r4
 8042f60:	db01      	blt.n	8042f66 <__sfputc_r+0x16>
 8042f62:	290a      	cmp	r1, #10
 8042f64:	d103      	bne.n	8042f6e <__sfputc_r+0x1e>
 8042f66:	f85d 4b04 	ldr.w	r4, [sp], #4
 8042f6a:	f000 bb33 	b.w	80435d4 <__swbuf_r>
 8042f6e:	6813      	ldr	r3, [r2, #0]
 8042f70:	1c58      	adds	r0, r3, #1
 8042f72:	6010      	str	r0, [r2, #0]
 8042f74:	7019      	strb	r1, [r3, #0]
 8042f76:	4608      	mov	r0, r1
 8042f78:	f85d 4b04 	ldr.w	r4, [sp], #4
 8042f7c:	4770      	bx	lr

08042f7e <__sfputs_r>:
 8042f7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8042f80:	4606      	mov	r6, r0
 8042f82:	460f      	mov	r7, r1
 8042f84:	4614      	mov	r4, r2
 8042f86:	18d5      	adds	r5, r2, r3
 8042f88:	42ac      	cmp	r4, r5
 8042f8a:	d101      	bne.n	8042f90 <__sfputs_r+0x12>
 8042f8c:	2000      	movs	r0, #0
 8042f8e:	e007      	b.n	8042fa0 <__sfputs_r+0x22>
 8042f90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8042f94:	463a      	mov	r2, r7
 8042f96:	4630      	mov	r0, r6
 8042f98:	f7ff ffda 	bl	8042f50 <__sfputc_r>
 8042f9c:	1c43      	adds	r3, r0, #1
 8042f9e:	d1f3      	bne.n	8042f88 <__sfputs_r+0xa>
 8042fa0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08042fa4 <_vfiprintf_r>:
 8042fa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8042fa8:	460d      	mov	r5, r1
 8042faa:	b09d      	sub	sp, #116	; 0x74
 8042fac:	4614      	mov	r4, r2
 8042fae:	4698      	mov	r8, r3
 8042fb0:	4606      	mov	r6, r0
 8042fb2:	b118      	cbz	r0, 8042fbc <_vfiprintf_r+0x18>
 8042fb4:	6983      	ldr	r3, [r0, #24]
 8042fb6:	b90b      	cbnz	r3, 8042fbc <_vfiprintf_r+0x18>
 8042fb8:	f7ff fed0 	bl	8042d5c <__sinit>
 8042fbc:	4b89      	ldr	r3, [pc, #548]	; (80431e4 <_vfiprintf_r+0x240>)
 8042fbe:	429d      	cmp	r5, r3
 8042fc0:	d11b      	bne.n	8042ffa <_vfiprintf_r+0x56>
 8042fc2:	6875      	ldr	r5, [r6, #4]
 8042fc4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8042fc6:	07d9      	lsls	r1, r3, #31
 8042fc8:	d405      	bmi.n	8042fd6 <_vfiprintf_r+0x32>
 8042fca:	89ab      	ldrh	r3, [r5, #12]
 8042fcc:	059a      	lsls	r2, r3, #22
 8042fce:	d402      	bmi.n	8042fd6 <_vfiprintf_r+0x32>
 8042fd0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8042fd2:	f7ff ff61 	bl	8042e98 <__retarget_lock_acquire_recursive>
 8042fd6:	89ab      	ldrh	r3, [r5, #12]
 8042fd8:	071b      	lsls	r3, r3, #28
 8042fda:	d501      	bpl.n	8042fe0 <_vfiprintf_r+0x3c>
 8042fdc:	692b      	ldr	r3, [r5, #16]
 8042fde:	b9eb      	cbnz	r3, 804301c <_vfiprintf_r+0x78>
 8042fe0:	4629      	mov	r1, r5
 8042fe2:	4630      	mov	r0, r6
 8042fe4:	f000 fb5a 	bl	804369c <__swsetup_r>
 8042fe8:	b1c0      	cbz	r0, 804301c <_vfiprintf_r+0x78>
 8042fea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8042fec:	07dc      	lsls	r4, r3, #31
 8042fee:	d50e      	bpl.n	804300e <_vfiprintf_r+0x6a>
 8042ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8042ff4:	b01d      	add	sp, #116	; 0x74
 8042ff6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8042ffa:	4b7b      	ldr	r3, [pc, #492]	; (80431e8 <_vfiprintf_r+0x244>)
 8042ffc:	429d      	cmp	r5, r3
 8042ffe:	d101      	bne.n	8043004 <_vfiprintf_r+0x60>
 8043000:	68b5      	ldr	r5, [r6, #8]
 8043002:	e7df      	b.n	8042fc4 <_vfiprintf_r+0x20>
 8043004:	4b79      	ldr	r3, [pc, #484]	; (80431ec <_vfiprintf_r+0x248>)
 8043006:	429d      	cmp	r5, r3
 8043008:	bf08      	it	eq
 804300a:	68f5      	ldreq	r5, [r6, #12]
 804300c:	e7da      	b.n	8042fc4 <_vfiprintf_r+0x20>
 804300e:	89ab      	ldrh	r3, [r5, #12]
 8043010:	0598      	lsls	r0, r3, #22
 8043012:	d4ed      	bmi.n	8042ff0 <_vfiprintf_r+0x4c>
 8043014:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8043016:	f7ff ff40 	bl	8042e9a <__retarget_lock_release_recursive>
 804301a:	e7e9      	b.n	8042ff0 <_vfiprintf_r+0x4c>
 804301c:	2300      	movs	r3, #0
 804301e:	9309      	str	r3, [sp, #36]	; 0x24
 8043020:	2320      	movs	r3, #32
 8043022:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8043026:	f8cd 800c 	str.w	r8, [sp, #12]
 804302a:	2330      	movs	r3, #48	; 0x30
 804302c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80431f0 <_vfiprintf_r+0x24c>
 8043030:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8043034:	f04f 0901 	mov.w	r9, #1
 8043038:	4623      	mov	r3, r4
 804303a:	469a      	mov	sl, r3
 804303c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8043040:	b10a      	cbz	r2, 8043046 <_vfiprintf_r+0xa2>
 8043042:	2a25      	cmp	r2, #37	; 0x25
 8043044:	d1f9      	bne.n	804303a <_vfiprintf_r+0x96>
 8043046:	ebba 0b04 	subs.w	fp, sl, r4
 804304a:	d00b      	beq.n	8043064 <_vfiprintf_r+0xc0>
 804304c:	465b      	mov	r3, fp
 804304e:	4622      	mov	r2, r4
 8043050:	4629      	mov	r1, r5
 8043052:	4630      	mov	r0, r6
 8043054:	f7ff ff93 	bl	8042f7e <__sfputs_r>
 8043058:	3001      	adds	r0, #1
 804305a:	f000 80aa 	beq.w	80431b2 <_vfiprintf_r+0x20e>
 804305e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8043060:	445a      	add	r2, fp
 8043062:	9209      	str	r2, [sp, #36]	; 0x24
 8043064:	f89a 3000 	ldrb.w	r3, [sl]
 8043068:	2b00      	cmp	r3, #0
 804306a:	f000 80a2 	beq.w	80431b2 <_vfiprintf_r+0x20e>
 804306e:	2300      	movs	r3, #0
 8043070:	f04f 32ff 	mov.w	r2, #4294967295
 8043074:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8043078:	f10a 0a01 	add.w	sl, sl, #1
 804307c:	9304      	str	r3, [sp, #16]
 804307e:	9307      	str	r3, [sp, #28]
 8043080:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8043084:	931a      	str	r3, [sp, #104]	; 0x68
 8043086:	4654      	mov	r4, sl
 8043088:	2205      	movs	r2, #5
 804308a:	f814 1b01 	ldrb.w	r1, [r4], #1
 804308e:	4858      	ldr	r0, [pc, #352]	; (80431f0 <_vfiprintf_r+0x24c>)
 8043090:	f7fd f8d6 	bl	8040240 <memchr>
 8043094:	9a04      	ldr	r2, [sp, #16]
 8043096:	b9d8      	cbnz	r0, 80430d0 <_vfiprintf_r+0x12c>
 8043098:	06d1      	lsls	r1, r2, #27
 804309a:	bf44      	itt	mi
 804309c:	2320      	movmi	r3, #32
 804309e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80430a2:	0713      	lsls	r3, r2, #28
 80430a4:	bf44      	itt	mi
 80430a6:	232b      	movmi	r3, #43	; 0x2b
 80430a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80430ac:	f89a 3000 	ldrb.w	r3, [sl]
 80430b0:	2b2a      	cmp	r3, #42	; 0x2a
 80430b2:	d015      	beq.n	80430e0 <_vfiprintf_r+0x13c>
 80430b4:	9a07      	ldr	r2, [sp, #28]
 80430b6:	4654      	mov	r4, sl
 80430b8:	2000      	movs	r0, #0
 80430ba:	f04f 0c0a 	mov.w	ip, #10
 80430be:	4621      	mov	r1, r4
 80430c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80430c4:	3b30      	subs	r3, #48	; 0x30
 80430c6:	2b09      	cmp	r3, #9
 80430c8:	d94e      	bls.n	8043168 <_vfiprintf_r+0x1c4>
 80430ca:	b1b0      	cbz	r0, 80430fa <_vfiprintf_r+0x156>
 80430cc:	9207      	str	r2, [sp, #28]
 80430ce:	e014      	b.n	80430fa <_vfiprintf_r+0x156>
 80430d0:	eba0 0308 	sub.w	r3, r0, r8
 80430d4:	fa09 f303 	lsl.w	r3, r9, r3
 80430d8:	4313      	orrs	r3, r2
 80430da:	9304      	str	r3, [sp, #16]
 80430dc:	46a2      	mov	sl, r4
 80430de:	e7d2      	b.n	8043086 <_vfiprintf_r+0xe2>
 80430e0:	9b03      	ldr	r3, [sp, #12]
 80430e2:	1d19      	adds	r1, r3, #4
 80430e4:	681b      	ldr	r3, [r3, #0]
 80430e6:	9103      	str	r1, [sp, #12]
 80430e8:	2b00      	cmp	r3, #0
 80430ea:	bfbb      	ittet	lt
 80430ec:	425b      	neglt	r3, r3
 80430ee:	f042 0202 	orrlt.w	r2, r2, #2
 80430f2:	9307      	strge	r3, [sp, #28]
 80430f4:	9307      	strlt	r3, [sp, #28]
 80430f6:	bfb8      	it	lt
 80430f8:	9204      	strlt	r2, [sp, #16]
 80430fa:	7823      	ldrb	r3, [r4, #0]
 80430fc:	2b2e      	cmp	r3, #46	; 0x2e
 80430fe:	d10c      	bne.n	804311a <_vfiprintf_r+0x176>
 8043100:	7863      	ldrb	r3, [r4, #1]
 8043102:	2b2a      	cmp	r3, #42	; 0x2a
 8043104:	d135      	bne.n	8043172 <_vfiprintf_r+0x1ce>
 8043106:	9b03      	ldr	r3, [sp, #12]
 8043108:	1d1a      	adds	r2, r3, #4
 804310a:	681b      	ldr	r3, [r3, #0]
 804310c:	9203      	str	r2, [sp, #12]
 804310e:	2b00      	cmp	r3, #0
 8043110:	bfb8      	it	lt
 8043112:	f04f 33ff 	movlt.w	r3, #4294967295
 8043116:	3402      	adds	r4, #2
 8043118:	9305      	str	r3, [sp, #20]
 804311a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8043200 <_vfiprintf_r+0x25c>
 804311e:	7821      	ldrb	r1, [r4, #0]
 8043120:	2203      	movs	r2, #3
 8043122:	4650      	mov	r0, sl
 8043124:	f7fd f88c 	bl	8040240 <memchr>
 8043128:	b140      	cbz	r0, 804313c <_vfiprintf_r+0x198>
 804312a:	2340      	movs	r3, #64	; 0x40
 804312c:	eba0 000a 	sub.w	r0, r0, sl
 8043130:	fa03 f000 	lsl.w	r0, r3, r0
 8043134:	9b04      	ldr	r3, [sp, #16]
 8043136:	4303      	orrs	r3, r0
 8043138:	3401      	adds	r4, #1
 804313a:	9304      	str	r3, [sp, #16]
 804313c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8043140:	482c      	ldr	r0, [pc, #176]	; (80431f4 <_vfiprintf_r+0x250>)
 8043142:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8043146:	2206      	movs	r2, #6
 8043148:	f7fd f87a 	bl	8040240 <memchr>
 804314c:	2800      	cmp	r0, #0
 804314e:	d03f      	beq.n	80431d0 <_vfiprintf_r+0x22c>
 8043150:	4b29      	ldr	r3, [pc, #164]	; (80431f8 <_vfiprintf_r+0x254>)
 8043152:	bb1b      	cbnz	r3, 804319c <_vfiprintf_r+0x1f8>
 8043154:	9b03      	ldr	r3, [sp, #12]
 8043156:	3307      	adds	r3, #7
 8043158:	f023 0307 	bic.w	r3, r3, #7
 804315c:	3308      	adds	r3, #8
 804315e:	9303      	str	r3, [sp, #12]
 8043160:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8043162:	443b      	add	r3, r7
 8043164:	9309      	str	r3, [sp, #36]	; 0x24
 8043166:	e767      	b.n	8043038 <_vfiprintf_r+0x94>
 8043168:	fb0c 3202 	mla	r2, ip, r2, r3
 804316c:	460c      	mov	r4, r1
 804316e:	2001      	movs	r0, #1
 8043170:	e7a5      	b.n	80430be <_vfiprintf_r+0x11a>
 8043172:	2300      	movs	r3, #0
 8043174:	3401      	adds	r4, #1
 8043176:	9305      	str	r3, [sp, #20]
 8043178:	4619      	mov	r1, r3
 804317a:	f04f 0c0a 	mov.w	ip, #10
 804317e:	4620      	mov	r0, r4
 8043180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8043184:	3a30      	subs	r2, #48	; 0x30
 8043186:	2a09      	cmp	r2, #9
 8043188:	d903      	bls.n	8043192 <_vfiprintf_r+0x1ee>
 804318a:	2b00      	cmp	r3, #0
 804318c:	d0c5      	beq.n	804311a <_vfiprintf_r+0x176>
 804318e:	9105      	str	r1, [sp, #20]
 8043190:	e7c3      	b.n	804311a <_vfiprintf_r+0x176>
 8043192:	fb0c 2101 	mla	r1, ip, r1, r2
 8043196:	4604      	mov	r4, r0
 8043198:	2301      	movs	r3, #1
 804319a:	e7f0      	b.n	804317e <_vfiprintf_r+0x1da>
 804319c:	ab03      	add	r3, sp, #12
 804319e:	9300      	str	r3, [sp, #0]
 80431a0:	462a      	mov	r2, r5
 80431a2:	4b16      	ldr	r3, [pc, #88]	; (80431fc <_vfiprintf_r+0x258>)
 80431a4:	a904      	add	r1, sp, #16
 80431a6:	4630      	mov	r0, r6
 80431a8:	f3af 8000 	nop.w
 80431ac:	4607      	mov	r7, r0
 80431ae:	1c78      	adds	r0, r7, #1
 80431b0:	d1d6      	bne.n	8043160 <_vfiprintf_r+0x1bc>
 80431b2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80431b4:	07d9      	lsls	r1, r3, #31
 80431b6:	d405      	bmi.n	80431c4 <_vfiprintf_r+0x220>
 80431b8:	89ab      	ldrh	r3, [r5, #12]
 80431ba:	059a      	lsls	r2, r3, #22
 80431bc:	d402      	bmi.n	80431c4 <_vfiprintf_r+0x220>
 80431be:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80431c0:	f7ff fe6b 	bl	8042e9a <__retarget_lock_release_recursive>
 80431c4:	89ab      	ldrh	r3, [r5, #12]
 80431c6:	065b      	lsls	r3, r3, #25
 80431c8:	f53f af12 	bmi.w	8042ff0 <_vfiprintf_r+0x4c>
 80431cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80431ce:	e711      	b.n	8042ff4 <_vfiprintf_r+0x50>
 80431d0:	ab03      	add	r3, sp, #12
 80431d2:	9300      	str	r3, [sp, #0]
 80431d4:	462a      	mov	r2, r5
 80431d6:	4b09      	ldr	r3, [pc, #36]	; (80431fc <_vfiprintf_r+0x258>)
 80431d8:	a904      	add	r1, sp, #16
 80431da:	4630      	mov	r0, r6
 80431dc:	f000 f880 	bl	80432e0 <_printf_i>
 80431e0:	e7e4      	b.n	80431ac <_vfiprintf_r+0x208>
 80431e2:	bf00      	nop
 80431e4:	08043b9c 	.word	0x08043b9c
 80431e8:	08043bbc 	.word	0x08043bbc
 80431ec:	08043b7c 	.word	0x08043b7c
 80431f0:	08043bdc 	.word	0x08043bdc
 80431f4:	08043be6 	.word	0x08043be6
 80431f8:	00000000 	.word	0x00000000
 80431fc:	08042f7f 	.word	0x08042f7f
 8043200:	08043be2 	.word	0x08043be2

08043204 <_printf_common>:
 8043204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8043208:	4616      	mov	r6, r2
 804320a:	4699      	mov	r9, r3
 804320c:	688a      	ldr	r2, [r1, #8]
 804320e:	690b      	ldr	r3, [r1, #16]
 8043210:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8043214:	4293      	cmp	r3, r2
 8043216:	bfb8      	it	lt
 8043218:	4613      	movlt	r3, r2
 804321a:	6033      	str	r3, [r6, #0]
 804321c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8043220:	4607      	mov	r7, r0
 8043222:	460c      	mov	r4, r1
 8043224:	b10a      	cbz	r2, 804322a <_printf_common+0x26>
 8043226:	3301      	adds	r3, #1
 8043228:	6033      	str	r3, [r6, #0]
 804322a:	6823      	ldr	r3, [r4, #0]
 804322c:	0699      	lsls	r1, r3, #26
 804322e:	bf42      	ittt	mi
 8043230:	6833      	ldrmi	r3, [r6, #0]
 8043232:	3302      	addmi	r3, #2
 8043234:	6033      	strmi	r3, [r6, #0]
 8043236:	6825      	ldr	r5, [r4, #0]
 8043238:	f015 0506 	ands.w	r5, r5, #6
 804323c:	d106      	bne.n	804324c <_printf_common+0x48>
 804323e:	f104 0a19 	add.w	sl, r4, #25
 8043242:	68e3      	ldr	r3, [r4, #12]
 8043244:	6832      	ldr	r2, [r6, #0]
 8043246:	1a9b      	subs	r3, r3, r2
 8043248:	42ab      	cmp	r3, r5
 804324a:	dc26      	bgt.n	804329a <_printf_common+0x96>
 804324c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8043250:	1e13      	subs	r3, r2, #0
 8043252:	6822      	ldr	r2, [r4, #0]
 8043254:	bf18      	it	ne
 8043256:	2301      	movne	r3, #1
 8043258:	0692      	lsls	r2, r2, #26
 804325a:	d42b      	bmi.n	80432b4 <_printf_common+0xb0>
 804325c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8043260:	4649      	mov	r1, r9
 8043262:	4638      	mov	r0, r7
 8043264:	47c0      	blx	r8
 8043266:	3001      	adds	r0, #1
 8043268:	d01e      	beq.n	80432a8 <_printf_common+0xa4>
 804326a:	6823      	ldr	r3, [r4, #0]
 804326c:	68e5      	ldr	r5, [r4, #12]
 804326e:	6832      	ldr	r2, [r6, #0]
 8043270:	f003 0306 	and.w	r3, r3, #6
 8043274:	2b04      	cmp	r3, #4
 8043276:	bf08      	it	eq
 8043278:	1aad      	subeq	r5, r5, r2
 804327a:	68a3      	ldr	r3, [r4, #8]
 804327c:	6922      	ldr	r2, [r4, #16]
 804327e:	bf0c      	ite	eq
 8043280:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8043284:	2500      	movne	r5, #0
 8043286:	4293      	cmp	r3, r2
 8043288:	bfc4      	itt	gt
 804328a:	1a9b      	subgt	r3, r3, r2
 804328c:	18ed      	addgt	r5, r5, r3
 804328e:	2600      	movs	r6, #0
 8043290:	341a      	adds	r4, #26
 8043292:	42b5      	cmp	r5, r6
 8043294:	d11a      	bne.n	80432cc <_printf_common+0xc8>
 8043296:	2000      	movs	r0, #0
 8043298:	e008      	b.n	80432ac <_printf_common+0xa8>
 804329a:	2301      	movs	r3, #1
 804329c:	4652      	mov	r2, sl
 804329e:	4649      	mov	r1, r9
 80432a0:	4638      	mov	r0, r7
 80432a2:	47c0      	blx	r8
 80432a4:	3001      	adds	r0, #1
 80432a6:	d103      	bne.n	80432b0 <_printf_common+0xac>
 80432a8:	f04f 30ff 	mov.w	r0, #4294967295
 80432ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80432b0:	3501      	adds	r5, #1
 80432b2:	e7c6      	b.n	8043242 <_printf_common+0x3e>
 80432b4:	18e1      	adds	r1, r4, r3
 80432b6:	1c5a      	adds	r2, r3, #1
 80432b8:	2030      	movs	r0, #48	; 0x30
 80432ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80432be:	4422      	add	r2, r4
 80432c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80432c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80432c8:	3302      	adds	r3, #2
 80432ca:	e7c7      	b.n	804325c <_printf_common+0x58>
 80432cc:	2301      	movs	r3, #1
 80432ce:	4622      	mov	r2, r4
 80432d0:	4649      	mov	r1, r9
 80432d2:	4638      	mov	r0, r7
 80432d4:	47c0      	blx	r8
 80432d6:	3001      	adds	r0, #1
 80432d8:	d0e6      	beq.n	80432a8 <_printf_common+0xa4>
 80432da:	3601      	adds	r6, #1
 80432dc:	e7d9      	b.n	8043292 <_printf_common+0x8e>
	...

080432e0 <_printf_i>:
 80432e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80432e4:	460c      	mov	r4, r1
 80432e6:	4691      	mov	r9, r2
 80432e8:	7e27      	ldrb	r7, [r4, #24]
 80432ea:	990c      	ldr	r1, [sp, #48]	; 0x30
 80432ec:	2f78      	cmp	r7, #120	; 0x78
 80432ee:	4680      	mov	r8, r0
 80432f0:	469a      	mov	sl, r3
 80432f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80432f6:	d807      	bhi.n	8043308 <_printf_i+0x28>
 80432f8:	2f62      	cmp	r7, #98	; 0x62
 80432fa:	d80a      	bhi.n	8043312 <_printf_i+0x32>
 80432fc:	2f00      	cmp	r7, #0
 80432fe:	f000 80d8 	beq.w	80434b2 <_printf_i+0x1d2>
 8043302:	2f58      	cmp	r7, #88	; 0x58
 8043304:	f000 80a3 	beq.w	804344e <_printf_i+0x16e>
 8043308:	f104 0642 	add.w	r6, r4, #66	; 0x42
 804330c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8043310:	e03a      	b.n	8043388 <_printf_i+0xa8>
 8043312:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8043316:	2b15      	cmp	r3, #21
 8043318:	d8f6      	bhi.n	8043308 <_printf_i+0x28>
 804331a:	a001      	add	r0, pc, #4	; (adr r0, 8043320 <_printf_i+0x40>)
 804331c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8043320:	08043379 	.word	0x08043379
 8043324:	0804338d 	.word	0x0804338d
 8043328:	08043309 	.word	0x08043309
 804332c:	08043309 	.word	0x08043309
 8043330:	08043309 	.word	0x08043309
 8043334:	08043309 	.word	0x08043309
 8043338:	0804338d 	.word	0x0804338d
 804333c:	08043309 	.word	0x08043309
 8043340:	08043309 	.word	0x08043309
 8043344:	08043309 	.word	0x08043309
 8043348:	08043309 	.word	0x08043309
 804334c:	08043499 	.word	0x08043499
 8043350:	080433bd 	.word	0x080433bd
 8043354:	0804347b 	.word	0x0804347b
 8043358:	08043309 	.word	0x08043309
 804335c:	08043309 	.word	0x08043309
 8043360:	080434bb 	.word	0x080434bb
 8043364:	08043309 	.word	0x08043309
 8043368:	080433bd 	.word	0x080433bd
 804336c:	08043309 	.word	0x08043309
 8043370:	08043309 	.word	0x08043309
 8043374:	08043483 	.word	0x08043483
 8043378:	680b      	ldr	r3, [r1, #0]
 804337a:	1d1a      	adds	r2, r3, #4
 804337c:	681b      	ldr	r3, [r3, #0]
 804337e:	600a      	str	r2, [r1, #0]
 8043380:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8043384:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8043388:	2301      	movs	r3, #1
 804338a:	e0a3      	b.n	80434d4 <_printf_i+0x1f4>
 804338c:	6825      	ldr	r5, [r4, #0]
 804338e:	6808      	ldr	r0, [r1, #0]
 8043390:	062e      	lsls	r6, r5, #24
 8043392:	f100 0304 	add.w	r3, r0, #4
 8043396:	d50a      	bpl.n	80433ae <_printf_i+0xce>
 8043398:	6805      	ldr	r5, [r0, #0]
 804339a:	600b      	str	r3, [r1, #0]
 804339c:	2d00      	cmp	r5, #0
 804339e:	da03      	bge.n	80433a8 <_printf_i+0xc8>
 80433a0:	232d      	movs	r3, #45	; 0x2d
 80433a2:	426d      	negs	r5, r5
 80433a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80433a8:	485e      	ldr	r0, [pc, #376]	; (8043524 <_printf_i+0x244>)
 80433aa:	230a      	movs	r3, #10
 80433ac:	e019      	b.n	80433e2 <_printf_i+0x102>
 80433ae:	f015 0f40 	tst.w	r5, #64	; 0x40
 80433b2:	6805      	ldr	r5, [r0, #0]
 80433b4:	600b      	str	r3, [r1, #0]
 80433b6:	bf18      	it	ne
 80433b8:	b22d      	sxthne	r5, r5
 80433ba:	e7ef      	b.n	804339c <_printf_i+0xbc>
 80433bc:	680b      	ldr	r3, [r1, #0]
 80433be:	6825      	ldr	r5, [r4, #0]
 80433c0:	1d18      	adds	r0, r3, #4
 80433c2:	6008      	str	r0, [r1, #0]
 80433c4:	0628      	lsls	r0, r5, #24
 80433c6:	d501      	bpl.n	80433cc <_printf_i+0xec>
 80433c8:	681d      	ldr	r5, [r3, #0]
 80433ca:	e002      	b.n	80433d2 <_printf_i+0xf2>
 80433cc:	0669      	lsls	r1, r5, #25
 80433ce:	d5fb      	bpl.n	80433c8 <_printf_i+0xe8>
 80433d0:	881d      	ldrh	r5, [r3, #0]
 80433d2:	4854      	ldr	r0, [pc, #336]	; (8043524 <_printf_i+0x244>)
 80433d4:	2f6f      	cmp	r7, #111	; 0x6f
 80433d6:	bf0c      	ite	eq
 80433d8:	2308      	moveq	r3, #8
 80433da:	230a      	movne	r3, #10
 80433dc:	2100      	movs	r1, #0
 80433de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80433e2:	6866      	ldr	r6, [r4, #4]
 80433e4:	60a6      	str	r6, [r4, #8]
 80433e6:	2e00      	cmp	r6, #0
 80433e8:	bfa2      	ittt	ge
 80433ea:	6821      	ldrge	r1, [r4, #0]
 80433ec:	f021 0104 	bicge.w	r1, r1, #4
 80433f0:	6021      	strge	r1, [r4, #0]
 80433f2:	b90d      	cbnz	r5, 80433f8 <_printf_i+0x118>
 80433f4:	2e00      	cmp	r6, #0
 80433f6:	d04d      	beq.n	8043494 <_printf_i+0x1b4>
 80433f8:	4616      	mov	r6, r2
 80433fa:	fbb5 f1f3 	udiv	r1, r5, r3
 80433fe:	fb03 5711 	mls	r7, r3, r1, r5
 8043402:	5dc7      	ldrb	r7, [r0, r7]
 8043404:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8043408:	462f      	mov	r7, r5
 804340a:	42bb      	cmp	r3, r7
 804340c:	460d      	mov	r5, r1
 804340e:	d9f4      	bls.n	80433fa <_printf_i+0x11a>
 8043410:	2b08      	cmp	r3, #8
 8043412:	d10b      	bne.n	804342c <_printf_i+0x14c>
 8043414:	6823      	ldr	r3, [r4, #0]
 8043416:	07df      	lsls	r7, r3, #31
 8043418:	d508      	bpl.n	804342c <_printf_i+0x14c>
 804341a:	6923      	ldr	r3, [r4, #16]
 804341c:	6861      	ldr	r1, [r4, #4]
 804341e:	4299      	cmp	r1, r3
 8043420:	bfde      	ittt	le
 8043422:	2330      	movle	r3, #48	; 0x30
 8043424:	f806 3c01 	strble.w	r3, [r6, #-1]
 8043428:	f106 36ff 	addle.w	r6, r6, #4294967295
 804342c:	1b92      	subs	r2, r2, r6
 804342e:	6122      	str	r2, [r4, #16]
 8043430:	f8cd a000 	str.w	sl, [sp]
 8043434:	464b      	mov	r3, r9
 8043436:	aa03      	add	r2, sp, #12
 8043438:	4621      	mov	r1, r4
 804343a:	4640      	mov	r0, r8
 804343c:	f7ff fee2 	bl	8043204 <_printf_common>
 8043440:	3001      	adds	r0, #1
 8043442:	d14c      	bne.n	80434de <_printf_i+0x1fe>
 8043444:	f04f 30ff 	mov.w	r0, #4294967295
 8043448:	b004      	add	sp, #16
 804344a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 804344e:	4835      	ldr	r0, [pc, #212]	; (8043524 <_printf_i+0x244>)
 8043450:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8043454:	6823      	ldr	r3, [r4, #0]
 8043456:	680e      	ldr	r6, [r1, #0]
 8043458:	061f      	lsls	r7, r3, #24
 804345a:	f856 5b04 	ldr.w	r5, [r6], #4
 804345e:	600e      	str	r6, [r1, #0]
 8043460:	d514      	bpl.n	804348c <_printf_i+0x1ac>
 8043462:	07d9      	lsls	r1, r3, #31
 8043464:	bf44      	itt	mi
 8043466:	f043 0320 	orrmi.w	r3, r3, #32
 804346a:	6023      	strmi	r3, [r4, #0]
 804346c:	b91d      	cbnz	r5, 8043476 <_printf_i+0x196>
 804346e:	6823      	ldr	r3, [r4, #0]
 8043470:	f023 0320 	bic.w	r3, r3, #32
 8043474:	6023      	str	r3, [r4, #0]
 8043476:	2310      	movs	r3, #16
 8043478:	e7b0      	b.n	80433dc <_printf_i+0xfc>
 804347a:	6823      	ldr	r3, [r4, #0]
 804347c:	f043 0320 	orr.w	r3, r3, #32
 8043480:	6023      	str	r3, [r4, #0]
 8043482:	2378      	movs	r3, #120	; 0x78
 8043484:	4828      	ldr	r0, [pc, #160]	; (8043528 <_printf_i+0x248>)
 8043486:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 804348a:	e7e3      	b.n	8043454 <_printf_i+0x174>
 804348c:	065e      	lsls	r6, r3, #25
 804348e:	bf48      	it	mi
 8043490:	b2ad      	uxthmi	r5, r5
 8043492:	e7e6      	b.n	8043462 <_printf_i+0x182>
 8043494:	4616      	mov	r6, r2
 8043496:	e7bb      	b.n	8043410 <_printf_i+0x130>
 8043498:	680b      	ldr	r3, [r1, #0]
 804349a:	6826      	ldr	r6, [r4, #0]
 804349c:	6960      	ldr	r0, [r4, #20]
 804349e:	1d1d      	adds	r5, r3, #4
 80434a0:	600d      	str	r5, [r1, #0]
 80434a2:	0635      	lsls	r5, r6, #24
 80434a4:	681b      	ldr	r3, [r3, #0]
 80434a6:	d501      	bpl.n	80434ac <_printf_i+0x1cc>
 80434a8:	6018      	str	r0, [r3, #0]
 80434aa:	e002      	b.n	80434b2 <_printf_i+0x1d2>
 80434ac:	0671      	lsls	r1, r6, #25
 80434ae:	d5fb      	bpl.n	80434a8 <_printf_i+0x1c8>
 80434b0:	8018      	strh	r0, [r3, #0]
 80434b2:	2300      	movs	r3, #0
 80434b4:	6123      	str	r3, [r4, #16]
 80434b6:	4616      	mov	r6, r2
 80434b8:	e7ba      	b.n	8043430 <_printf_i+0x150>
 80434ba:	680b      	ldr	r3, [r1, #0]
 80434bc:	1d1a      	adds	r2, r3, #4
 80434be:	600a      	str	r2, [r1, #0]
 80434c0:	681e      	ldr	r6, [r3, #0]
 80434c2:	6862      	ldr	r2, [r4, #4]
 80434c4:	2100      	movs	r1, #0
 80434c6:	4630      	mov	r0, r6
 80434c8:	f7fc feba 	bl	8040240 <memchr>
 80434cc:	b108      	cbz	r0, 80434d2 <_printf_i+0x1f2>
 80434ce:	1b80      	subs	r0, r0, r6
 80434d0:	6060      	str	r0, [r4, #4]
 80434d2:	6863      	ldr	r3, [r4, #4]
 80434d4:	6123      	str	r3, [r4, #16]
 80434d6:	2300      	movs	r3, #0
 80434d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80434dc:	e7a8      	b.n	8043430 <_printf_i+0x150>
 80434de:	6923      	ldr	r3, [r4, #16]
 80434e0:	4632      	mov	r2, r6
 80434e2:	4649      	mov	r1, r9
 80434e4:	4640      	mov	r0, r8
 80434e6:	47d0      	blx	sl
 80434e8:	3001      	adds	r0, #1
 80434ea:	d0ab      	beq.n	8043444 <_printf_i+0x164>
 80434ec:	6823      	ldr	r3, [r4, #0]
 80434ee:	079b      	lsls	r3, r3, #30
 80434f0:	d413      	bmi.n	804351a <_printf_i+0x23a>
 80434f2:	68e0      	ldr	r0, [r4, #12]
 80434f4:	9b03      	ldr	r3, [sp, #12]
 80434f6:	4298      	cmp	r0, r3
 80434f8:	bfb8      	it	lt
 80434fa:	4618      	movlt	r0, r3
 80434fc:	e7a4      	b.n	8043448 <_printf_i+0x168>
 80434fe:	2301      	movs	r3, #1
 8043500:	4632      	mov	r2, r6
 8043502:	4649      	mov	r1, r9
 8043504:	4640      	mov	r0, r8
 8043506:	47d0      	blx	sl
 8043508:	3001      	adds	r0, #1
 804350a:	d09b      	beq.n	8043444 <_printf_i+0x164>
 804350c:	3501      	adds	r5, #1
 804350e:	68e3      	ldr	r3, [r4, #12]
 8043510:	9903      	ldr	r1, [sp, #12]
 8043512:	1a5b      	subs	r3, r3, r1
 8043514:	42ab      	cmp	r3, r5
 8043516:	dcf2      	bgt.n	80434fe <_printf_i+0x21e>
 8043518:	e7eb      	b.n	80434f2 <_printf_i+0x212>
 804351a:	2500      	movs	r5, #0
 804351c:	f104 0619 	add.w	r6, r4, #25
 8043520:	e7f5      	b.n	804350e <_printf_i+0x22e>
 8043522:	bf00      	nop
 8043524:	08043bed 	.word	0x08043bed
 8043528:	08043bfe 	.word	0x08043bfe

0804352c <_sbrk_r>:
 804352c:	b538      	push	{r3, r4, r5, lr}
 804352e:	4d06      	ldr	r5, [pc, #24]	; (8043548 <_sbrk_r+0x1c>)
 8043530:	2300      	movs	r3, #0
 8043532:	4604      	mov	r4, r0
 8043534:	4608      	mov	r0, r1
 8043536:	602b      	str	r3, [r5, #0]
 8043538:	f7fd fa74 	bl	8040a24 <_sbrk>
 804353c:	1c43      	adds	r3, r0, #1
 804353e:	d102      	bne.n	8043546 <_sbrk_r+0x1a>
 8043540:	682b      	ldr	r3, [r5, #0]
 8043542:	b103      	cbz	r3, 8043546 <_sbrk_r+0x1a>
 8043544:	6023      	str	r3, [r4, #0]
 8043546:	bd38      	pop	{r3, r4, r5, pc}
 8043548:	2000012c 	.word	0x2000012c

0804354c <__sread>:
 804354c:	b510      	push	{r4, lr}
 804354e:	460c      	mov	r4, r1
 8043550:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8043554:	f000 fab4 	bl	8043ac0 <_read_r>
 8043558:	2800      	cmp	r0, #0
 804355a:	bfab      	itete	ge
 804355c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 804355e:	89a3      	ldrhlt	r3, [r4, #12]
 8043560:	181b      	addge	r3, r3, r0
 8043562:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8043566:	bfac      	ite	ge
 8043568:	6563      	strge	r3, [r4, #84]	; 0x54
 804356a:	81a3      	strhlt	r3, [r4, #12]
 804356c:	bd10      	pop	{r4, pc}

0804356e <__swrite>:
 804356e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8043572:	461f      	mov	r7, r3
 8043574:	898b      	ldrh	r3, [r1, #12]
 8043576:	05db      	lsls	r3, r3, #23
 8043578:	4605      	mov	r5, r0
 804357a:	460c      	mov	r4, r1
 804357c:	4616      	mov	r6, r2
 804357e:	d505      	bpl.n	804358c <__swrite+0x1e>
 8043580:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8043584:	2302      	movs	r3, #2
 8043586:	2200      	movs	r2, #0
 8043588:	f000 f9c8 	bl	804391c <_lseek_r>
 804358c:	89a3      	ldrh	r3, [r4, #12]
 804358e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8043592:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8043596:	81a3      	strh	r3, [r4, #12]
 8043598:	4632      	mov	r2, r6
 804359a:	463b      	mov	r3, r7
 804359c:	4628      	mov	r0, r5
 804359e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80435a2:	f000 b869 	b.w	8043678 <_write_r>

080435a6 <__sseek>:
 80435a6:	b510      	push	{r4, lr}
 80435a8:	460c      	mov	r4, r1
 80435aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80435ae:	f000 f9b5 	bl	804391c <_lseek_r>
 80435b2:	1c43      	adds	r3, r0, #1
 80435b4:	89a3      	ldrh	r3, [r4, #12]
 80435b6:	bf15      	itete	ne
 80435b8:	6560      	strne	r0, [r4, #84]	; 0x54
 80435ba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80435be:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80435c2:	81a3      	strheq	r3, [r4, #12]
 80435c4:	bf18      	it	ne
 80435c6:	81a3      	strhne	r3, [r4, #12]
 80435c8:	bd10      	pop	{r4, pc}

080435ca <__sclose>:
 80435ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80435ce:	f000 b8d3 	b.w	8043778 <_close_r>
	...

080435d4 <__swbuf_r>:
 80435d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80435d6:	460e      	mov	r6, r1
 80435d8:	4614      	mov	r4, r2
 80435da:	4605      	mov	r5, r0
 80435dc:	b118      	cbz	r0, 80435e6 <__swbuf_r+0x12>
 80435de:	6983      	ldr	r3, [r0, #24]
 80435e0:	b90b      	cbnz	r3, 80435e6 <__swbuf_r+0x12>
 80435e2:	f7ff fbbb 	bl	8042d5c <__sinit>
 80435e6:	4b21      	ldr	r3, [pc, #132]	; (804366c <__swbuf_r+0x98>)
 80435e8:	429c      	cmp	r4, r3
 80435ea:	d12b      	bne.n	8043644 <__swbuf_r+0x70>
 80435ec:	686c      	ldr	r4, [r5, #4]
 80435ee:	69a3      	ldr	r3, [r4, #24]
 80435f0:	60a3      	str	r3, [r4, #8]
 80435f2:	89a3      	ldrh	r3, [r4, #12]
 80435f4:	071a      	lsls	r2, r3, #28
 80435f6:	d52f      	bpl.n	8043658 <__swbuf_r+0x84>
 80435f8:	6923      	ldr	r3, [r4, #16]
 80435fa:	b36b      	cbz	r3, 8043658 <__swbuf_r+0x84>
 80435fc:	6923      	ldr	r3, [r4, #16]
 80435fe:	6820      	ldr	r0, [r4, #0]
 8043600:	1ac0      	subs	r0, r0, r3
 8043602:	6963      	ldr	r3, [r4, #20]
 8043604:	b2f6      	uxtb	r6, r6
 8043606:	4283      	cmp	r3, r0
 8043608:	4637      	mov	r7, r6
 804360a:	dc04      	bgt.n	8043616 <__swbuf_r+0x42>
 804360c:	4621      	mov	r1, r4
 804360e:	4628      	mov	r0, r5
 8043610:	f000 f948 	bl	80438a4 <_fflush_r>
 8043614:	bb30      	cbnz	r0, 8043664 <__swbuf_r+0x90>
 8043616:	68a3      	ldr	r3, [r4, #8]
 8043618:	3b01      	subs	r3, #1
 804361a:	60a3      	str	r3, [r4, #8]
 804361c:	6823      	ldr	r3, [r4, #0]
 804361e:	1c5a      	adds	r2, r3, #1
 8043620:	6022      	str	r2, [r4, #0]
 8043622:	701e      	strb	r6, [r3, #0]
 8043624:	6963      	ldr	r3, [r4, #20]
 8043626:	3001      	adds	r0, #1
 8043628:	4283      	cmp	r3, r0
 804362a:	d004      	beq.n	8043636 <__swbuf_r+0x62>
 804362c:	89a3      	ldrh	r3, [r4, #12]
 804362e:	07db      	lsls	r3, r3, #31
 8043630:	d506      	bpl.n	8043640 <__swbuf_r+0x6c>
 8043632:	2e0a      	cmp	r6, #10
 8043634:	d104      	bne.n	8043640 <__swbuf_r+0x6c>
 8043636:	4621      	mov	r1, r4
 8043638:	4628      	mov	r0, r5
 804363a:	f000 f933 	bl	80438a4 <_fflush_r>
 804363e:	b988      	cbnz	r0, 8043664 <__swbuf_r+0x90>
 8043640:	4638      	mov	r0, r7
 8043642:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8043644:	4b0a      	ldr	r3, [pc, #40]	; (8043670 <__swbuf_r+0x9c>)
 8043646:	429c      	cmp	r4, r3
 8043648:	d101      	bne.n	804364e <__swbuf_r+0x7a>
 804364a:	68ac      	ldr	r4, [r5, #8]
 804364c:	e7cf      	b.n	80435ee <__swbuf_r+0x1a>
 804364e:	4b09      	ldr	r3, [pc, #36]	; (8043674 <__swbuf_r+0xa0>)
 8043650:	429c      	cmp	r4, r3
 8043652:	bf08      	it	eq
 8043654:	68ec      	ldreq	r4, [r5, #12]
 8043656:	e7ca      	b.n	80435ee <__swbuf_r+0x1a>
 8043658:	4621      	mov	r1, r4
 804365a:	4628      	mov	r0, r5
 804365c:	f000 f81e 	bl	804369c <__swsetup_r>
 8043660:	2800      	cmp	r0, #0
 8043662:	d0cb      	beq.n	80435fc <__swbuf_r+0x28>
 8043664:	f04f 37ff 	mov.w	r7, #4294967295
 8043668:	e7ea      	b.n	8043640 <__swbuf_r+0x6c>
 804366a:	bf00      	nop
 804366c:	08043b9c 	.word	0x08043b9c
 8043670:	08043bbc 	.word	0x08043bbc
 8043674:	08043b7c 	.word	0x08043b7c

08043678 <_write_r>:
 8043678:	b538      	push	{r3, r4, r5, lr}
 804367a:	4d07      	ldr	r5, [pc, #28]	; (8043698 <_write_r+0x20>)
 804367c:	4604      	mov	r4, r0
 804367e:	4608      	mov	r0, r1
 8043680:	4611      	mov	r1, r2
 8043682:	2200      	movs	r2, #0
 8043684:	602a      	str	r2, [r5, #0]
 8043686:	461a      	mov	r2, r3
 8043688:	f7fd f97b 	bl	8040982 <_write>
 804368c:	1c43      	adds	r3, r0, #1
 804368e:	d102      	bne.n	8043696 <_write_r+0x1e>
 8043690:	682b      	ldr	r3, [r5, #0]
 8043692:	b103      	cbz	r3, 8043696 <_write_r+0x1e>
 8043694:	6023      	str	r3, [r4, #0]
 8043696:	bd38      	pop	{r3, r4, r5, pc}
 8043698:	2000012c 	.word	0x2000012c

0804369c <__swsetup_r>:
 804369c:	4b32      	ldr	r3, [pc, #200]	; (8043768 <__swsetup_r+0xcc>)
 804369e:	b570      	push	{r4, r5, r6, lr}
 80436a0:	681d      	ldr	r5, [r3, #0]
 80436a2:	4606      	mov	r6, r0
 80436a4:	460c      	mov	r4, r1
 80436a6:	b125      	cbz	r5, 80436b2 <__swsetup_r+0x16>
 80436a8:	69ab      	ldr	r3, [r5, #24]
 80436aa:	b913      	cbnz	r3, 80436b2 <__swsetup_r+0x16>
 80436ac:	4628      	mov	r0, r5
 80436ae:	f7ff fb55 	bl	8042d5c <__sinit>
 80436b2:	4b2e      	ldr	r3, [pc, #184]	; (804376c <__swsetup_r+0xd0>)
 80436b4:	429c      	cmp	r4, r3
 80436b6:	d10f      	bne.n	80436d8 <__swsetup_r+0x3c>
 80436b8:	686c      	ldr	r4, [r5, #4]
 80436ba:	89a3      	ldrh	r3, [r4, #12]
 80436bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80436c0:	0719      	lsls	r1, r3, #28
 80436c2:	d42c      	bmi.n	804371e <__swsetup_r+0x82>
 80436c4:	06dd      	lsls	r5, r3, #27
 80436c6:	d411      	bmi.n	80436ec <__swsetup_r+0x50>
 80436c8:	2309      	movs	r3, #9
 80436ca:	6033      	str	r3, [r6, #0]
 80436cc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80436d0:	81a3      	strh	r3, [r4, #12]
 80436d2:	f04f 30ff 	mov.w	r0, #4294967295
 80436d6:	e03e      	b.n	8043756 <__swsetup_r+0xba>
 80436d8:	4b25      	ldr	r3, [pc, #148]	; (8043770 <__swsetup_r+0xd4>)
 80436da:	429c      	cmp	r4, r3
 80436dc:	d101      	bne.n	80436e2 <__swsetup_r+0x46>
 80436de:	68ac      	ldr	r4, [r5, #8]
 80436e0:	e7eb      	b.n	80436ba <__swsetup_r+0x1e>
 80436e2:	4b24      	ldr	r3, [pc, #144]	; (8043774 <__swsetup_r+0xd8>)
 80436e4:	429c      	cmp	r4, r3
 80436e6:	bf08      	it	eq
 80436e8:	68ec      	ldreq	r4, [r5, #12]
 80436ea:	e7e6      	b.n	80436ba <__swsetup_r+0x1e>
 80436ec:	0758      	lsls	r0, r3, #29
 80436ee:	d512      	bpl.n	8043716 <__swsetup_r+0x7a>
 80436f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80436f2:	b141      	cbz	r1, 8043706 <__swsetup_r+0x6a>
 80436f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80436f8:	4299      	cmp	r1, r3
 80436fa:	d002      	beq.n	8043702 <__swsetup_r+0x66>
 80436fc:	4630      	mov	r0, r6
 80436fe:	f000 f98f 	bl	8043a20 <_free_r>
 8043702:	2300      	movs	r3, #0
 8043704:	6363      	str	r3, [r4, #52]	; 0x34
 8043706:	89a3      	ldrh	r3, [r4, #12]
 8043708:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 804370c:	81a3      	strh	r3, [r4, #12]
 804370e:	2300      	movs	r3, #0
 8043710:	6063      	str	r3, [r4, #4]
 8043712:	6923      	ldr	r3, [r4, #16]
 8043714:	6023      	str	r3, [r4, #0]
 8043716:	89a3      	ldrh	r3, [r4, #12]
 8043718:	f043 0308 	orr.w	r3, r3, #8
 804371c:	81a3      	strh	r3, [r4, #12]
 804371e:	6923      	ldr	r3, [r4, #16]
 8043720:	b94b      	cbnz	r3, 8043736 <__swsetup_r+0x9a>
 8043722:	89a3      	ldrh	r3, [r4, #12]
 8043724:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8043728:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 804372c:	d003      	beq.n	8043736 <__swsetup_r+0x9a>
 804372e:	4621      	mov	r1, r4
 8043730:	4630      	mov	r0, r6
 8043732:	f000 f929 	bl	8043988 <__smakebuf_r>
 8043736:	89a0      	ldrh	r0, [r4, #12]
 8043738:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 804373c:	f010 0301 	ands.w	r3, r0, #1
 8043740:	d00a      	beq.n	8043758 <__swsetup_r+0xbc>
 8043742:	2300      	movs	r3, #0
 8043744:	60a3      	str	r3, [r4, #8]
 8043746:	6963      	ldr	r3, [r4, #20]
 8043748:	425b      	negs	r3, r3
 804374a:	61a3      	str	r3, [r4, #24]
 804374c:	6923      	ldr	r3, [r4, #16]
 804374e:	b943      	cbnz	r3, 8043762 <__swsetup_r+0xc6>
 8043750:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8043754:	d1ba      	bne.n	80436cc <__swsetup_r+0x30>
 8043756:	bd70      	pop	{r4, r5, r6, pc}
 8043758:	0781      	lsls	r1, r0, #30
 804375a:	bf58      	it	pl
 804375c:	6963      	ldrpl	r3, [r4, #20]
 804375e:	60a3      	str	r3, [r4, #8]
 8043760:	e7f4      	b.n	804374c <__swsetup_r+0xb0>
 8043762:	2000      	movs	r0, #0
 8043764:	e7f7      	b.n	8043756 <__swsetup_r+0xba>
 8043766:	bf00      	nop
 8043768:	2000000c 	.word	0x2000000c
 804376c:	08043b9c 	.word	0x08043b9c
 8043770:	08043bbc 	.word	0x08043bbc
 8043774:	08043b7c 	.word	0x08043b7c

08043778 <_close_r>:
 8043778:	b538      	push	{r3, r4, r5, lr}
 804377a:	4d06      	ldr	r5, [pc, #24]	; (8043794 <_close_r+0x1c>)
 804377c:	2300      	movs	r3, #0
 804377e:	4604      	mov	r4, r0
 8043780:	4608      	mov	r0, r1
 8043782:	602b      	str	r3, [r5, #0]
 8043784:	f7fd f919 	bl	80409ba <_close>
 8043788:	1c43      	adds	r3, r0, #1
 804378a:	d102      	bne.n	8043792 <_close_r+0x1a>
 804378c:	682b      	ldr	r3, [r5, #0]
 804378e:	b103      	cbz	r3, 8043792 <_close_r+0x1a>
 8043790:	6023      	str	r3, [r4, #0]
 8043792:	bd38      	pop	{r3, r4, r5, pc}
 8043794:	2000012c 	.word	0x2000012c

08043798 <__sflush_r>:
 8043798:	898a      	ldrh	r2, [r1, #12]
 804379a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 804379e:	4605      	mov	r5, r0
 80437a0:	0710      	lsls	r0, r2, #28
 80437a2:	460c      	mov	r4, r1
 80437a4:	d458      	bmi.n	8043858 <__sflush_r+0xc0>
 80437a6:	684b      	ldr	r3, [r1, #4]
 80437a8:	2b00      	cmp	r3, #0
 80437aa:	dc05      	bgt.n	80437b8 <__sflush_r+0x20>
 80437ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80437ae:	2b00      	cmp	r3, #0
 80437b0:	dc02      	bgt.n	80437b8 <__sflush_r+0x20>
 80437b2:	2000      	movs	r0, #0
 80437b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80437b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80437ba:	2e00      	cmp	r6, #0
 80437bc:	d0f9      	beq.n	80437b2 <__sflush_r+0x1a>
 80437be:	2300      	movs	r3, #0
 80437c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80437c4:	682f      	ldr	r7, [r5, #0]
 80437c6:	602b      	str	r3, [r5, #0]
 80437c8:	d032      	beq.n	8043830 <__sflush_r+0x98>
 80437ca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80437cc:	89a3      	ldrh	r3, [r4, #12]
 80437ce:	075a      	lsls	r2, r3, #29
 80437d0:	d505      	bpl.n	80437de <__sflush_r+0x46>
 80437d2:	6863      	ldr	r3, [r4, #4]
 80437d4:	1ac0      	subs	r0, r0, r3
 80437d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80437d8:	b10b      	cbz	r3, 80437de <__sflush_r+0x46>
 80437da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80437dc:	1ac0      	subs	r0, r0, r3
 80437de:	2300      	movs	r3, #0
 80437e0:	4602      	mov	r2, r0
 80437e2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80437e4:	6a21      	ldr	r1, [r4, #32]
 80437e6:	4628      	mov	r0, r5
 80437e8:	47b0      	blx	r6
 80437ea:	1c43      	adds	r3, r0, #1
 80437ec:	89a3      	ldrh	r3, [r4, #12]
 80437ee:	d106      	bne.n	80437fe <__sflush_r+0x66>
 80437f0:	6829      	ldr	r1, [r5, #0]
 80437f2:	291d      	cmp	r1, #29
 80437f4:	d82c      	bhi.n	8043850 <__sflush_r+0xb8>
 80437f6:	4a2a      	ldr	r2, [pc, #168]	; (80438a0 <__sflush_r+0x108>)
 80437f8:	40ca      	lsrs	r2, r1
 80437fa:	07d6      	lsls	r6, r2, #31
 80437fc:	d528      	bpl.n	8043850 <__sflush_r+0xb8>
 80437fe:	2200      	movs	r2, #0
 8043800:	6062      	str	r2, [r4, #4]
 8043802:	04d9      	lsls	r1, r3, #19
 8043804:	6922      	ldr	r2, [r4, #16]
 8043806:	6022      	str	r2, [r4, #0]
 8043808:	d504      	bpl.n	8043814 <__sflush_r+0x7c>
 804380a:	1c42      	adds	r2, r0, #1
 804380c:	d101      	bne.n	8043812 <__sflush_r+0x7a>
 804380e:	682b      	ldr	r3, [r5, #0]
 8043810:	b903      	cbnz	r3, 8043814 <__sflush_r+0x7c>
 8043812:	6560      	str	r0, [r4, #84]	; 0x54
 8043814:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8043816:	602f      	str	r7, [r5, #0]
 8043818:	2900      	cmp	r1, #0
 804381a:	d0ca      	beq.n	80437b2 <__sflush_r+0x1a>
 804381c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8043820:	4299      	cmp	r1, r3
 8043822:	d002      	beq.n	804382a <__sflush_r+0x92>
 8043824:	4628      	mov	r0, r5
 8043826:	f000 f8fb 	bl	8043a20 <_free_r>
 804382a:	2000      	movs	r0, #0
 804382c:	6360      	str	r0, [r4, #52]	; 0x34
 804382e:	e7c1      	b.n	80437b4 <__sflush_r+0x1c>
 8043830:	6a21      	ldr	r1, [r4, #32]
 8043832:	2301      	movs	r3, #1
 8043834:	4628      	mov	r0, r5
 8043836:	47b0      	blx	r6
 8043838:	1c41      	adds	r1, r0, #1
 804383a:	d1c7      	bne.n	80437cc <__sflush_r+0x34>
 804383c:	682b      	ldr	r3, [r5, #0]
 804383e:	2b00      	cmp	r3, #0
 8043840:	d0c4      	beq.n	80437cc <__sflush_r+0x34>
 8043842:	2b1d      	cmp	r3, #29
 8043844:	d001      	beq.n	804384a <__sflush_r+0xb2>
 8043846:	2b16      	cmp	r3, #22
 8043848:	d101      	bne.n	804384e <__sflush_r+0xb6>
 804384a:	602f      	str	r7, [r5, #0]
 804384c:	e7b1      	b.n	80437b2 <__sflush_r+0x1a>
 804384e:	89a3      	ldrh	r3, [r4, #12]
 8043850:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8043854:	81a3      	strh	r3, [r4, #12]
 8043856:	e7ad      	b.n	80437b4 <__sflush_r+0x1c>
 8043858:	690f      	ldr	r7, [r1, #16]
 804385a:	2f00      	cmp	r7, #0
 804385c:	d0a9      	beq.n	80437b2 <__sflush_r+0x1a>
 804385e:	0793      	lsls	r3, r2, #30
 8043860:	680e      	ldr	r6, [r1, #0]
 8043862:	bf08      	it	eq
 8043864:	694b      	ldreq	r3, [r1, #20]
 8043866:	600f      	str	r7, [r1, #0]
 8043868:	bf18      	it	ne
 804386a:	2300      	movne	r3, #0
 804386c:	eba6 0807 	sub.w	r8, r6, r7
 8043870:	608b      	str	r3, [r1, #8]
 8043872:	f1b8 0f00 	cmp.w	r8, #0
 8043876:	dd9c      	ble.n	80437b2 <__sflush_r+0x1a>
 8043878:	6a21      	ldr	r1, [r4, #32]
 804387a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 804387c:	4643      	mov	r3, r8
 804387e:	463a      	mov	r2, r7
 8043880:	4628      	mov	r0, r5
 8043882:	47b0      	blx	r6
 8043884:	2800      	cmp	r0, #0
 8043886:	dc06      	bgt.n	8043896 <__sflush_r+0xfe>
 8043888:	89a3      	ldrh	r3, [r4, #12]
 804388a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 804388e:	81a3      	strh	r3, [r4, #12]
 8043890:	f04f 30ff 	mov.w	r0, #4294967295
 8043894:	e78e      	b.n	80437b4 <__sflush_r+0x1c>
 8043896:	4407      	add	r7, r0
 8043898:	eba8 0800 	sub.w	r8, r8, r0
 804389c:	e7e9      	b.n	8043872 <__sflush_r+0xda>
 804389e:	bf00      	nop
 80438a0:	20400001 	.word	0x20400001

080438a4 <_fflush_r>:
 80438a4:	b538      	push	{r3, r4, r5, lr}
 80438a6:	690b      	ldr	r3, [r1, #16]
 80438a8:	4605      	mov	r5, r0
 80438aa:	460c      	mov	r4, r1
 80438ac:	b913      	cbnz	r3, 80438b4 <_fflush_r+0x10>
 80438ae:	2500      	movs	r5, #0
 80438b0:	4628      	mov	r0, r5
 80438b2:	bd38      	pop	{r3, r4, r5, pc}
 80438b4:	b118      	cbz	r0, 80438be <_fflush_r+0x1a>
 80438b6:	6983      	ldr	r3, [r0, #24]
 80438b8:	b90b      	cbnz	r3, 80438be <_fflush_r+0x1a>
 80438ba:	f7ff fa4f 	bl	8042d5c <__sinit>
 80438be:	4b14      	ldr	r3, [pc, #80]	; (8043910 <_fflush_r+0x6c>)
 80438c0:	429c      	cmp	r4, r3
 80438c2:	d11b      	bne.n	80438fc <_fflush_r+0x58>
 80438c4:	686c      	ldr	r4, [r5, #4]
 80438c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80438ca:	2b00      	cmp	r3, #0
 80438cc:	d0ef      	beq.n	80438ae <_fflush_r+0xa>
 80438ce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80438d0:	07d0      	lsls	r0, r2, #31
 80438d2:	d404      	bmi.n	80438de <_fflush_r+0x3a>
 80438d4:	0599      	lsls	r1, r3, #22
 80438d6:	d402      	bmi.n	80438de <_fflush_r+0x3a>
 80438d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80438da:	f7ff fadd 	bl	8042e98 <__retarget_lock_acquire_recursive>
 80438de:	4628      	mov	r0, r5
 80438e0:	4621      	mov	r1, r4
 80438e2:	f7ff ff59 	bl	8043798 <__sflush_r>
 80438e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80438e8:	07da      	lsls	r2, r3, #31
 80438ea:	4605      	mov	r5, r0
 80438ec:	d4e0      	bmi.n	80438b0 <_fflush_r+0xc>
 80438ee:	89a3      	ldrh	r3, [r4, #12]
 80438f0:	059b      	lsls	r3, r3, #22
 80438f2:	d4dd      	bmi.n	80438b0 <_fflush_r+0xc>
 80438f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80438f6:	f7ff fad0 	bl	8042e9a <__retarget_lock_release_recursive>
 80438fa:	e7d9      	b.n	80438b0 <_fflush_r+0xc>
 80438fc:	4b05      	ldr	r3, [pc, #20]	; (8043914 <_fflush_r+0x70>)
 80438fe:	429c      	cmp	r4, r3
 8043900:	d101      	bne.n	8043906 <_fflush_r+0x62>
 8043902:	68ac      	ldr	r4, [r5, #8]
 8043904:	e7df      	b.n	80438c6 <_fflush_r+0x22>
 8043906:	4b04      	ldr	r3, [pc, #16]	; (8043918 <_fflush_r+0x74>)
 8043908:	429c      	cmp	r4, r3
 804390a:	bf08      	it	eq
 804390c:	68ec      	ldreq	r4, [r5, #12]
 804390e:	e7da      	b.n	80438c6 <_fflush_r+0x22>
 8043910:	08043b9c 	.word	0x08043b9c
 8043914:	08043bbc 	.word	0x08043bbc
 8043918:	08043b7c 	.word	0x08043b7c

0804391c <_lseek_r>:
 804391c:	b538      	push	{r3, r4, r5, lr}
 804391e:	4d07      	ldr	r5, [pc, #28]	; (804393c <_lseek_r+0x20>)
 8043920:	4604      	mov	r4, r0
 8043922:	4608      	mov	r0, r1
 8043924:	4611      	mov	r1, r2
 8043926:	2200      	movs	r2, #0
 8043928:	602a      	str	r2, [r5, #0]
 804392a:	461a      	mov	r2, r3
 804392c:	f7fd f86c 	bl	8040a08 <_lseek>
 8043930:	1c43      	adds	r3, r0, #1
 8043932:	d102      	bne.n	804393a <_lseek_r+0x1e>
 8043934:	682b      	ldr	r3, [r5, #0]
 8043936:	b103      	cbz	r3, 804393a <_lseek_r+0x1e>
 8043938:	6023      	str	r3, [r4, #0]
 804393a:	bd38      	pop	{r3, r4, r5, pc}
 804393c:	2000012c 	.word	0x2000012c

08043940 <__swhatbuf_r>:
 8043940:	b570      	push	{r4, r5, r6, lr}
 8043942:	460e      	mov	r6, r1
 8043944:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8043948:	2900      	cmp	r1, #0
 804394a:	b096      	sub	sp, #88	; 0x58
 804394c:	4614      	mov	r4, r2
 804394e:	461d      	mov	r5, r3
 8043950:	da07      	bge.n	8043962 <__swhatbuf_r+0x22>
 8043952:	2300      	movs	r3, #0
 8043954:	602b      	str	r3, [r5, #0]
 8043956:	89b3      	ldrh	r3, [r6, #12]
 8043958:	061a      	lsls	r2, r3, #24
 804395a:	d410      	bmi.n	804397e <__swhatbuf_r+0x3e>
 804395c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8043960:	e00e      	b.n	8043980 <__swhatbuf_r+0x40>
 8043962:	466a      	mov	r2, sp
 8043964:	f000 f8be 	bl	8043ae4 <_fstat_r>
 8043968:	2800      	cmp	r0, #0
 804396a:	dbf2      	blt.n	8043952 <__swhatbuf_r+0x12>
 804396c:	9a01      	ldr	r2, [sp, #4]
 804396e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8043972:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8043976:	425a      	negs	r2, r3
 8043978:	415a      	adcs	r2, r3
 804397a:	602a      	str	r2, [r5, #0]
 804397c:	e7ee      	b.n	804395c <__swhatbuf_r+0x1c>
 804397e:	2340      	movs	r3, #64	; 0x40
 8043980:	2000      	movs	r0, #0
 8043982:	6023      	str	r3, [r4, #0]
 8043984:	b016      	add	sp, #88	; 0x58
 8043986:	bd70      	pop	{r4, r5, r6, pc}

08043988 <__smakebuf_r>:
 8043988:	898b      	ldrh	r3, [r1, #12]
 804398a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 804398c:	079d      	lsls	r5, r3, #30
 804398e:	4606      	mov	r6, r0
 8043990:	460c      	mov	r4, r1
 8043992:	d507      	bpl.n	80439a4 <__smakebuf_r+0x1c>
 8043994:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8043998:	6023      	str	r3, [r4, #0]
 804399a:	6123      	str	r3, [r4, #16]
 804399c:	2301      	movs	r3, #1
 804399e:	6163      	str	r3, [r4, #20]
 80439a0:	b002      	add	sp, #8
 80439a2:	bd70      	pop	{r4, r5, r6, pc}
 80439a4:	ab01      	add	r3, sp, #4
 80439a6:	466a      	mov	r2, sp
 80439a8:	f7ff ffca 	bl	8043940 <__swhatbuf_r>
 80439ac:	9900      	ldr	r1, [sp, #0]
 80439ae:	4605      	mov	r5, r0
 80439b0:	4630      	mov	r0, r6
 80439b2:	f7ff fa73 	bl	8042e9c <_malloc_r>
 80439b6:	b948      	cbnz	r0, 80439cc <__smakebuf_r+0x44>
 80439b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80439bc:	059a      	lsls	r2, r3, #22
 80439be:	d4ef      	bmi.n	80439a0 <__smakebuf_r+0x18>
 80439c0:	f023 0303 	bic.w	r3, r3, #3
 80439c4:	f043 0302 	orr.w	r3, r3, #2
 80439c8:	81a3      	strh	r3, [r4, #12]
 80439ca:	e7e3      	b.n	8043994 <__smakebuf_r+0xc>
 80439cc:	4b0d      	ldr	r3, [pc, #52]	; (8043a04 <__smakebuf_r+0x7c>)
 80439ce:	62b3      	str	r3, [r6, #40]	; 0x28
 80439d0:	89a3      	ldrh	r3, [r4, #12]
 80439d2:	6020      	str	r0, [r4, #0]
 80439d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80439d8:	81a3      	strh	r3, [r4, #12]
 80439da:	9b00      	ldr	r3, [sp, #0]
 80439dc:	6163      	str	r3, [r4, #20]
 80439de:	9b01      	ldr	r3, [sp, #4]
 80439e0:	6120      	str	r0, [r4, #16]
 80439e2:	b15b      	cbz	r3, 80439fc <__smakebuf_r+0x74>
 80439e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80439e8:	4630      	mov	r0, r6
 80439ea:	f000 f88d 	bl	8043b08 <_isatty_r>
 80439ee:	b128      	cbz	r0, 80439fc <__smakebuf_r+0x74>
 80439f0:	89a3      	ldrh	r3, [r4, #12]
 80439f2:	f023 0303 	bic.w	r3, r3, #3
 80439f6:	f043 0301 	orr.w	r3, r3, #1
 80439fa:	81a3      	strh	r3, [r4, #12]
 80439fc:	89a0      	ldrh	r0, [r4, #12]
 80439fe:	4305      	orrs	r5, r0
 8043a00:	81a5      	strh	r5, [r4, #12]
 8043a02:	e7cd      	b.n	80439a0 <__smakebuf_r+0x18>
 8043a04:	08042cf5 	.word	0x08042cf5

08043a08 <__malloc_lock>:
 8043a08:	4801      	ldr	r0, [pc, #4]	; (8043a10 <__malloc_lock+0x8>)
 8043a0a:	f7ff ba45 	b.w	8042e98 <__retarget_lock_acquire_recursive>
 8043a0e:	bf00      	nop
 8043a10:	20000124 	.word	0x20000124

08043a14 <__malloc_unlock>:
 8043a14:	4801      	ldr	r0, [pc, #4]	; (8043a1c <__malloc_unlock+0x8>)
 8043a16:	f7ff ba40 	b.w	8042e9a <__retarget_lock_release_recursive>
 8043a1a:	bf00      	nop
 8043a1c:	20000124 	.word	0x20000124

08043a20 <_free_r>:
 8043a20:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8043a22:	2900      	cmp	r1, #0
 8043a24:	d048      	beq.n	8043ab8 <_free_r+0x98>
 8043a26:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8043a2a:	9001      	str	r0, [sp, #4]
 8043a2c:	2b00      	cmp	r3, #0
 8043a2e:	f1a1 0404 	sub.w	r4, r1, #4
 8043a32:	bfb8      	it	lt
 8043a34:	18e4      	addlt	r4, r4, r3
 8043a36:	f7ff ffe7 	bl	8043a08 <__malloc_lock>
 8043a3a:	4a20      	ldr	r2, [pc, #128]	; (8043abc <_free_r+0x9c>)
 8043a3c:	9801      	ldr	r0, [sp, #4]
 8043a3e:	6813      	ldr	r3, [r2, #0]
 8043a40:	4615      	mov	r5, r2
 8043a42:	b933      	cbnz	r3, 8043a52 <_free_r+0x32>
 8043a44:	6063      	str	r3, [r4, #4]
 8043a46:	6014      	str	r4, [r2, #0]
 8043a48:	b003      	add	sp, #12
 8043a4a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8043a4e:	f7ff bfe1 	b.w	8043a14 <__malloc_unlock>
 8043a52:	42a3      	cmp	r3, r4
 8043a54:	d90b      	bls.n	8043a6e <_free_r+0x4e>
 8043a56:	6821      	ldr	r1, [r4, #0]
 8043a58:	1862      	adds	r2, r4, r1
 8043a5a:	4293      	cmp	r3, r2
 8043a5c:	bf04      	itt	eq
 8043a5e:	681a      	ldreq	r2, [r3, #0]
 8043a60:	685b      	ldreq	r3, [r3, #4]
 8043a62:	6063      	str	r3, [r4, #4]
 8043a64:	bf04      	itt	eq
 8043a66:	1852      	addeq	r2, r2, r1
 8043a68:	6022      	streq	r2, [r4, #0]
 8043a6a:	602c      	str	r4, [r5, #0]
 8043a6c:	e7ec      	b.n	8043a48 <_free_r+0x28>
 8043a6e:	461a      	mov	r2, r3
 8043a70:	685b      	ldr	r3, [r3, #4]
 8043a72:	b10b      	cbz	r3, 8043a78 <_free_r+0x58>
 8043a74:	42a3      	cmp	r3, r4
 8043a76:	d9fa      	bls.n	8043a6e <_free_r+0x4e>
 8043a78:	6811      	ldr	r1, [r2, #0]
 8043a7a:	1855      	adds	r5, r2, r1
 8043a7c:	42a5      	cmp	r5, r4
 8043a7e:	d10b      	bne.n	8043a98 <_free_r+0x78>
 8043a80:	6824      	ldr	r4, [r4, #0]
 8043a82:	4421      	add	r1, r4
 8043a84:	1854      	adds	r4, r2, r1
 8043a86:	42a3      	cmp	r3, r4
 8043a88:	6011      	str	r1, [r2, #0]
 8043a8a:	d1dd      	bne.n	8043a48 <_free_r+0x28>
 8043a8c:	681c      	ldr	r4, [r3, #0]
 8043a8e:	685b      	ldr	r3, [r3, #4]
 8043a90:	6053      	str	r3, [r2, #4]
 8043a92:	4421      	add	r1, r4
 8043a94:	6011      	str	r1, [r2, #0]
 8043a96:	e7d7      	b.n	8043a48 <_free_r+0x28>
 8043a98:	d902      	bls.n	8043aa0 <_free_r+0x80>
 8043a9a:	230c      	movs	r3, #12
 8043a9c:	6003      	str	r3, [r0, #0]
 8043a9e:	e7d3      	b.n	8043a48 <_free_r+0x28>
 8043aa0:	6825      	ldr	r5, [r4, #0]
 8043aa2:	1961      	adds	r1, r4, r5
 8043aa4:	428b      	cmp	r3, r1
 8043aa6:	bf04      	itt	eq
 8043aa8:	6819      	ldreq	r1, [r3, #0]
 8043aaa:	685b      	ldreq	r3, [r3, #4]
 8043aac:	6063      	str	r3, [r4, #4]
 8043aae:	bf04      	itt	eq
 8043ab0:	1949      	addeq	r1, r1, r5
 8043ab2:	6021      	streq	r1, [r4, #0]
 8043ab4:	6054      	str	r4, [r2, #4]
 8043ab6:	e7c7      	b.n	8043a48 <_free_r+0x28>
 8043ab8:	b003      	add	sp, #12
 8043aba:	bd30      	pop	{r4, r5, pc}
 8043abc:	20000090 	.word	0x20000090

08043ac0 <_read_r>:
 8043ac0:	b538      	push	{r3, r4, r5, lr}
 8043ac2:	4d07      	ldr	r5, [pc, #28]	; (8043ae0 <_read_r+0x20>)
 8043ac4:	4604      	mov	r4, r0
 8043ac6:	4608      	mov	r0, r1
 8043ac8:	4611      	mov	r1, r2
 8043aca:	2200      	movs	r2, #0
 8043acc:	602a      	str	r2, [r5, #0]
 8043ace:	461a      	mov	r2, r3
 8043ad0:	f7fc ff3a 	bl	8040948 <_read>
 8043ad4:	1c43      	adds	r3, r0, #1
 8043ad6:	d102      	bne.n	8043ade <_read_r+0x1e>
 8043ad8:	682b      	ldr	r3, [r5, #0]
 8043ada:	b103      	cbz	r3, 8043ade <_read_r+0x1e>
 8043adc:	6023      	str	r3, [r4, #0]
 8043ade:	bd38      	pop	{r3, r4, r5, pc}
 8043ae0:	2000012c 	.word	0x2000012c

08043ae4 <_fstat_r>:
 8043ae4:	b538      	push	{r3, r4, r5, lr}
 8043ae6:	4d07      	ldr	r5, [pc, #28]	; (8043b04 <_fstat_r+0x20>)
 8043ae8:	2300      	movs	r3, #0
 8043aea:	4604      	mov	r4, r0
 8043aec:	4608      	mov	r0, r1
 8043aee:	4611      	mov	r1, r2
 8043af0:	602b      	str	r3, [r5, #0]
 8043af2:	f7fc ff6e 	bl	80409d2 <_fstat>
 8043af6:	1c43      	adds	r3, r0, #1
 8043af8:	d102      	bne.n	8043b00 <_fstat_r+0x1c>
 8043afa:	682b      	ldr	r3, [r5, #0]
 8043afc:	b103      	cbz	r3, 8043b00 <_fstat_r+0x1c>
 8043afe:	6023      	str	r3, [r4, #0]
 8043b00:	bd38      	pop	{r3, r4, r5, pc}
 8043b02:	bf00      	nop
 8043b04:	2000012c 	.word	0x2000012c

08043b08 <_isatty_r>:
 8043b08:	b538      	push	{r3, r4, r5, lr}
 8043b0a:	4d06      	ldr	r5, [pc, #24]	; (8043b24 <_isatty_r+0x1c>)
 8043b0c:	2300      	movs	r3, #0
 8043b0e:	4604      	mov	r4, r0
 8043b10:	4608      	mov	r0, r1
 8043b12:	602b      	str	r3, [r5, #0]
 8043b14:	f7fc ff6d 	bl	80409f2 <_isatty>
 8043b18:	1c43      	adds	r3, r0, #1
 8043b1a:	d102      	bne.n	8043b22 <_isatty_r+0x1a>
 8043b1c:	682b      	ldr	r3, [r5, #0]
 8043b1e:	b103      	cbz	r3, 8043b22 <_isatty_r+0x1a>
 8043b20:	6023      	str	r3, [r4, #0]
 8043b22:	bd38      	pop	{r3, r4, r5, pc}
 8043b24:	2000012c 	.word	0x2000012c

08043b28 <_init>:
 8043b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8043b2a:	bf00      	nop
 8043b2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8043b2e:	bc08      	pop	{r3}
 8043b30:	469e      	mov	lr, r3
 8043b32:	4770      	bx	lr

08043b34 <_fini>:
 8043b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8043b36:	bf00      	nop
 8043b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8043b3a:	bc08      	pop	{r3}
 8043b3c:	469e      	mov	lr, r3
 8043b3e:	4770      	bx	lr
