Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:38:34 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postroute_timing_max.rpt
| Design       : mkSMAdapter4B
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.198ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_mFlagF_q_0_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 1.779ns (47.571%)  route 1.961ns (52.429%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 6.368 - 3.000 ) 
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         1.356     3.818    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
    RAMB36_X0Y29                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[50])
                                                      1.564     5.382 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[50]
                         net (fo=7, routed)           0.535     5.917    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[50]
    SLICE_X11Y148                                                     f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_6/I3
    SLICE_X11Y148        LUT4 (Prop_lut4_I3_O)        0.043     5.960 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_6/O
                         net (fo=2, routed)           0.271     6.230    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_mesgLength[14]_i_6
    SLICE_X10Y148                                                     f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_3/I5
    SLICE_X10Y148        LUT6 (Prop_lut6_I5_O)        0.043     6.273 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_3/O
                         net (fo=33, routed)          0.396     6.669    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_mesgLength[14]_i_3
    SLICE_X9Y152                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_c_r[1]_i_4/I4
    SLICE_X9Y152         LUT5 (Prop_lut5_I4_O)        0.043     6.712 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_c_r[1]_i_4/O
                         net (fo=34, routed)          0.364     7.076    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_c_r[1]_i_4
    SLICE_X3Y152                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_3/I1
    SLICE_X3Y152         LUT6 (Prop_lut6_I1_O)        0.043     7.119 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_3/O
                         net (fo=23, routed)          0.118     7.237    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_q_0[31]_i_3
    SLICE_X3Y152                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_1/I0
    SLICE_X3Y152         LUT5 (Prop_lut5_I0_O)        0.043     7.280 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_1/O
                         net (fo=22, routed)          0.278     7.558    wmi_mFlagF_q_0__EN
    SLICE_X4Y154         FDRE                                         r  wmi_mFlagF_q_0_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000 r  
    AF30                                              0.000     3.000 r  wciS0_Clk
                         net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         1.115     6.368    wciS0_Clk_IBUF_BUFG
    SLICE_X4Y154                                                      r  wmi_mFlagF_q_0_reg[11]/C
                         clock pessimism              0.221     6.590    
                         clock uncertainty           -0.035     6.554    
    SLICE_X4Y154         FDRE (Setup_fdre_C_CE)      -0.194     6.360    wmi_mFlagF_q_0_reg[11]
  -------------------------------------------------------------------
                         required time                          6.360    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                 -1.198    

Slack (VIOLATED) :        -1.198ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_mFlagF_q_0_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 1.779ns (47.571%)  route 1.961ns (52.429%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 6.368 - 3.000 ) 
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         1.356     3.818    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
    RAMB36_X0Y29                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[50])
                                                      1.564     5.382 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[50]
                         net (fo=7, routed)           0.535     5.917    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[50]
    SLICE_X11Y148                                                     f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_6/I3
    SLICE_X11Y148        LUT4 (Prop_lut4_I3_O)        0.043     5.960 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_6/O
                         net (fo=2, routed)           0.271     6.230    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_mesgLength[14]_i_6
    SLICE_X10Y148                                                     f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_3/I5
    SLICE_X10Y148        LUT6 (Prop_lut6_I5_O)        0.043     6.273 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_3/O
                         net (fo=33, routed)          0.396     6.669    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_mesgLength[14]_i_3
    SLICE_X9Y152                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_c_r[1]_i_4/I4
    SLICE_X9Y152         LUT5 (Prop_lut5_I4_O)        0.043     6.712 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_c_r[1]_i_4/O
                         net (fo=34, routed)          0.364     7.076    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_c_r[1]_i_4
    SLICE_X3Y152                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_3/I1
    SLICE_X3Y152         LUT6 (Prop_lut6_I1_O)        0.043     7.119 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_3/O
                         net (fo=23, routed)          0.118     7.237    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_q_0[31]_i_3
    SLICE_X3Y152                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_1/I0
    SLICE_X3Y152         LUT5 (Prop_lut5_I0_O)        0.043     7.280 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_1/O
                         net (fo=22, routed)          0.278     7.558    wmi_mFlagF_q_0__EN
    SLICE_X4Y154         FDRE                                         r  wmi_mFlagF_q_0_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000 r  
    AF30                                              0.000     3.000 r  wciS0_Clk
                         net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         1.115     6.368    wciS0_Clk_IBUF_BUFG
    SLICE_X4Y154                                                      r  wmi_mFlagF_q_0_reg[12]/C
                         clock pessimism              0.221     6.590    
                         clock uncertainty           -0.035     6.554    
    SLICE_X4Y154         FDRE (Setup_fdre_C_CE)      -0.194     6.360    wmi_mFlagF_q_0_reg[12]
  -------------------------------------------------------------------
                         required time                          6.360    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                 -1.198    

Slack (VIOLATED) :        -1.198ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_mFlagF_q_0_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 1.779ns (47.571%)  route 1.961ns (52.429%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 6.368 - 3.000 ) 
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         1.356     3.818    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
    RAMB36_X0Y29                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[50])
                                                      1.564     5.382 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[50]
                         net (fo=7, routed)           0.535     5.917    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[50]
    SLICE_X11Y148                                                     f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_6/I3
    SLICE_X11Y148        LUT4 (Prop_lut4_I3_O)        0.043     5.960 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_6/O
                         net (fo=2, routed)           0.271     6.230    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_mesgLength[14]_i_6
    SLICE_X10Y148                                                     f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_3/I5
    SLICE_X10Y148        LUT6 (Prop_lut6_I5_O)        0.043     6.273 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_3/O
                         net (fo=33, routed)          0.396     6.669    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_mesgLength[14]_i_3
    SLICE_X9Y152                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_c_r[1]_i_4/I4
    SLICE_X9Y152         LUT5 (Prop_lut5_I4_O)        0.043     6.712 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_c_r[1]_i_4/O
                         net (fo=34, routed)          0.364     7.076    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_c_r[1]_i_4
    SLICE_X3Y152                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_3/I1
    SLICE_X3Y152         LUT6 (Prop_lut6_I1_O)        0.043     7.119 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_3/O
                         net (fo=23, routed)          0.118     7.237    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_q_0[31]_i_3
    SLICE_X3Y152                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_1/I0
    SLICE_X3Y152         LUT5 (Prop_lut5_I0_O)        0.043     7.280 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_1/O
                         net (fo=22, routed)          0.278     7.558    wmi_mFlagF_q_0__EN
    SLICE_X4Y154         FDRE                                         r  wmi_mFlagF_q_0_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000 r  
    AF30                                              0.000     3.000 r  wciS0_Clk
                         net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         1.115     6.368    wciS0_Clk_IBUF_BUFG
    SLICE_X4Y154                                                      r  wmi_mFlagF_q_0_reg[13]/C
                         clock pessimism              0.221     6.590    
                         clock uncertainty           -0.035     6.554    
    SLICE_X4Y154         FDRE (Setup_fdre_C_CE)      -0.194     6.360    wmi_mFlagF_q_0_reg[13]
  -------------------------------------------------------------------
                         required time                          6.360    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                 -1.198    

Slack (VIOLATED) :        -1.198ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_mFlagF_q_0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 1.779ns (47.571%)  route 1.961ns (52.429%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 6.368 - 3.000 ) 
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         1.356     3.818    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
    RAMB36_X0Y29                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[50])
                                                      1.564     5.382 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[50]
                         net (fo=7, routed)           0.535     5.917    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[50]
    SLICE_X11Y148                                                     f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_6/I3
    SLICE_X11Y148        LUT4 (Prop_lut4_I3_O)        0.043     5.960 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_6/O
                         net (fo=2, routed)           0.271     6.230    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_mesgLength[14]_i_6
    SLICE_X10Y148                                                     f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_3/I5
    SLICE_X10Y148        LUT6 (Prop_lut6_I5_O)        0.043     6.273 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_3/O
                         net (fo=33, routed)          0.396     6.669    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_mesgLength[14]_i_3
    SLICE_X9Y152                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_c_r[1]_i_4/I4
    SLICE_X9Y152         LUT5 (Prop_lut5_I4_O)        0.043     6.712 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_c_r[1]_i_4/O
                         net (fo=34, routed)          0.364     7.076    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_c_r[1]_i_4
    SLICE_X3Y152                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_3/I1
    SLICE_X3Y152         LUT6 (Prop_lut6_I1_O)        0.043     7.119 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_3/O
                         net (fo=23, routed)          0.118     7.237    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_q_0[31]_i_3
    SLICE_X3Y152                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_1/I0
    SLICE_X3Y152         LUT5 (Prop_lut5_I0_O)        0.043     7.280 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_1/O
                         net (fo=22, routed)          0.278     7.558    wmi_mFlagF_q_0__EN
    SLICE_X4Y154         FDRE                                         r  wmi_mFlagF_q_0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000 r  
    AF30                                              0.000     3.000 r  wciS0_Clk
                         net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         1.115     6.368    wciS0_Clk_IBUF_BUFG
    SLICE_X4Y154                                                      r  wmi_mFlagF_q_0_reg[3]/C
                         clock pessimism              0.221     6.590    
                         clock uncertainty           -0.035     6.554    
    SLICE_X4Y154         FDRE (Setup_fdre_C_CE)      -0.194     6.360    wmi_mFlagF_q_0_reg[3]
  -------------------------------------------------------------------
                         required time                          6.360    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                 -1.198    

Slack (VIOLATED) :        -1.191ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wsiM_reqFifo_q_1_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 1.736ns (47.167%)  route 1.945ns (52.833%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.315ns = ( 6.315 - 3.000 ) 
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         1.356     3.818    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
    RAMB36_X0Y29                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[54])
                                                      1.564     5.382 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[54]
                         net (fo=8, routed)           0.554     5.937    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[54]
    SLICE_X10Y147                                                     f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/I2
    SLICE_X10Y147        LUT4 (Prop_lut4_I2_O)        0.043     5.980 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
                         net (fo=1, routed)           0.229     6.209    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147                                                     f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/I2
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.252 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
                         net (fo=59, routed)          0.388     6.640    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X10Y151                                                     r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiM_reqFifo_q_1[60]_i_3/I4
    SLICE_X10Y151        LUT6 (Prop_lut6_I4_O)        0.043     6.683 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiM_reqFifo_q_1[60]_i_3/O
                         net (fo=20, routed)          0.290     6.973    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wsiM_reqFifo_q_1[60]_i_3
    SLICE_X14Y152                                                     r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiM_reqFifo_q_1[60]_i_1/I0
    SLICE_X14Y152        LUT5 (Prop_lut5_I0_O)        0.043     7.016 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiM_reqFifo_q_1[60]_i_1/O
                         net (fo=61, routed)          0.483     7.499    wsiM_reqFifo_q_1__EN
    SLICE_X17Y157        FDRE                                         r  wsiM_reqFifo_q_1_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000 r  
    AF30                                              0.000     3.000 r  wciS0_Clk
                         net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         1.062     6.315    wciS0_Clk_IBUF_BUFG
    SLICE_X17Y157                                                     r  wsiM_reqFifo_q_1_reg[60]/C
                         clock pessimism              0.221     6.537    
                         clock uncertainty           -0.035     6.501    
    SLICE_X17Y157        FDRE (Setup_fdre_C_CE)      -0.194     6.307    wsiM_reqFifo_q_1_reg[60]
  -------------------------------------------------------------------
                         required time                          6.307    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                 -1.191    

Slack (VIOLATED) :        -1.181ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_mFlagF_q_0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 1.779ns (47.765%)  route 1.945ns (52.235%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.369ns = ( 6.369 - 3.000 ) 
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         1.356     3.818    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
    RAMB36_X0Y29                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[50])
                                                      1.564     5.382 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[50]
                         net (fo=7, routed)           0.535     5.917    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[50]
    SLICE_X11Y148                                                     f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_6/I3
    SLICE_X11Y148        LUT4 (Prop_lut4_I3_O)        0.043     5.960 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_6/O
                         net (fo=2, routed)           0.271     6.230    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_mesgLength[14]_i_6
    SLICE_X10Y148                                                     f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_3/I5
    SLICE_X10Y148        LUT6 (Prop_lut6_I5_O)        0.043     6.273 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_3/O
                         net (fo=33, routed)          0.396     6.669    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_mesgLength[14]_i_3
    SLICE_X9Y152                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_c_r[1]_i_4/I4
    SLICE_X9Y152         LUT5 (Prop_lut5_I4_O)        0.043     6.712 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_c_r[1]_i_4/O
                         net (fo=34, routed)          0.364     7.076    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_c_r[1]_i_4
    SLICE_X3Y152                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_3/I1
    SLICE_X3Y152         LUT6 (Prop_lut6_I1_O)        0.043     7.119 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_3/O
                         net (fo=23, routed)          0.118     7.237    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_q_0[31]_i_3
    SLICE_X3Y152                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_1/I0
    SLICE_X3Y152         LUT5 (Prop_lut5_I0_O)        0.043     7.280 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_1/O
                         net (fo=22, routed)          0.262     7.543    wmi_mFlagF_q_0__EN
    SLICE_X1Y153         FDRE                                         r  wmi_mFlagF_q_0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000 r  
    AF30                                              0.000     3.000 r  wciS0_Clk
                         net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         1.116     6.369    wciS0_Clk_IBUF_BUFG
    SLICE_X1Y153                                                      r  wmi_mFlagF_q_0_reg[1]/C
                         clock pessimism              0.221     6.591    
                         clock uncertainty           -0.035     6.555    
    SLICE_X1Y153         FDRE (Setup_fdre_C_CE)      -0.194     6.361    wmi_mFlagF_q_0_reg[1]
  -------------------------------------------------------------------
                         required time                          6.361    
                         arrival time                          -7.543    
  -------------------------------------------------------------------
                         slack                                 -1.181    

Slack (VIOLATED) :        -1.181ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_mFlagF_q_0_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 1.779ns (47.765%)  route 1.945ns (52.235%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.369ns = ( 6.369 - 3.000 ) 
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         1.356     3.818    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
    RAMB36_X0Y29                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[50])
                                                      1.564     5.382 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[50]
                         net (fo=7, routed)           0.535     5.917    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[50]
    SLICE_X11Y148                                                     f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_6/I3
    SLICE_X11Y148        LUT4 (Prop_lut4_I3_O)        0.043     5.960 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_6/O
                         net (fo=2, routed)           0.271     6.230    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_mesgLength[14]_i_6
    SLICE_X10Y148                                                     f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_3/I5
    SLICE_X10Y148        LUT6 (Prop_lut6_I5_O)        0.043     6.273 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_3/O
                         net (fo=33, routed)          0.396     6.669    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_mesgLength[14]_i_3
    SLICE_X9Y152                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_c_r[1]_i_4/I4
    SLICE_X9Y152         LUT5 (Prop_lut5_I4_O)        0.043     6.712 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_c_r[1]_i_4/O
                         net (fo=34, routed)          0.364     7.076    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_c_r[1]_i_4
    SLICE_X3Y152                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_3/I1
    SLICE_X3Y152         LUT6 (Prop_lut6_I1_O)        0.043     7.119 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_3/O
                         net (fo=23, routed)          0.118     7.237    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_q_0[31]_i_3
    SLICE_X3Y152                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_1/I0
    SLICE_X3Y152         LUT5 (Prop_lut5_I0_O)        0.043     7.280 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_1/O
                         net (fo=22, routed)          0.262     7.543    wmi_mFlagF_q_0__EN
    SLICE_X1Y153         FDRE                                         r  wmi_mFlagF_q_0_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000 r  
    AF30                                              0.000     3.000 r  wciS0_Clk
                         net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         1.116     6.369    wciS0_Clk_IBUF_BUFG
    SLICE_X1Y153                                                      r  wmi_mFlagF_q_0_reg[23]/C
                         clock pessimism              0.221     6.591    
                         clock uncertainty           -0.035     6.555    
    SLICE_X1Y153         FDRE (Setup_fdre_C_CE)      -0.194     6.361    wmi_mFlagF_q_0_reg[23]
  -------------------------------------------------------------------
                         required time                          6.361    
                         arrival time                          -7.543    
  -------------------------------------------------------------------
                         slack                                 -1.181    

Slack (VIOLATED) :        -1.181ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_mFlagF_q_0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 1.779ns (47.765%)  route 1.945ns (52.235%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.369ns = ( 6.369 - 3.000 ) 
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         1.356     3.818    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
    RAMB36_X0Y29                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[50])
                                                      1.564     5.382 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[50]
                         net (fo=7, routed)           0.535     5.917    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[50]
    SLICE_X11Y148                                                     f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_6/I3
    SLICE_X11Y148        LUT4 (Prop_lut4_I3_O)        0.043     5.960 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_6/O
                         net (fo=2, routed)           0.271     6.230    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_mesgLength[14]_i_6
    SLICE_X10Y148                                                     f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_3/I5
    SLICE_X10Y148        LUT6 (Prop_lut6_I5_O)        0.043     6.273 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_3/O
                         net (fo=33, routed)          0.396     6.669    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_mesgLength[14]_i_3
    SLICE_X9Y152                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_c_r[1]_i_4/I4
    SLICE_X9Y152         LUT5 (Prop_lut5_I4_O)        0.043     6.712 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_c_r[1]_i_4/O
                         net (fo=34, routed)          0.364     7.076    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_c_r[1]_i_4
    SLICE_X3Y152                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_3/I1
    SLICE_X3Y152         LUT6 (Prop_lut6_I1_O)        0.043     7.119 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_3/O
                         net (fo=23, routed)          0.118     7.237    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_q_0[31]_i_3
    SLICE_X3Y152                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_1/I0
    SLICE_X3Y152         LUT5 (Prop_lut5_I0_O)        0.043     7.280 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_1/O
                         net (fo=22, routed)          0.262     7.543    wmi_mFlagF_q_0__EN
    SLICE_X0Y153         FDRE                                         r  wmi_mFlagF_q_0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000 r  
    AF30                                              0.000     3.000 r  wciS0_Clk
                         net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         1.116     6.369    wciS0_Clk_IBUF_BUFG
    SLICE_X0Y153                                                      r  wmi_mFlagF_q_0_reg[4]/C
                         clock pessimism              0.221     6.591    
                         clock uncertainty           -0.035     6.555    
    SLICE_X0Y153         FDRE (Setup_fdre_C_CE)      -0.194     6.361    wmi_mFlagF_q_0_reg[4]
  -------------------------------------------------------------------
                         required time                          6.361    
                         arrival time                          -7.543    
  -------------------------------------------------------------------
                         slack                                 -1.181    

Slack (VIOLATED) :        -1.181ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_mFlagF_q_0_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 1.779ns (47.765%)  route 1.945ns (52.235%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.369ns = ( 6.369 - 3.000 ) 
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         1.356     3.818    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
    RAMB36_X0Y29                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[50])
                                                      1.564     5.382 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[50]
                         net (fo=7, routed)           0.535     5.917    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[50]
    SLICE_X11Y148                                                     f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_6/I3
    SLICE_X11Y148        LUT4 (Prop_lut4_I3_O)        0.043     5.960 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_6/O
                         net (fo=2, routed)           0.271     6.230    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_mesgLength[14]_i_6
    SLICE_X10Y148                                                     f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_3/I5
    SLICE_X10Y148        LUT6 (Prop_lut6_I5_O)        0.043     6.273 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLength[14]_i_3/O
                         net (fo=33, routed)          0.396     6.669    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_mesgLength[14]_i_3
    SLICE_X9Y152                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_c_r[1]_i_4/I4
    SLICE_X9Y152         LUT5 (Prop_lut5_I4_O)        0.043     6.712 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_c_r[1]_i_4/O
                         net (fo=34, routed)          0.364     7.076    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_c_r[1]_i_4
    SLICE_X3Y152                                                      f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_3/I1
    SLICE_X3Y152         LUT6 (Prop_lut6_I1_O)        0.043     7.119 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_3/O
                         net (fo=23, routed)          0.118     7.237    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_q_0[31]_i_3
    SLICE_X3Y152                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_1/I0
    SLICE_X3Y152         LUT5 (Prop_lut5_I0_O)        0.043     7.280 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_1/O
                         net (fo=22, routed)          0.262     7.543    wmi_mFlagF_q_0__EN
    SLICE_X1Y153         FDRE                                         r  wmi_mFlagF_q_0_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000 r  
    AF30                                              0.000     3.000 r  wciS0_Clk
                         net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         1.116     6.369    wciS0_Clk_IBUF_BUFG
    SLICE_X1Y153                                                      r  wmi_mFlagF_q_0_reg[9]/C
                         clock pessimism              0.221     6.591    
                         clock uncertainty           -0.035     6.555    
    SLICE_X1Y153         FDRE (Setup_fdre_C_CE)      -0.194     6.361    wmi_mFlagF_q_0_reg[9]
  -------------------------------------------------------------------
                         required time                          6.361    
                         arrival time                          -7.543    
  -------------------------------------------------------------------
                         slack                                 -1.181    

Slack (VIOLATED) :        -1.181ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wsiM_reqFifo_q_1_reg[17]/CE
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 1.736ns (47.305%)  route 1.934ns (52.695%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.315ns = ( 6.315 - 3.000 ) 
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         1.356     3.818    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
    RAMB36_X0Y29                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[54])
                                                      1.564     5.382 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[54]
                         net (fo=8, routed)           0.554     5.937    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[54]
    SLICE_X10Y147                                                     f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/I2
    SLICE_X10Y147        LUT4 (Prop_lut4_I2_O)        0.043     5.980 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
                         net (fo=1, routed)           0.229     6.209    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147                                                     f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/I2
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.252 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
                         net (fo=59, routed)          0.388     6.640    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X10Y151                                                     r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiM_reqFifo_q_1[60]_i_3/I4
    SLICE_X10Y151        LUT6 (Prop_lut6_I4_O)        0.043     6.683 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiM_reqFifo_q_1[60]_i_3/O
                         net (fo=20, routed)          0.290     6.973    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wsiM_reqFifo_q_1[60]_i_3
    SLICE_X14Y152                                                     r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiM_reqFifo_q_1[60]_i_1/I0
    SLICE_X14Y152        LUT5 (Prop_lut5_I0_O)        0.043     7.016 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiM_reqFifo_q_1[60]_i_1/O
                         net (fo=61, routed)          0.472     7.488    wsiM_reqFifo_q_1__EN
    SLICE_X13Y158        FDSE                                         r  wsiM_reqFifo_q_1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000 r  
    AF30                                              0.000     3.000 r  wciS0_Clk
                         net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         1.062     6.315    wciS0_Clk_IBUF_BUFG
    SLICE_X13Y158                                                     r  wsiM_reqFifo_q_1_reg[17]/C
                         clock pessimism              0.221     6.537    
                         clock uncertainty           -0.035     6.501    
    SLICE_X13Y158        FDSE (Setup_fdse_C_CE)      -0.194     6.307    wsiM_reqFifo_q_1_reg[17]
  -------------------------------------------------------------------
                         required time                          6.307    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                 -1.181    




