
---------- Begin Simulation Statistics ----------
final_tick                               164762327000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 186684                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749956                       # Number of bytes of host memory used
host_op_rate                                   187217                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   535.66                       # Real time elapsed on the host
host_tick_rate                              307585608                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100285183                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.164762                       # Number of seconds simulated
sim_ticks                                164762327000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.595564                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2673868                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2684726                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            162116                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4209971                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5233779                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  118069                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100285183                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.647623                       # CPI: cycles per instruction
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        70000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        70000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       216000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       216000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078947                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078947                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       210000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       210000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078947                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078947                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data     44933630                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     44933630                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33280.184677                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33280.184677                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31253.040002                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31253.040002                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     44469686                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44469686                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15440142000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15440142000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010325                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010325                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       463944                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        463944                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          622                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          622                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14480221000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14480221000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010311                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010311                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       463322                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       463322                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98296.331353                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98296.331353                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          506                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           506                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939898                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939898                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7913                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7913                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    777523981                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    777523981                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939542                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939542                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7910                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7910                       # number of SoftPFReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data     12345153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12345153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56605.171909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56605.171909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58893.356855                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58893.356855                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11987610                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11987610                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20238782980                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20238782980                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028962                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028962                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       357543                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       357543                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52010                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52010                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17993864000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17993864000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024749                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024749                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       305533                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       305533                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.964188                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              2569                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        89823                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     57278783                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     57278783                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43432.123673                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43432.123673                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42236.943247                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42236.943247                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     56457296                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         56457296                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  35678924980                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35678924980                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014342                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014342                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       821487                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         821487                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        52632                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52632                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32474085000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32474085000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013423                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013423                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       768855                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       768855                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     57287202                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     57287202                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43017.753774                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43017.753774                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42807.810575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42807.810575                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     56457802                       # number of overall hits
system.cpu.dcache.overall_hits::total        56457802                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  35678924980                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35678924980                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014478                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014478                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       829400                       # number of overall misses
system.cpu.dcache.overall_misses::total        829400                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        52632                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52632                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33251608981                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33251608981                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013559                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013559                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       776765                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       776765                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164762327000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 775744                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          236                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          653                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             73.683060                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        115351324                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.085216                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989341                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989341                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164762327000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            776768                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         115351324                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1013.085216                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            57234643                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       720603                       # number of writebacks
system.cpu.dcache.writebacks::total            720603                       # number of writebacks
system.cpu.discardedOps                        418434                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 164762327000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164762327000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           36935754                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          48107371                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12501367                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.icache.ReadReq_accesses::.cpu.inst     11932503                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11932503                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93507.002801                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93507.002801                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91507.002801                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91507.002801                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     11931789                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11931789                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     66764000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     66764000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000060                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000060                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst          714                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           714                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     65336000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65336000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          714                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          714                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     11932503                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11932503                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93507.002801                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93507.002801                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91507.002801                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91507.002801                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     11931789                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11931789                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst     66764000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     66764000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000060                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000060                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst          714                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            714                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     65336000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65336000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000060                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000060                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst          714                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          714                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     11932503                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11932503                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93507.002801                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93507.002801                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91507.002801                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91507.002801                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     11931789                       # number of overall hits
system.cpu.icache.overall_hits::total        11931789                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst     66764000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     66764000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000060                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000060                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst          714                       # number of overall misses
system.cpu.icache.overall_misses::total           714                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     65336000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65336000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000060                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000060                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst          714                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          714                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164762327000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                    296                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::4          418                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          16712.189076                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         23865720                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   361.238407                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.705544                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.705544                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          418                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164762327000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs               714                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          23865720                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           361.238407                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11932503                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks          296                       # number of writebacks
system.cpu.icache.writebacks::total               296                       # number of writebacks
system.cpu.idleCycles                        29788801                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.606935                       # IPC: instructions per cycle
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 164762327000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164762327000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        164762327                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                41066366     40.95%     40.95% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     40.97% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               46852409     46.72%     87.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12345687     12.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100285183                       # Class of committed instruction
system.cpu.pwrStateResidencyTicks::ON    164762327000                       # Cumulative time (in ticks) in various power states
system.cpu.tickCycles                       134973526                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst          714                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            714                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96955.835962                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96955.835962                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76955.835962                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76955.835962                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             80                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 80                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61470000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61470000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.887955                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.887955                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          634                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              634                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     48790000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     48790000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.887955                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.887955                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          634                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          634                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        305533                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            305533                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104484.155026                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104484.155026                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84484.155026                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84484.155026                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            177890                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                177890                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data  13336671000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13336671000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.417772                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.417772                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data          127643                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127643                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10783811000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10783811000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.417772                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.417772                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data       127643                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127643                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       471235                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        471235                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98366.932716                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98366.932716                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78367.863657                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78367.863657                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        420242                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            420242                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   5016025000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5016025000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.108211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.108211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        50993                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           50993                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3995899000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3995899000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.108203                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.108203                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        50989                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        50989                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks          287                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          287                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          287                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              287                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       720603                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       720603                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       720603                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           720603                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst              714                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           776768                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               777482                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96955.835962                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102737.947558                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102717.498745                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76955.835962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82738.311165                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82717.860609                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                   80                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               598132                       # number of demand (read+write) hits
system.l2.demand_hits::total                   598212                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst     61470000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18352696000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18414166000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.887955                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.229973                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.230578                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                634                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             178636                       # number of demand (read+write) misses
system.l2.demand_misses::total                 179270                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     48790000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14779710000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14828500000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.887955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.229968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.230573                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           634                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        178632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            179266                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst             714                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          776768                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              777482                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 96955.835962                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102737.947558                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102717.498745                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76955.835962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82738.311165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82717.860609                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                  80                       # number of overall hits
system.l2.overall_hits::.cpu.data              598132                       # number of overall hits
system.l2.overall_hits::total                  598212                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst     61470000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18352696000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18414166000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.887955                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.229973                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.230578                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               634                       # number of overall misses
system.l2.overall_misses::.cpu.data            178636                       # number of overall misses
system.l2.overall_misses::total                179270                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     48790000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14779710000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14828500000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.887955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.229968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.230573                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          634                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       178632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           179266                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 164762327000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         113850                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        65535                       # Occupied blocks per task id
system.l2.tags.avg_refs                      8.658301                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 12604842                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      58.220281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       119.207160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     63762.940127                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000888                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001819                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972945                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975653                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 164762327000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    179386                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  12604842                       # Number of tag accesses
system.l2.tags.tagsinuse                 63940.367568                       # Cycle average of tags in use
system.l2.tags.total_refs                     1553178                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks               68477                       # number of writebacks
system.l2.writebacks::total                     68477                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     644361.83                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                31299.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     68477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    178628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     12549.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        69.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     69.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        26.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.27                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst       246270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           246270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst            246270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          69387512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              69633782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       26599090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           246270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         69387512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             96232872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       26599090                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26599090                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        71644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    221.284350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   124.206393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.409153                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        46103     64.35%     64.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5782      8.07%     72.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3256      4.54%     76.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2121      2.96%     79.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8041     11.22%     91.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          824      1.15%     92.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          420      0.59%     92.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          356      0.50%     93.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4741      6.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        71644                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               11472768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                11473024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4380928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              4382528                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        40576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         40576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          40576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11432448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11473024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4382528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4382528                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          634                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       178632                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25645.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31319.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        40576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11432192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 246269.889111240831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 69385958.599625751376                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16259001                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5594586005                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        68477                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  47616353.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      4380928                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 26589379.257795989513                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 3260625023285                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         4108                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              462666                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64482                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         4108                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          178632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              179266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        68477                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              68477                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    71.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             11420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4351                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.006014182500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 164762327000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         4108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.590555                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.870482                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     92.707345                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3849     93.70%     93.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          258      6.28%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  132048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    179266                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                179266                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      179266                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 69.97                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   125425                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  896310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  159636133000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              5610845006                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   2249682506                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         4108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.663096                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.635926                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.967920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2747     66.87%     66.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               71      1.73%     68.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1240     30.19%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               32      0.78%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.34%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    68477                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68477                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      68477                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                73.96                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   50645                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          27754972950                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                258318060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            496.918699                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 103426190750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    5501600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   55834536250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_0.preBackEnergy          39896124960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                137299305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               641029200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         13005782400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            81873481155                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              179954280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          27552018180                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                253220100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            496.648188                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 103872140001                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    5501600000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   55388586999                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.preBackEnergy          40067034240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                134589675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               638901480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         13005782400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            81828911235                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              177365160                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       471995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 471995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15855552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15855552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 164762327000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           566728908                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          967705746                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            179266                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  179266    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              179266                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       113468                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        292729                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              51623                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68477                       # Transaction distribution
system.membus.trans_dist::CleanEvict            44986                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127643                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127643                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         51623                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1724                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2329280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2331004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        64640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     95831744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               95896384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 164762327000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2995320000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2142000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2330307996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   4382528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           891332                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000817                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028567                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 890604     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    728      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             891332                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests          340                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       776041                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          387                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1553522                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            387                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          113850                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            471949                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       789080                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          296                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          100514                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           305533                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          305533                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           714                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       471235                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
