============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  06:21:14 pm
  Module:                 carry_select_adder_56678_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (8 ps) Path Delay Check
     Startpoint: (F) B[5]
       Endpoint: (F) Cout

                   Capture    Launch  
      Path Delay:+    4500         -  
      Drv Adjust:+       0         0  
         Arrival:=    4500            
                                      
   Required Time:=    4500            
       Data Path:-    4492            
           Slack:=       8            

Exceptions/Constraints:
  max_delay             4500            constraints.sdc_line_1 

#-----------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags     Arc     Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------
  B[5]                                                      -       -         F     (arrival)                     2  7.7  1000     0       0    (-,-) 
  CSA_BLOCKS[1].RCA_C0/F1A/g2/COUT                          -       A->COUT   F     sky130_fd_sc_hd__ha_1         1  3.6    67   572     572    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[1].FA/g2/COUT        -       CI->COUT  F     sky130_fd_sc_hd__fah_1        1  5.8    73   266     837    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[2].FA/g57__5526/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1         1  5.8    96   388    1225    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[3].FA/g57__6783/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1         1  5.8    96   396    1622    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[4].FA/g57__3680/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1         1  5.8    96   396    2018    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[5].FA/g57__1617/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1         1  5.4    94   393    2411    (-,-) 
  g610__6161/Y                                              -       A0->Y     R     sky130_fd_sc_hd__mux2i_2      7 32.0   491   419    2830    (-,-) 
  g603__8246/Y                                              -       S->Y      R     sky130_fd_sc_hd__mux2i_2      8 36.0   542   561    3390    (-,-) 
  g592__5107/Y                                              -       S->Y      R     sky130_fd_sc_hd__mux2i_2      9 36.7   550   572    3962    (-,-) 
  g586__2346/X                                              -       S->X      F     sky130_fd_sc_hd__mux2_2       1 51.3   158   529    4491    (-,-) 
  Cout                                                      -       -         F     (port)                        -    -     -     0    4492    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------

