/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [13:0] _06_;
  reg [9:0] _07_;
  wire [11:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [11:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [7:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [23:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire [9:0] celloutsig_0_49z;
  wire [8:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [18:0] _09_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 19'h00000;
    else _09_ <= { _07_[8:6], celloutsig_1_2z, celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_7z };
  assign { out_data[115:112], out_data[110:96] } = _09_;
  assign celloutsig_1_12z = celloutsig_1_8z ? celloutsig_1_7z : celloutsig_1_8z;
  assign celloutsig_0_35z = !(_00_ ? celloutsig_0_16z[4] : celloutsig_0_33z);
  assign celloutsig_1_8z = !(celloutsig_1_5z[6] ? celloutsig_1_3z[1] : celloutsig_1_6z[3]);
  assign celloutsig_0_10z = !(in_data[61] ? celloutsig_0_0z : _01_);
  assign celloutsig_0_37z = ~(_02_ | celloutsig_0_18z);
  assign celloutsig_0_38z = ~(celloutsig_0_19z | celloutsig_0_20z);
  assign celloutsig_0_53z = ~(celloutsig_0_6z | celloutsig_0_9z[3]);
  assign celloutsig_1_7z = ~(celloutsig_1_4z | celloutsig_1_0z);
  assign celloutsig_1_13z = ~(celloutsig_1_10z | celloutsig_1_4z);
  assign celloutsig_0_13z = ~(celloutsig_0_10z | celloutsig_0_10z);
  assign celloutsig_0_24z = ~(_03_ | celloutsig_0_6z);
  assign celloutsig_0_28z = ~(celloutsig_0_27z | celloutsig_0_20z);
  assign celloutsig_0_52z = ~celloutsig_0_43z;
  assign celloutsig_0_14z = ~celloutsig_0_11z;
  assign celloutsig_0_15z = ~celloutsig_0_3z[2];
  assign celloutsig_0_25z = ~_04_;
  assign celloutsig_1_2z = ~((in_data[125] | in_data[165]) & (celloutsig_1_1z[11] | celloutsig_1_1z[9]));
  assign celloutsig_1_11z = ~((celloutsig_1_8z | celloutsig_1_10z) & (1'h0 | in_data[128]));
  assign celloutsig_0_20z = ~((celloutsig_0_10z | celloutsig_0_7z) & (celloutsig_0_19z | celloutsig_0_9z[5]));
  assign celloutsig_0_27z = ~((celloutsig_0_23z[3] | celloutsig_0_22z[2]) & (celloutsig_0_3z[1] | _05_));
  assign celloutsig_0_19z = celloutsig_0_12z | in_data[70];
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _07_ <= 10'h000;
    else _07_ <= { celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_8z };
  reg [11:0] _32_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _32_ <= 12'h000;
    else _32_ <= celloutsig_0_1z;
  assign { _08_[11], _04_, _08_[9:2], _01_, _08_[0] } = _32_;
  reg [13:0] _33_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _33_ <= 14'h0000;
    else _33_ <= in_data[17:4];
  assign { _00_, _06_[12], _03_, _06_[10:6], _05_, _06_[4:1], _02_ } = _33_;
  assign celloutsig_0_51z = { celloutsig_0_33z, celloutsig_0_12z, celloutsig_0_33z, celloutsig_0_38z } / { 1'h1, celloutsig_0_49z[4:2] };
  assign celloutsig_0_5z = celloutsig_0_4z[7:1] / { 1'h1, celloutsig_0_3z };
  assign celloutsig_1_3z = { celloutsig_1_1z[4:2], celloutsig_1_2z, celloutsig_1_2z } / { 1'h1, in_data[153], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_23z = { celloutsig_0_9z[0], celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_0z } / { 1'h1, in_data[85:83] };
  assign celloutsig_0_31z = { celloutsig_0_4z[2:0], celloutsig_0_11z } == celloutsig_0_22z;
  assign celloutsig_1_0z = in_data[116:104] == in_data[126:114];
  assign celloutsig_1_15z = { in_data[181:180], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_7z } == { celloutsig_1_1z[11:8], celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_1_17z = { celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_6z } == { celloutsig_1_6z[2], celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_4z };
  assign celloutsig_0_7z = { in_data[92:86], celloutsig_0_5z, celloutsig_0_1z } == { celloutsig_0_5z[5:1], _00_, _06_[12], _03_, _06_[10:6], _05_, _06_[4:1], _02_, celloutsig_0_5z };
  assign celloutsig_0_40z = celloutsig_0_36z[22:20] === { _02_, celloutsig_0_24z, celloutsig_0_28z };
  assign celloutsig_0_54z = { celloutsig_0_49z[2:0], celloutsig_0_51z, celloutsig_0_33z, celloutsig_0_52z, celloutsig_0_40z, celloutsig_0_37z, celloutsig_0_52z } === { celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_20z };
  assign celloutsig_0_11z = { _03_, _06_[10:6], celloutsig_0_4z } === { celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_12z = { _06_[9:6], _05_, _06_[4:3] } === { celloutsig_0_5z[4:0], celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_18z = { in_data[73:69], celloutsig_0_16z } && { _00_, _06_[12], _03_, _06_[10:6], _05_, _06_[4], celloutsig_0_6z };
  assign celloutsig_0_4z = { celloutsig_0_1z[10:9], celloutsig_0_3z, celloutsig_0_0z } % { 1'h1, in_data[65:59], in_data[0] };
  assign celloutsig_1_6z = celloutsig_1_3z[1] ? in_data[162:157] : { celloutsig_1_4z, celloutsig_1_3z[4:2], 1'h0, celloutsig_1_3z[0] };
  assign celloutsig_0_16z = celloutsig_0_3z[2] ? celloutsig_0_1z[11:6] : celloutsig_0_4z[8:3];
  assign celloutsig_0_0z = in_data[79:70] != in_data[70:61];
  assign celloutsig_1_4z = celloutsig_1_3z[3:0] != { celloutsig_1_3z[2:0], celloutsig_1_2z };
  assign celloutsig_0_33z = ~^ { celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_27z };
  assign celloutsig_0_34z = ~^ { celloutsig_0_22z[2:1], celloutsig_0_20z };
  assign celloutsig_0_43z = ~^ { celloutsig_0_9z[5:3], celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_1_10z = ~^ celloutsig_1_5z;
  assign celloutsig_0_6z = ~^ { _00_, _06_[12], _03_, _06_[10:6], _05_, _06_[4:1], _02_ };
  assign celloutsig_1_14z = ~^ { in_data[143:141], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_12z };
  assign celloutsig_0_21z = ~^ celloutsig_0_5z[4:0];
  assign celloutsig_1_5z = { celloutsig_1_1z[10:5], celloutsig_1_2z } >> { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_9z = { celloutsig_0_5z[6], celloutsig_0_0z, celloutsig_0_3z } >> { in_data[75:74], celloutsig_0_3z };
  assign celloutsig_0_1z = { in_data[25:19], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >> { in_data[93:83], celloutsig_0_0z };
  assign celloutsig_0_36z = { celloutsig_0_9z[6:3], celloutsig_0_21z, celloutsig_0_13z, _00_, _06_[12], _03_, _06_[10:6], _05_, _06_[4:1], _02_, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_27z, celloutsig_0_21z } >>> { celloutsig_0_25z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_35z, celloutsig_0_12z, celloutsig_0_34z, celloutsig_0_30z, celloutsig_0_31z, celloutsig_0_12z, celloutsig_0_35z, celloutsig_0_15z, celloutsig_0_27z };
  assign celloutsig_0_49z = { _06_[9:6], _05_, _06_[4:1], _02_ } >>> in_data[40:31];
  assign celloutsig_0_30z = { celloutsig_0_3z[5:2], celloutsig_0_26z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_24z } >>> celloutsig_0_4z[7:0];
  assign celloutsig_0_3z = { _05_, _06_[4:1], _02_ } - celloutsig_0_1z[10:5];
  assign celloutsig_1_1z = in_data[123:112] - in_data[167:156];
  assign celloutsig_1_18z = celloutsig_1_1z[3:1] - { _07_[2:1], celloutsig_1_7z };
  assign celloutsig_0_22z = { celloutsig_0_3z[4:2], celloutsig_0_10z } - { _06_[12], celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_21z };
  assign celloutsig_0_26z = ~((celloutsig_0_0z & celloutsig_0_9z[0]) | (celloutsig_0_14z & celloutsig_0_10z));
  assign { _06_[13], _06_[11], _06_[5], _06_[0] } = { _00_, _03_, _05_, _02_ };
  assign { _08_[10], _08_[1] } = { _04_, _01_ };
  assign { out_data[130:128], out_data[111], out_data[32], out_data[0] } = { celloutsig_1_18z, 1'h0, celloutsig_0_53z, celloutsig_0_54z };
endmodule
