

================================================================
== Vitis HLS Report for 'SCIG_CIF_0_2_Pipeline_VITIS_LOOP_155_1'
================================================================
* Date:           Mon Oct 28 13:47:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SCIG_CIF_0_2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_155_1  |        ?|        ?|        36|         32|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 37


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 1
  Pipeline-0 : II = 32, D = 37, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [stream_convolution_slideWindow.cpp:155]   --->   Operation 39 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%oy = alloca i32 1" [stream_convolution_slideWindow.cpp:148]   --->   Operation 40 'alloca' 'oy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ox = alloca i32 1" [stream_convolution_slideWindow.cpp:148]   --->   Operation 41 'alloca' 'ox' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ky = alloca i32 1" [stream_convolution_slideWindow.cpp:148]   --->   Operation 42 'alloca' 'ky' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%inp_i = alloca i32 1" [stream_convolution_slideWindow.cpp:149]   --->   Operation 43 'alloca' 'inp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%inp = alloca i32 1" [stream_convolution_slideWindow.cpp:148]   --->   Operation 44 'alloca' 'inp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%kx = alloca i32 1" [stream_convolution_slideWindow.cpp:148]   --->   Operation 45 'alloca' 'kx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%inp_j = alloca i32 1" [stream_convolution_slideWindow.cpp:149]   --->   Operation 46 'alloca' 'inp_j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %empty"   --->   Operation 49 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mul44_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul44"   --->   Operation 50 'read' 'mul44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%inputBuf = alloca i64 1" [stream_convolution_slideWindow.cpp:138]   --->   Operation 51 'alloca' 'inputBuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln149 = store i32 4294967294, i32 %inp_j" [stream_convolution_slideWindow.cpp:149]   --->   Operation 52 'store' 'store_ln149' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln148 = store i32 0, i32 %kx" [stream_convolution_slideWindow.cpp:148]   --->   Operation 53 'store' 'store_ln148' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln148 = store i32 0, i32 %inp" [stream_convolution_slideWindow.cpp:148]   --->   Operation 54 'store' 'store_ln148' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln149 = store i32 4294967294, i32 %inp_i" [stream_convolution_slideWindow.cpp:149]   --->   Operation 55 'store' 'store_ln149' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln148 = store i32 0, i32 %ky" [stream_convolution_slideWindow.cpp:148]   --->   Operation 56 'store' 'store_ln148' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln148 = store i32 0, i32 %ox" [stream_convolution_slideWindow.cpp:148]   --->   Operation 57 'store' 'store_ln148' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln148 = store i32 0, i32 %oy" [stream_convolution_slideWindow.cpp:148]   --->   Operation 58 'store' 'store_ln148' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln155 = store i32 0, i32 %i" [stream_convolution_slideWindow.cpp:155]   --->   Operation 59 'store' 'store_ln155' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 60 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.67>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%i_3 = load i32 %i" [stream_convolution_slideWindow.cpp:155]   --->   Operation 61 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%inp_i_3 = load i32 %inp_i" [stream_convolution_slideWindow.cpp:184]   --->   Operation 62 'load' 'inp_i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%inp_5 = load i32 %inp" [stream_convolution_slideWindow.cpp:178]   --->   Operation 63 'load' 'inp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%inp_j_2 = load i32 %inp_j" [stream_convolution_slideWindow.cpp:181]   --->   Operation 64 'load' 'inp_j_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (2.55ns)   --->   "%icmp_ln155 = icmp_eq  i32 %i_3, i32 %mul44_read" [stream_convolution_slideWindow.cpp:155]   --->   Operation 65 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (2.55ns)   --->   "%i_4 = add i32 %i_3, i32 1" [stream_convolution_slideWindow.cpp:155]   --->   Operation 66 'add' 'i_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln155, void %for.body.split, void %if.end152.loopexit2.exitStub" [stream_convolution_slideWindow.cpp:155]   --->   Operation 67 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%inElem_addr_1 = getelementptr i16 %inElem, i64 0, i64 0"   --->   Operation 68 'getelementptr' 'inElem_addr_1' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (2.55ns)   --->   "%icmp_ln157 = icmp_ult  i32 %inp_5, i32 400" [stream_convolution_slideWindow.cpp:157]   --->   Operation 69 'icmp' 'icmp_ln157' <Predicate = (!icmp_ln155)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.58ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %if.end96, void %if.then47" [stream_convolution_slideWindow.cpp:157]   --->   Operation 70 'br' 'br_ln157' <Predicate = (!icmp_ln155)> <Delay = 1.58>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln159 = specmemcore void @_ssdm_op_SpecMemCore, i16 %inElem, i64 666, i64 27, i64 18446744073709551615" [stream_convolution_slideWindow.cpp:159]   --->   Operation 71 'specmemcore' 'specmemcore_ln159' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln160)   --->   "%tmp_2 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %inp_i_3, i32 4, i32 31" [stream_convolution_slideWindow.cpp:160]   --->   Operation 72 'partselect' 'tmp_2' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln160)   --->   "%tmp_3 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %inp_j_2, i32 4, i32 31" [stream_convolution_slideWindow.cpp:160]   --->   Operation 73 'partselect' 'tmp_3' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln160)   --->   "%or_ln160 = or i28 %tmp_2, i28 %tmp_3" [stream_convolution_slideWindow.cpp:160]   --->   Operation 74 'or' 'or_ln160' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (2.43ns) (out node of the LUT)   --->   "%icmp_ln160 = icmp_eq  i28 %or_ln160, i28 0" [stream_convolution_slideWindow.cpp:160]   --->   Operation 75 'icmp' 'icmp_ln160' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %for.inc, void %for.inc69" [stream_convolution_slideWindow.cpp:160]   --->   Operation 76 'br' 'br_ln160' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_1" [stream_convolution_slideWindow.cpp:164]   --->   Operation 77 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 78 [1/1] (1.58ns)   --->   "%br_ln166 = br void %VITIS_LOOP_176_4" [stream_convolution_slideWindow.cpp:166]   --->   Operation 78 'br' 'br_ln166' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 1.58>
ST_2 : Operation 79 [1/1] (1.00ns)   --->   "%in_r_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 79 'read' 'in_r_read' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln172 = trunc i64 %in_r_read" [stream_convolution_slideWindow.cpp:172]   --->   Operation 80 'trunc' 'trunc_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172, i8 %inElem_addr_1" [stream_convolution_slideWindow.cpp:172]   --->   Operation 81 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 82 [1/1] (2.55ns)   --->   "%inp_j_3 = add i32 %inp_j_2, i32 1" [stream_convolution_slideWindow.cpp:181]   --->   Operation 82 'add' 'inp_j_3' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (2.55ns)   --->   "%icmp_ln182 = icmp_eq  i32 %inp_j_3, i32 18" [stream_convolution_slideWindow.cpp:182]   --->   Operation 83 'icmp' 'icmp_ln182' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln182 = br i1 %icmp_ln182, void %VITIS_LOOP_176_4.if.end96_crit_edge, void %if.then90" [stream_convolution_slideWindow.cpp:182]   --->   Operation 84 'br' 'br_ln182' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln149 = store i32 %inp_j_3, i32 %inp_j" [stream_convolution_slideWindow.cpp:149]   --->   Operation 85 'store' 'store_ln149' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln182)> <Delay = 1.58>
ST_2 : Operation 86 [1/1] (2.55ns)   --->   "%inp_i_4 = add i32 %inp_i_3, i32 1" [stream_convolution_slideWindow.cpp:184]   --->   Operation 86 'add' 'inp_i_4' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln182)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln149 = store i32 4294967294, i32 %inp_j" [stream_convolution_slideWindow.cpp:149]   --->   Operation 87 'store' 'store_ln149' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln182)> <Delay = 1.58>
ST_2 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln155 = store i32 %i_4, i32 %i" [stream_convolution_slideWindow.cpp:155]   --->   Operation 88 'store' 'store_ln155' <Predicate = (!icmp_ln155)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.83>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%inElem_addr_2 = getelementptr i16 %inElem, i64 0, i64 1"   --->   Operation 89 'getelementptr' 'inElem_addr_2' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_2" [stream_convolution_slideWindow.cpp:164]   --->   Operation 90 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 91 [1/1] (1.00ns)   --->   "%in_r_read_1 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 91 'read' 'in_r_read_1' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln172_1 = trunc i64 %in_r_read_1" [stream_convolution_slideWindow.cpp:172]   --->   Operation 92 'trunc' 'trunc_ln172_1' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_1, i8 %inElem_addr_2" [stream_convolution_slideWindow.cpp:172]   --->   Operation 93 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 94 [2/2] (2.32ns)   --->   "%inElem_load = load i8 %inElem_addr_1" [stream_convolution_slideWindow.cpp:178]   --->   Operation 94 'load' 'inElem_load' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 95 [1/1] (2.55ns)   --->   "%inp_6 = add i32 %inp_5, i32 1" [stream_convolution_slideWindow.cpp:180]   --->   Operation 95 'add' 'inp_6' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (1.58ns)   --->   "%br_ln182 = br void %if.end96" [stream_convolution_slideWindow.cpp:182]   --->   Operation 96 'br' 'br_ln182' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln182)> <Delay = 1.58>
ST_3 : Operation 97 [1/1] (2.55ns)   --->   "%icmp_ln185 = icmp_eq  i32 %inp_i_4, i32 18" [stream_convolution_slideWindow.cpp:185]   --->   Operation 97 'icmp' 'icmp_ln185' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln182)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.69ns)   --->   "%inp_i_5 = select i1 %icmp_ln185, i32 4294967294, i32 %inp_i_4" [stream_convolution_slideWindow.cpp:185]   --->   Operation 98 'select' 'inp_i_5' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln182)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln149 = store i32 %inp_i_5, i32 %inp_i" [stream_convolution_slideWindow.cpp:149]   --->   Operation 99 'store' 'store_ln149' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln182)> <Delay = 1.58>
ST_3 : Operation 100 [1/1] (1.58ns)   --->   "%br_ln188 = br void %if.end96" [stream_convolution_slideWindow.cpp:188]   --->   Operation 100 'br' 'br_ln188' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln182)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 7.67>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%inElem_addr_3 = getelementptr i16 %inElem, i64 0, i64 2"   --->   Operation 101 'getelementptr' 'inElem_addr_3' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_3" [stream_convolution_slideWindow.cpp:164]   --->   Operation 102 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 103 [1/1] (1.00ns)   --->   "%in_r_read_2 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 103 'read' 'in_r_read_2' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln172_2 = trunc i64 %in_r_read_2" [stream_convolution_slideWindow.cpp:172]   --->   Operation 104 'trunc' 'trunc_ln172_2' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_2, i8 %inElem_addr_3" [stream_convolution_slideWindow.cpp:172]   --->   Operation 105 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%empty_25 = shl i32 %inp_5, i32 5" [stream_convolution_slideWindow.cpp:178]   --->   Operation 106 'shl' 'empty_25' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln178 = trunc i32 %inp_5" [stream_convolution_slideWindow.cpp:178]   --->   Operation 107 'trunc' 'trunc_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_4 : Operation 108 [1/2] (2.32ns)   --->   "%inElem_load = load i8 %inElem_addr_1" [stream_convolution_slideWindow.cpp:178]   --->   Operation 108 'load' 'inElem_load' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i32 %empty_25" [stream_convolution_slideWindow.cpp:178]   --->   Operation 109 'zext' 'zext_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%inputBuf_addr = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178" [stream_convolution_slideWindow.cpp:178]   --->   Operation 110 'getelementptr' 'inputBuf_addr' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load, i14 %inputBuf_addr" [stream_convolution_slideWindow.cpp:178]   --->   Operation 111 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_4 : Operation 112 [2/2] (2.32ns)   --->   "%inElem_load_1 = load i8 %inElem_addr_2" [stream_convolution_slideWindow.cpp:178]   --->   Operation 112 'load' 'inElem_load_1' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%inp_1 = phi i32 %inp_6, void %if.then90, i32 %inp_5, void %for.body.split, i32 %inp_6, void %VITIS_LOOP_176_4.if.end96_crit_edge"   --->   Operation 113 'phi' 'inp_1' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (2.55ns)   --->   "%icmp_ln190 = icmp_ugt  i32 %inp_1, i32 120" [stream_convolution_slideWindow.cpp:190]   --->   Operation 114 'icmp' 'icmp_ln190' <Predicate = (!icmp_ln155)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (1.58ns)   --->   "%br_ln190 = br i1 %icmp_ln190, void %for.inc136, void %VITIS_LOOP_197_5" [stream_convolution_slideWindow.cpp:190]   --->   Operation 115 'br' 'br_ln190' <Predicate = (!icmp_ln155)> <Delay = 1.58>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%oy_load = load i32 %oy" [stream_convolution_slideWindow.cpp:193]   --->   Operation 116 'load' 'oy_load' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%ox_load = load i32 %ox" [stream_convolution_slideWindow.cpp:193]   --->   Operation 117 'load' 'ox_load' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%ky_load = load i32 %ky" [stream_convolution_slideWindow.cpp:193]   --->   Operation 118 'load' 'ky_load' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%kx_load = load i32 %kx" [stream_convolution_slideWindow.cpp:193]   --->   Operation 119 'load' 'kx_load' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i32 %ky_load" [stream_convolution_slideWindow.cpp:193]   --->   Operation 120 'trunc' 'trunc_ln193' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln193_1 = trunc i32 %oy_load" [stream_convolution_slideWindow.cpp:193]   --->   Operation 121 'trunc' 'trunc_ln193_1' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (1.87ns)   --->   "%add_ln193 = add i7 %trunc_ln193_1, i7 %trunc_ln193" [stream_convolution_slideWindow.cpp:193]   --->   Operation 122 'add' 'add_ln193' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln193, i2 0" [stream_convolution_slideWindow.cpp:193]   --->   Operation 123 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln193_2 = trunc i7 %add_ln193" [stream_convolution_slideWindow.cpp:193]   --->   Operation 124 'trunc' 'trunc_ln193_2' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln193_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln193_2, i4 0" [stream_convolution_slideWindow.cpp:193]   --->   Operation 125 'bitconcatenate' 'shl_ln193_1' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln193_3 = trunc i32 %kx_load" [stream_convolution_slideWindow.cpp:193]   --->   Operation 126 'trunc' 'trunc_ln193_3' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln193_4 = trunc i32 %ox_load" [stream_convolution_slideWindow.cpp:193]   --->   Operation 127 'trunc' 'trunc_ln193_4' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (1.82ns)   --->   "%tmp1 = add i9 %shl_ln, i9 %shl_ln193_1" [stream_convolution_slideWindow.cpp:193]   --->   Operation 128 'add' 'tmp1' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (2.55ns)   --->   "%kx_1 = add i32 %kx_load, i32 1" [stream_convolution_slideWindow.cpp:202]   --->   Operation 129 'add' 'kx_1' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (2.55ns)   --->   "%icmp_ln203 = icmp_eq  i32 %kx_1, i32 5" [stream_convolution_slideWindow.cpp:203]   --->   Operation 130 'icmp' 'icmp_ln203' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln203 = br i1 %icmp_ln203, void %VITIS_LOOP_197_5.for.inc136_crit_edge, void %if.then121" [stream_convolution_slideWindow.cpp:203]   --->   Operation 131 'br' 'br_ln203' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (1.58ns)   --->   "%store_ln148 = store i32 %kx_1, i32 %kx" [stream_convolution_slideWindow.cpp:148]   --->   Operation 132 'store' 'store_ln148' <Predicate = (!icmp_ln155 & icmp_ln190 & !icmp_ln203)> <Delay = 1.58>
ST_4 : Operation 133 [1/1] (1.58ns)   --->   "%br_ln203 = br void %for.inc136" [stream_convolution_slideWindow.cpp:203]   --->   Operation 133 'br' 'br_ln203' <Predicate = (!icmp_ln155 & icmp_ln190 & !icmp_ln203)> <Delay = 1.58>
ST_4 : Operation 134 [1/1] (2.55ns)   --->   "%ky_1 = add i32 %ky_load, i32 1" [stream_convolution_slideWindow.cpp:205]   --->   Operation 134 'add' 'ky_1' <Predicate = (!icmp_ln155 & icmp_ln190 & icmp_ln203)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (2.55ns)   --->   "%icmp_ln206 = icmp_eq  i32 %ky_1, i32 5" [stream_convolution_slideWindow.cpp:206]   --->   Operation 135 'icmp' 'icmp_ln206' <Predicate = (!icmp_ln155 & icmp_ln190 & icmp_ln203)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %icmp_ln206, void %if.then121.for.inc136_crit_edge, void %if.then124" [stream_convolution_slideWindow.cpp:206]   --->   Operation 136 'br' 'br_ln206' <Predicate = (!icmp_ln155 & icmp_ln190 & icmp_ln203)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (1.58ns)   --->   "%store_ln148 = store i32 0, i32 %kx" [stream_convolution_slideWindow.cpp:148]   --->   Operation 137 'store' 'store_ln148' <Predicate = (!icmp_ln155 & icmp_ln190 & icmp_ln203 & !icmp_ln206)> <Delay = 1.58>
ST_4 : Operation 138 [1/1] (1.58ns)   --->   "%store_ln148 = store i32 %ky_1, i32 %ky" [stream_convolution_slideWindow.cpp:148]   --->   Operation 138 'store' 'store_ln148' <Predicate = (!icmp_ln155 & icmp_ln190 & icmp_ln203 & !icmp_ln206)> <Delay = 1.58>
ST_4 : Operation 139 [1/1] (1.58ns)   --->   "%br_ln206 = br void %for.inc136" [stream_convolution_slideWindow.cpp:206]   --->   Operation 139 'br' 'br_ln206' <Predicate = (!icmp_ln155 & icmp_ln190 & icmp_ln203 & !icmp_ln206)> <Delay = 1.58>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%ox_load_1 = load i32 %ox" [stream_convolution_slideWindow.cpp:208]   --->   Operation 140 'load' 'ox_load_1' <Predicate = (!icmp_ln155 & icmp_ln190 & icmp_ln203 & icmp_ln206)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (2.55ns)   --->   "%ox_1 = add i32 %ox_load_1, i32 1" [stream_convolution_slideWindow.cpp:208]   --->   Operation 141 'add' 'ox_1' <Predicate = (!icmp_ln155 & icmp_ln190 & icmp_ln203 & icmp_ln206)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (2.55ns)   --->   "%icmp_ln209 = icmp_eq  i32 %ox_1, i32 16" [stream_convolution_slideWindow.cpp:209]   --->   Operation 142 'icmp' 'icmp_ln209' <Predicate = (!icmp_ln155 & icmp_ln190 & icmp_ln203 & icmp_ln206)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (1.58ns)   --->   "%store_ln148 = store i32 0, i32 %ky" [stream_convolution_slideWindow.cpp:148]   --->   Operation 143 'store' 'store_ln148' <Predicate = (!icmp_ln155 & icmp_ln190 & icmp_ln203 & icmp_ln206)> <Delay = 1.58>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %icmp_ln209, void %if.then124.for.inc136_crit_edge, void %if.then127" [stream_convolution_slideWindow.cpp:209]   --->   Operation 144 'br' 'br_ln209' <Predicate = (!icmp_ln155 & icmp_ln190 & icmp_ln203 & icmp_ln206)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (1.58ns)   --->   "%store_ln148 = store i32 0, i32 %kx" [stream_convolution_slideWindow.cpp:148]   --->   Operation 145 'store' 'store_ln148' <Predicate = (!icmp_ln155 & icmp_ln190 & icmp_ln203 & icmp_ln206 & !icmp_ln209)> <Delay = 1.58>
ST_4 : Operation 146 [1/1] (1.58ns)   --->   "%store_ln148 = store i32 %ox_1, i32 %ox" [stream_convolution_slideWindow.cpp:148]   --->   Operation 146 'store' 'store_ln148' <Predicate = (!icmp_ln155 & icmp_ln190 & icmp_ln203 & icmp_ln206 & !icmp_ln209)> <Delay = 1.58>
ST_4 : Operation 147 [1/1] (1.58ns)   --->   "%br_ln209 = br void %for.inc136" [stream_convolution_slideWindow.cpp:209]   --->   Operation 147 'br' 'br_ln209' <Predicate = (!icmp_ln155 & icmp_ln190 & icmp_ln203 & icmp_ln206 & !icmp_ln209)> <Delay = 1.58>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%oy_load_1 = load i32 %oy" [stream_convolution_slideWindow.cpp:211]   --->   Operation 148 'load' 'oy_load_1' <Predicate = (!icmp_ln155 & icmp_ln190 & icmp_ln203 & icmp_ln206 & icmp_ln209)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (2.55ns)   --->   "%oy_1 = add i32 %oy_load_1, i32 1" [stream_convolution_slideWindow.cpp:211]   --->   Operation 149 'add' 'oy_1' <Predicate = (!icmp_ln155 & icmp_ln190 & icmp_ln203 & icmp_ln206 & icmp_ln209)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (1.58ns)   --->   "%store_ln148 = store i32 0, i32 %kx" [stream_convolution_slideWindow.cpp:148]   --->   Operation 150 'store' 'store_ln148' <Predicate = (!icmp_ln155 & icmp_ln190 & icmp_ln203 & icmp_ln206 & icmp_ln209)> <Delay = 1.58>
ST_4 : Operation 151 [1/1] (1.58ns)   --->   "%store_ln148 = store i32 0, i32 %ox" [stream_convolution_slideWindow.cpp:148]   --->   Operation 151 'store' 'store_ln148' <Predicate = (!icmp_ln155 & icmp_ln190 & icmp_ln203 & icmp_ln206 & icmp_ln209)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.95>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%inElem_addr_4 = getelementptr i16 %inElem, i64 0, i64 3"   --->   Operation 152 'getelementptr' 'inElem_addr_4' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_4" [stream_convolution_slideWindow.cpp:164]   --->   Operation 153 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 154 [1/1] (1.00ns)   --->   "%in_r_read_3 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 154 'read' 'in_r_read_3' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln172_3 = trunc i64 %in_r_read_3" [stream_convolution_slideWindow.cpp:172]   --->   Operation 155 'trunc' 'trunc_ln172_3' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_3, i8 %inElem_addr_4" [stream_convolution_slideWindow.cpp:172]   --->   Operation 156 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %trunc_ln178, i5 0" [stream_convolution_slideWindow.cpp:178]   --->   Operation 157 'bitconcatenate' 'trunc_ln1' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_5 : Operation 158 [1/2] (2.32ns)   --->   "%inElem_load_1 = load i8 %inElem_addr_2" [stream_convolution_slideWindow.cpp:178]   --->   Operation 158 'load' 'inElem_load_1' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%or_ln178 = or i14 %trunc_ln1, i14 1" [stream_convolution_slideWindow.cpp:178]   --->   Operation 159 'or' 'or_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln178_1 = zext i14 %or_ln178" [stream_convolution_slideWindow.cpp:178]   --->   Operation 160 'zext' 'zext_ln178_1' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%inputBuf_addr_1 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_1" [stream_convolution_slideWindow.cpp:178]   --->   Operation 161 'getelementptr' 'inputBuf_addr_1' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_1, i14 %inputBuf_addr_1" [stream_convolution_slideWindow.cpp:178]   --->   Operation 162 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_5 : Operation 163 [2/2] (2.32ns)   --->   "%inElem_load_2 = load i8 %inElem_addr_3" [stream_convolution_slideWindow.cpp:178]   --->   Operation 163 'load' 'inElem_load_2' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i9 %trunc_ln193_4, i9 %trunc_ln193_3" [stream_convolution_slideWindow.cpp:193]   --->   Operation 164 'add' 'tmp' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 165 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%input_ind2 = add i9 %tmp1, i9 %tmp" [stream_convolution_slideWindow.cpp:193]   --->   Operation 165 'add' 'input_ind2' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%mul1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %input_ind2, i5 0" [stream_convolution_slideWindow.cpp:193]   --->   Operation 166 'bitconcatenate' 'mul1' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i14 %mul1" [stream_convolution_slideWindow.cpp:199]   --->   Operation 167 'zext' 'zext_ln199' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%inputBuf_addr_32 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199" [stream_convolution_slideWindow.cpp:199]   --->   Operation 168 'getelementptr' 'inputBuf_addr_32' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_5 : Operation 169 [2/2] (3.25ns)   --->   "%inElem_data = load i14 %inputBuf_addr_32" [stream_convolution_slideWindow.cpp:199]   --->   Operation 169 'load' 'inElem_data' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_5 : Operation 170 [1/1] (2.55ns)   --->   "%icmp_ln212 = icmp_eq  i32 %oy_1, i32 16" [stream_convolution_slideWindow.cpp:212]   --->   Operation 170 'icmp' 'icmp_ln212' <Predicate = (!icmp_ln155 & icmp_ln190 & icmp_ln203 & icmp_ln206 & icmp_ln209)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.69ns)   --->   "%inp_7 = select i1 %icmp_ln212, i32 0, i32 %inp_1" [stream_convolution_slideWindow.cpp:212]   --->   Operation 171 'select' 'inp_7' <Predicate = (!icmp_ln155 & icmp_ln190 & icmp_ln203 & icmp_ln206 & icmp_ln209)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.69ns)   --->   "%oy_2 = select i1 %icmp_ln212, i32 0, i32 %oy_1" [stream_convolution_slideWindow.cpp:212]   --->   Operation 172 'select' 'oy_2' <Predicate = (!icmp_ln155 & icmp_ln190 & icmp_ln203 & icmp_ln206 & icmp_ln209)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (1.58ns)   --->   "%store_ln148 = store i32 %oy_2, i32 %oy" [stream_convolution_slideWindow.cpp:148]   --->   Operation 173 'store' 'store_ln148' <Predicate = (!icmp_ln155 & icmp_ln190 & icmp_ln203 & icmp_ln206 & icmp_ln209)> <Delay = 1.58>
ST_5 : Operation 174 [1/1] (1.58ns)   --->   "%br_ln216 = br void %for.inc136" [stream_convolution_slideWindow.cpp:216]   --->   Operation 174 'br' 'br_ln216' <Predicate = (!icmp_ln155 & icmp_ln190 & icmp_ln203 & icmp_ln206 & icmp_ln209)> <Delay = 1.58>
ST_5 : Operation 750 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 750 'ret' 'ret_ln0' <Predicate = (icmp_ln155)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.57>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%inElem_addr_5 = getelementptr i16 %inElem, i64 0, i64 4"   --->   Operation 175 'getelementptr' 'inElem_addr_5' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_5" [stream_convolution_slideWindow.cpp:164]   --->   Operation 176 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 177 [1/1] (1.00ns)   --->   "%in_r_read_4 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 177 'read' 'in_r_read_4' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln172_4 = trunc i64 %in_r_read_4" [stream_convolution_slideWindow.cpp:172]   --->   Operation 178 'trunc' 'trunc_ln172_4' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_4, i8 %inElem_addr_5" [stream_convolution_slideWindow.cpp:172]   --->   Operation 179 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 180 [1/2] (2.32ns)   --->   "%inElem_load_2 = load i8 %inElem_addr_3" [stream_convolution_slideWindow.cpp:178]   --->   Operation 180 'load' 'inElem_load_2' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%or_ln178_1 = or i14 %trunc_ln1, i14 2" [stream_convolution_slideWindow.cpp:178]   --->   Operation 181 'or' 'or_ln178_1' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln178_2 = zext i14 %or_ln178_1" [stream_convolution_slideWindow.cpp:178]   --->   Operation 182 'zext' 'zext_ln178_2' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%inputBuf_addr_2 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_2" [stream_convolution_slideWindow.cpp:178]   --->   Operation 183 'getelementptr' 'inputBuf_addr_2' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_2, i14 %inputBuf_addr_2" [stream_convolution_slideWindow.cpp:178]   --->   Operation 184 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_6 : Operation 185 [2/2] (2.32ns)   --->   "%inElem_load_3 = load i8 %inElem_addr_4" [stream_convolution_slideWindow.cpp:178]   --->   Operation 185 'load' 'inElem_load_3' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 186 [1/2] (3.25ns)   --->   "%inElem_data = load i14 %inputBuf_addr_32" [stream_convolution_slideWindow.cpp:199]   --->   Operation 186 'load' 'inElem_data' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln200 = sext i16 %inElem_data" [stream_convolution_slideWindow.cpp:200]   --->   Operation 187 'sext' 'sext_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i32 %sext_ln200" [stream_convolution_slideWindow.cpp:200]   --->   Operation 188 'zext' 'zext_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200" [stream_convolution_slideWindow.cpp:200]   --->   Operation 189 'write' 'write_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%or_ln199 = or i14 %mul1, i14 1" [stream_convolution_slideWindow.cpp:199]   --->   Operation 190 'or' 'or_ln199' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln199_1 = zext i14 %or_ln199" [stream_convolution_slideWindow.cpp:199]   --->   Operation 191 'zext' 'zext_ln199_1' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%inputBuf_addr_33 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_1" [stream_convolution_slideWindow.cpp:199]   --->   Operation 192 'getelementptr' 'inputBuf_addr_33' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_6 : Operation 193 [2/2] (3.25ns)   --->   "%inElem_data_1 = load i14 %inputBuf_addr_33" [stream_convolution_slideWindow.cpp:199]   --->   Operation 193 'load' 'inElem_data_1' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%inp_4 = phi i32 %inp_7, void %if.then127, i32 %inp_1, void %if.end96, i32 %inp_1, void %VITIS_LOOP_197_5.for.inc136_crit_edge, i32 %inp_1, void %if.then121.for.inc136_crit_edge, i32 %inp_1, void %if.then124.for.inc136_crit_edge"   --->   Operation 194 'phi' 'inp_4' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (1.58ns)   --->   "%store_ln148 = store i32 %inp_4, i32 %inp" [stream_convolution_slideWindow.cpp:148]   --->   Operation 195 'store' 'store_ln148' <Predicate = (!icmp_ln155)> <Delay = 1.58>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln155 = br void %for.body" [stream_convolution_slideWindow.cpp:155]   --->   Operation 196 'br' 'br_ln155' <Predicate = (!icmp_ln155)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.57>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%inElem_addr_6 = getelementptr i16 %inElem, i64 0, i64 5"   --->   Operation 197 'getelementptr' 'inElem_addr_6' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_6" [stream_convolution_slideWindow.cpp:164]   --->   Operation 198 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_7 : Operation 199 [1/1] (1.00ns)   --->   "%in_r_read_5 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 199 'read' 'in_r_read_5' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln172_5 = trunc i64 %in_r_read_5" [stream_convolution_slideWindow.cpp:172]   --->   Operation 200 'trunc' 'trunc_ln172_5' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_5, i8 %inElem_addr_6" [stream_convolution_slideWindow.cpp:172]   --->   Operation 201 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_7 : Operation 202 [1/2] (2.32ns)   --->   "%inElem_load_3 = load i8 %inElem_addr_4" [stream_convolution_slideWindow.cpp:178]   --->   Operation 202 'load' 'inElem_load_3' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%or_ln178_2 = or i14 %trunc_ln1, i14 3" [stream_convolution_slideWindow.cpp:178]   --->   Operation 203 'or' 'or_ln178_2' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln178_3 = zext i14 %or_ln178_2" [stream_convolution_slideWindow.cpp:178]   --->   Operation 204 'zext' 'zext_ln178_3' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%inputBuf_addr_3 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_3" [stream_convolution_slideWindow.cpp:178]   --->   Operation 205 'getelementptr' 'inputBuf_addr_3' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_3, i14 %inputBuf_addr_3" [stream_convolution_slideWindow.cpp:178]   --->   Operation 206 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_7 : Operation 207 [2/2] (2.32ns)   --->   "%inElem_load_4 = load i8 %inElem_addr_5" [stream_convolution_slideWindow.cpp:178]   --->   Operation 207 'load' 'inElem_load_4' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_7 : Operation 208 [1/2] (3.25ns)   --->   "%inElem_data_1 = load i14 %inputBuf_addr_33" [stream_convolution_slideWindow.cpp:199]   --->   Operation 208 'load' 'inElem_data_1' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln200_1 = sext i16 %inElem_data_1" [stream_convolution_slideWindow.cpp:200]   --->   Operation 209 'sext' 'sext_ln200_1' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln200_1 = zext i32 %sext_ln200_1" [stream_convolution_slideWindow.cpp:200]   --->   Operation 210 'zext' 'zext_ln200_1' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_1" [stream_convolution_slideWindow.cpp:200]   --->   Operation 211 'write' 'write_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%or_ln199_1 = or i14 %mul1, i14 2" [stream_convolution_slideWindow.cpp:199]   --->   Operation 212 'or' 'or_ln199_1' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln199_2 = zext i14 %or_ln199_1" [stream_convolution_slideWindow.cpp:199]   --->   Operation 213 'zext' 'zext_ln199_2' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%inputBuf_addr_34 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_2" [stream_convolution_slideWindow.cpp:199]   --->   Operation 214 'getelementptr' 'inputBuf_addr_34' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_7 : Operation 215 [2/2] (3.25ns)   --->   "%inElem_data_2 = load i14 %inputBuf_addr_34" [stream_convolution_slideWindow.cpp:199]   --->   Operation 215 'load' 'inElem_data_2' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 8 <SV = 7> <Delay = 5.57>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%inElem_addr_7 = getelementptr i16 %inElem, i64 0, i64 6"   --->   Operation 216 'getelementptr' 'inElem_addr_7' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_7" [stream_convolution_slideWindow.cpp:164]   --->   Operation 217 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_8 : Operation 218 [1/1] (1.00ns)   --->   "%in_r_read_6 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 218 'read' 'in_r_read_6' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln172_6 = trunc i64 %in_r_read_6" [stream_convolution_slideWindow.cpp:172]   --->   Operation 219 'trunc' 'trunc_ln172_6' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_6, i8 %inElem_addr_7" [stream_convolution_slideWindow.cpp:172]   --->   Operation 220 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_8 : Operation 221 [1/2] (2.32ns)   --->   "%inElem_load_4 = load i8 %inElem_addr_5" [stream_convolution_slideWindow.cpp:178]   --->   Operation 221 'load' 'inElem_load_4' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%or_ln178_3 = or i14 %trunc_ln1, i14 4" [stream_convolution_slideWindow.cpp:178]   --->   Operation 222 'or' 'or_ln178_3' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln178_4 = zext i14 %or_ln178_3" [stream_convolution_slideWindow.cpp:178]   --->   Operation 223 'zext' 'zext_ln178_4' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%inputBuf_addr_4 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_4" [stream_convolution_slideWindow.cpp:178]   --->   Operation 224 'getelementptr' 'inputBuf_addr_4' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_4, i14 %inputBuf_addr_4" [stream_convolution_slideWindow.cpp:178]   --->   Operation 225 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_8 : Operation 226 [2/2] (2.32ns)   --->   "%inElem_load_5 = load i8 %inElem_addr_6" [stream_convolution_slideWindow.cpp:178]   --->   Operation 226 'load' 'inElem_load_5' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_8 : Operation 227 [1/2] (3.25ns)   --->   "%inElem_data_2 = load i14 %inputBuf_addr_34" [stream_convolution_slideWindow.cpp:199]   --->   Operation 227 'load' 'inElem_data_2' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln200_2 = sext i16 %inElem_data_2" [stream_convolution_slideWindow.cpp:200]   --->   Operation 228 'sext' 'sext_ln200_2' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln200_2 = zext i32 %sext_ln200_2" [stream_convolution_slideWindow.cpp:200]   --->   Operation 229 'zext' 'zext_ln200_2' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_2" [stream_convolution_slideWindow.cpp:200]   --->   Operation 230 'write' 'write_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%or_ln199_2 = or i14 %mul1, i14 3" [stream_convolution_slideWindow.cpp:199]   --->   Operation 231 'or' 'or_ln199_2' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln199_3 = zext i14 %or_ln199_2" [stream_convolution_slideWindow.cpp:199]   --->   Operation 232 'zext' 'zext_ln199_3' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%inputBuf_addr_35 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_3" [stream_convolution_slideWindow.cpp:199]   --->   Operation 233 'getelementptr' 'inputBuf_addr_35' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_8 : Operation 234 [2/2] (3.25ns)   --->   "%inElem_data_3 = load i14 %inputBuf_addr_35" [stream_convolution_slideWindow.cpp:199]   --->   Operation 234 'load' 'inElem_data_3' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 9 <SV = 8> <Delay = 5.57>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%inElem_addr_8 = getelementptr i16 %inElem, i64 0, i64 7"   --->   Operation 235 'getelementptr' 'inElem_addr_8' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_8" [stream_convolution_slideWindow.cpp:164]   --->   Operation 236 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_9 : Operation 237 [1/1] (1.00ns)   --->   "%in_r_read_7 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 237 'read' 'in_r_read_7' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln172_7 = trunc i64 %in_r_read_7" [stream_convolution_slideWindow.cpp:172]   --->   Operation 238 'trunc' 'trunc_ln172_7' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_7, i8 %inElem_addr_8" [stream_convolution_slideWindow.cpp:172]   --->   Operation 239 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_9 : Operation 240 [1/2] (2.32ns)   --->   "%inElem_load_5 = load i8 %inElem_addr_6" [stream_convolution_slideWindow.cpp:178]   --->   Operation 240 'load' 'inElem_load_5' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%or_ln178_4 = or i14 %trunc_ln1, i14 5" [stream_convolution_slideWindow.cpp:178]   --->   Operation 241 'or' 'or_ln178_4' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln178_5 = zext i14 %or_ln178_4" [stream_convolution_slideWindow.cpp:178]   --->   Operation 242 'zext' 'zext_ln178_5' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%inputBuf_addr_5 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_5" [stream_convolution_slideWindow.cpp:178]   --->   Operation 243 'getelementptr' 'inputBuf_addr_5' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_5, i14 %inputBuf_addr_5" [stream_convolution_slideWindow.cpp:178]   --->   Operation 244 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_9 : Operation 245 [2/2] (2.32ns)   --->   "%inElem_load_6 = load i8 %inElem_addr_7" [stream_convolution_slideWindow.cpp:178]   --->   Operation 245 'load' 'inElem_load_6' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_9 : Operation 246 [1/2] (3.25ns)   --->   "%inElem_data_3 = load i14 %inputBuf_addr_35" [stream_convolution_slideWindow.cpp:199]   --->   Operation 246 'load' 'inElem_data_3' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln200_3 = sext i16 %inElem_data_3" [stream_convolution_slideWindow.cpp:200]   --->   Operation 247 'sext' 'sext_ln200_3' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln200_3 = zext i32 %sext_ln200_3" [stream_convolution_slideWindow.cpp:200]   --->   Operation 248 'zext' 'zext_ln200_3' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_3" [stream_convolution_slideWindow.cpp:200]   --->   Operation 249 'write' 'write_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%or_ln199_3 = or i14 %mul1, i14 4" [stream_convolution_slideWindow.cpp:199]   --->   Operation 250 'or' 'or_ln199_3' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln199_4 = zext i14 %or_ln199_3" [stream_convolution_slideWindow.cpp:199]   --->   Operation 251 'zext' 'zext_ln199_4' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%inputBuf_addr_36 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_4" [stream_convolution_slideWindow.cpp:199]   --->   Operation 252 'getelementptr' 'inputBuf_addr_36' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_9 : Operation 253 [2/2] (3.25ns)   --->   "%inElem_data_4 = load i14 %inputBuf_addr_36" [stream_convolution_slideWindow.cpp:199]   --->   Operation 253 'load' 'inElem_data_4' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 10 <SV = 9> <Delay = 5.57>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "%inElem_addr_9 = getelementptr i16 %inElem, i64 0, i64 8"   --->   Operation 254 'getelementptr' 'inElem_addr_9' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_9" [stream_convolution_slideWindow.cpp:164]   --->   Operation 255 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_10 : Operation 256 [1/1] (1.00ns)   --->   "%in_r_read_8 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 256 'read' 'in_r_read_8' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln172_8 = trunc i64 %in_r_read_8" [stream_convolution_slideWindow.cpp:172]   --->   Operation 257 'trunc' 'trunc_ln172_8' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_10 : Operation 258 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_8, i8 %inElem_addr_9" [stream_convolution_slideWindow.cpp:172]   --->   Operation 258 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_10 : Operation 259 [1/2] (2.32ns)   --->   "%inElem_load_6 = load i8 %inElem_addr_7" [stream_convolution_slideWindow.cpp:178]   --->   Operation 259 'load' 'inElem_load_6' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_10 : Operation 260 [1/1] (0.00ns)   --->   "%or_ln178_5 = or i14 %trunc_ln1, i14 6" [stream_convolution_slideWindow.cpp:178]   --->   Operation 260 'or' 'or_ln178_5' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_10 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln178_6 = zext i14 %or_ln178_5" [stream_convolution_slideWindow.cpp:178]   --->   Operation 261 'zext' 'zext_ln178_6' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%inputBuf_addr_6 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_6" [stream_convolution_slideWindow.cpp:178]   --->   Operation 262 'getelementptr' 'inputBuf_addr_6' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_6, i14 %inputBuf_addr_6" [stream_convolution_slideWindow.cpp:178]   --->   Operation 263 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_10 : Operation 264 [2/2] (2.32ns)   --->   "%inElem_load_7 = load i8 %inElem_addr_8" [stream_convolution_slideWindow.cpp:178]   --->   Operation 264 'load' 'inElem_load_7' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_10 : Operation 265 [1/2] (3.25ns)   --->   "%inElem_data_4 = load i14 %inputBuf_addr_36" [stream_convolution_slideWindow.cpp:199]   --->   Operation 265 'load' 'inElem_data_4' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln200_4 = sext i16 %inElem_data_4" [stream_convolution_slideWindow.cpp:200]   --->   Operation 266 'sext' 'sext_ln200_4' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln200_4 = zext i32 %sext_ln200_4" [stream_convolution_slideWindow.cpp:200]   --->   Operation 267 'zext' 'zext_ln200_4' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_4" [stream_convolution_slideWindow.cpp:200]   --->   Operation 268 'write' 'write_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%or_ln199_4 = or i14 %mul1, i14 5" [stream_convolution_slideWindow.cpp:199]   --->   Operation 269 'or' 'or_ln199_4' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln199_5 = zext i14 %or_ln199_4" [stream_convolution_slideWindow.cpp:199]   --->   Operation 270 'zext' 'zext_ln199_5' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%inputBuf_addr_37 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_5" [stream_convolution_slideWindow.cpp:199]   --->   Operation 271 'getelementptr' 'inputBuf_addr_37' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_10 : Operation 272 [2/2] (3.25ns)   --->   "%inElem_data_5 = load i14 %inputBuf_addr_37" [stream_convolution_slideWindow.cpp:199]   --->   Operation 272 'load' 'inElem_data_5' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 11 <SV = 10> <Delay = 5.57>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%inElem_addr_10 = getelementptr i16 %inElem, i64 0, i64 9"   --->   Operation 273 'getelementptr' 'inElem_addr_10' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_11 : Operation 274 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_10" [stream_convolution_slideWindow.cpp:164]   --->   Operation 274 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_11 : Operation 275 [1/1] (1.00ns)   --->   "%in_r_read_9 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 275 'read' 'in_r_read_9' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln172_9 = trunc i64 %in_r_read_9" [stream_convolution_slideWindow.cpp:172]   --->   Operation 276 'trunc' 'trunc_ln172_9' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_11 : Operation 277 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_9, i8 %inElem_addr_10" [stream_convolution_slideWindow.cpp:172]   --->   Operation 277 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_11 : Operation 278 [1/2] (2.32ns)   --->   "%inElem_load_7 = load i8 %inElem_addr_8" [stream_convolution_slideWindow.cpp:178]   --->   Operation 278 'load' 'inElem_load_7' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%or_ln178_6 = or i14 %trunc_ln1, i14 7" [stream_convolution_slideWindow.cpp:178]   --->   Operation 279 'or' 'or_ln178_6' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_11 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln178_7 = zext i14 %or_ln178_6" [stream_convolution_slideWindow.cpp:178]   --->   Operation 280 'zext' 'zext_ln178_7' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_11 : Operation 281 [1/1] (0.00ns)   --->   "%inputBuf_addr_7 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_7" [stream_convolution_slideWindow.cpp:178]   --->   Operation 281 'getelementptr' 'inputBuf_addr_7' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_11 : Operation 282 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_7, i14 %inputBuf_addr_7" [stream_convolution_slideWindow.cpp:178]   --->   Operation 282 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_11 : Operation 283 [2/2] (2.32ns)   --->   "%inElem_load_8 = load i8 %inElem_addr_9" [stream_convolution_slideWindow.cpp:178]   --->   Operation 283 'load' 'inElem_load_8' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_11 : Operation 284 [1/2] (3.25ns)   --->   "%inElem_data_5 = load i14 %inputBuf_addr_37" [stream_convolution_slideWindow.cpp:199]   --->   Operation 284 'load' 'inElem_data_5' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln200_5 = sext i16 %inElem_data_5" [stream_convolution_slideWindow.cpp:200]   --->   Operation 285 'sext' 'sext_ln200_5' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln200_5 = zext i32 %sext_ln200_5" [stream_convolution_slideWindow.cpp:200]   --->   Operation 286 'zext' 'zext_ln200_5' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_5" [stream_convolution_slideWindow.cpp:200]   --->   Operation 287 'write' 'write_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%or_ln199_5 = or i14 %mul1, i14 6" [stream_convolution_slideWindow.cpp:199]   --->   Operation 288 'or' 'or_ln199_5' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln199_6 = zext i14 %or_ln199_5" [stream_convolution_slideWindow.cpp:199]   --->   Operation 289 'zext' 'zext_ln199_6' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%inputBuf_addr_38 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_6" [stream_convolution_slideWindow.cpp:199]   --->   Operation 290 'getelementptr' 'inputBuf_addr_38' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_11 : Operation 291 [2/2] (3.25ns)   --->   "%inElem_data_6 = load i14 %inputBuf_addr_38" [stream_convolution_slideWindow.cpp:199]   --->   Operation 291 'load' 'inElem_data_6' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 12 <SV = 11> <Delay = 5.57>
ST_12 : Operation 292 [1/1] (0.00ns)   --->   "%inElem_addr_11 = getelementptr i16 %inElem, i64 0, i64 10"   --->   Operation 292 'getelementptr' 'inElem_addr_11' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_12 : Operation 293 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_11" [stream_convolution_slideWindow.cpp:164]   --->   Operation 293 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_12 : Operation 294 [1/1] (1.00ns)   --->   "%in_r_read_10 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 294 'read' 'in_r_read_10' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln172_10 = trunc i64 %in_r_read_10" [stream_convolution_slideWindow.cpp:172]   --->   Operation 295 'trunc' 'trunc_ln172_10' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_12 : Operation 296 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_10, i8 %inElem_addr_11" [stream_convolution_slideWindow.cpp:172]   --->   Operation 296 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_12 : Operation 297 [1/2] (2.32ns)   --->   "%inElem_load_8 = load i8 %inElem_addr_9" [stream_convolution_slideWindow.cpp:178]   --->   Operation 297 'load' 'inElem_load_8' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_12 : Operation 298 [1/1] (0.00ns)   --->   "%or_ln178_7 = or i14 %trunc_ln1, i14 8" [stream_convolution_slideWindow.cpp:178]   --->   Operation 298 'or' 'or_ln178_7' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln178_8 = zext i14 %or_ln178_7" [stream_convolution_slideWindow.cpp:178]   --->   Operation 299 'zext' 'zext_ln178_8' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "%inputBuf_addr_8 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_8" [stream_convolution_slideWindow.cpp:178]   --->   Operation 300 'getelementptr' 'inputBuf_addr_8' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_12 : Operation 301 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_8, i14 %inputBuf_addr_8" [stream_convolution_slideWindow.cpp:178]   --->   Operation 301 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_12 : Operation 302 [2/2] (2.32ns)   --->   "%inElem_load_9 = load i8 %inElem_addr_10" [stream_convolution_slideWindow.cpp:178]   --->   Operation 302 'load' 'inElem_load_9' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_12 : Operation 303 [1/2] (3.25ns)   --->   "%inElem_data_6 = load i14 %inputBuf_addr_38" [stream_convolution_slideWindow.cpp:199]   --->   Operation 303 'load' 'inElem_data_6' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_12 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln200_6 = sext i16 %inElem_data_6" [stream_convolution_slideWindow.cpp:200]   --->   Operation 304 'sext' 'sext_ln200_6' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_12 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln200_6 = zext i32 %sext_ln200_6" [stream_convolution_slideWindow.cpp:200]   --->   Operation 305 'zext' 'zext_ln200_6' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_12 : Operation 306 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_6" [stream_convolution_slideWindow.cpp:200]   --->   Operation 306 'write' 'write_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%or_ln199_6 = or i14 %mul1, i14 7" [stream_convolution_slideWindow.cpp:199]   --->   Operation 307 'or' 'or_ln199_6' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_12 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln199_7 = zext i14 %or_ln199_6" [stream_convolution_slideWindow.cpp:199]   --->   Operation 308 'zext' 'zext_ln199_7' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_12 : Operation 309 [1/1] (0.00ns)   --->   "%inputBuf_addr_39 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_7" [stream_convolution_slideWindow.cpp:199]   --->   Operation 309 'getelementptr' 'inputBuf_addr_39' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_12 : Operation 310 [2/2] (3.25ns)   --->   "%inElem_data_7 = load i14 %inputBuf_addr_39" [stream_convolution_slideWindow.cpp:199]   --->   Operation 310 'load' 'inElem_data_7' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 13 <SV = 12> <Delay = 5.57>
ST_13 : Operation 311 [1/1] (0.00ns)   --->   "%inElem_addr_12 = getelementptr i16 %inElem, i64 0, i64 11"   --->   Operation 311 'getelementptr' 'inElem_addr_12' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_13 : Operation 312 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_12" [stream_convolution_slideWindow.cpp:164]   --->   Operation 312 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_13 : Operation 313 [1/1] (1.00ns)   --->   "%in_r_read_11 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 313 'read' 'in_r_read_11' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln172_11 = trunc i64 %in_r_read_11" [stream_convolution_slideWindow.cpp:172]   --->   Operation 314 'trunc' 'trunc_ln172_11' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_13 : Operation 315 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_11, i8 %inElem_addr_12" [stream_convolution_slideWindow.cpp:172]   --->   Operation 315 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_13 : Operation 316 [1/2] (2.32ns)   --->   "%inElem_load_9 = load i8 %inElem_addr_10" [stream_convolution_slideWindow.cpp:178]   --->   Operation 316 'load' 'inElem_load_9' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_13 : Operation 317 [1/1] (0.00ns)   --->   "%or_ln178_8 = or i14 %trunc_ln1, i14 9" [stream_convolution_slideWindow.cpp:178]   --->   Operation 317 'or' 'or_ln178_8' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_13 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln178_9 = zext i14 %or_ln178_8" [stream_convolution_slideWindow.cpp:178]   --->   Operation 318 'zext' 'zext_ln178_9' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_13 : Operation 319 [1/1] (0.00ns)   --->   "%inputBuf_addr_9 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_9" [stream_convolution_slideWindow.cpp:178]   --->   Operation 319 'getelementptr' 'inputBuf_addr_9' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_13 : Operation 320 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_9, i14 %inputBuf_addr_9" [stream_convolution_slideWindow.cpp:178]   --->   Operation 320 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_13 : Operation 321 [2/2] (2.32ns)   --->   "%inElem_load_10 = load i8 %inElem_addr_11" [stream_convolution_slideWindow.cpp:178]   --->   Operation 321 'load' 'inElem_load_10' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_13 : Operation 322 [1/2] (3.25ns)   --->   "%inElem_data_7 = load i14 %inputBuf_addr_39" [stream_convolution_slideWindow.cpp:199]   --->   Operation 322 'load' 'inElem_data_7' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_13 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln200_7 = sext i16 %inElem_data_7" [stream_convolution_slideWindow.cpp:200]   --->   Operation 323 'sext' 'sext_ln200_7' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_13 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln200_7 = zext i32 %sext_ln200_7" [stream_convolution_slideWindow.cpp:200]   --->   Operation 324 'zext' 'zext_ln200_7' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_13 : Operation 325 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_7" [stream_convolution_slideWindow.cpp:200]   --->   Operation 325 'write' 'write_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 326 [1/1] (0.00ns)   --->   "%or_ln199_7 = or i14 %mul1, i14 8" [stream_convolution_slideWindow.cpp:199]   --->   Operation 326 'or' 'or_ln199_7' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_13 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln199_8 = zext i14 %or_ln199_7" [stream_convolution_slideWindow.cpp:199]   --->   Operation 327 'zext' 'zext_ln199_8' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_13 : Operation 328 [1/1] (0.00ns)   --->   "%inputBuf_addr_40 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_8" [stream_convolution_slideWindow.cpp:199]   --->   Operation 328 'getelementptr' 'inputBuf_addr_40' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_13 : Operation 329 [2/2] (3.25ns)   --->   "%inElem_data_8 = load i14 %inputBuf_addr_40" [stream_convolution_slideWindow.cpp:199]   --->   Operation 329 'load' 'inElem_data_8' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 14 <SV = 13> <Delay = 5.57>
ST_14 : Operation 330 [1/1] (0.00ns)   --->   "%inElem_addr_13 = getelementptr i16 %inElem, i64 0, i64 12"   --->   Operation 330 'getelementptr' 'inElem_addr_13' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_14 : Operation 331 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_13" [stream_convolution_slideWindow.cpp:164]   --->   Operation 331 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_14 : Operation 332 [1/1] (1.00ns)   --->   "%in_r_read_12 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 332 'read' 'in_r_read_12' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln172_12 = trunc i64 %in_r_read_12" [stream_convolution_slideWindow.cpp:172]   --->   Operation 333 'trunc' 'trunc_ln172_12' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_14 : Operation 334 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_12, i8 %inElem_addr_13" [stream_convolution_slideWindow.cpp:172]   --->   Operation 334 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_14 : Operation 335 [1/2] (2.32ns)   --->   "%inElem_load_10 = load i8 %inElem_addr_11" [stream_convolution_slideWindow.cpp:178]   --->   Operation 335 'load' 'inElem_load_10' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_14 : Operation 336 [1/1] (0.00ns)   --->   "%or_ln178_9 = or i14 %trunc_ln1, i14 10" [stream_convolution_slideWindow.cpp:178]   --->   Operation 336 'or' 'or_ln178_9' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_14 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln178_10 = zext i14 %or_ln178_9" [stream_convolution_slideWindow.cpp:178]   --->   Operation 337 'zext' 'zext_ln178_10' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_14 : Operation 338 [1/1] (0.00ns)   --->   "%inputBuf_addr_10 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_10" [stream_convolution_slideWindow.cpp:178]   --->   Operation 338 'getelementptr' 'inputBuf_addr_10' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_14 : Operation 339 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_10, i14 %inputBuf_addr_10" [stream_convolution_slideWindow.cpp:178]   --->   Operation 339 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_14 : Operation 340 [2/2] (2.32ns)   --->   "%inElem_load_11 = load i8 %inElem_addr_12" [stream_convolution_slideWindow.cpp:178]   --->   Operation 340 'load' 'inElem_load_11' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_14 : Operation 341 [1/2] (3.25ns)   --->   "%inElem_data_8 = load i14 %inputBuf_addr_40" [stream_convolution_slideWindow.cpp:199]   --->   Operation 341 'load' 'inElem_data_8' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_14 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln200_8 = sext i16 %inElem_data_8" [stream_convolution_slideWindow.cpp:200]   --->   Operation 342 'sext' 'sext_ln200_8' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_14 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln200_8 = zext i32 %sext_ln200_8" [stream_convolution_slideWindow.cpp:200]   --->   Operation 343 'zext' 'zext_ln200_8' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_14 : Operation 344 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_8" [stream_convolution_slideWindow.cpp:200]   --->   Operation 344 'write' 'write_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 345 [1/1] (0.00ns)   --->   "%or_ln199_8 = or i14 %mul1, i14 9" [stream_convolution_slideWindow.cpp:199]   --->   Operation 345 'or' 'or_ln199_8' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_14 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln199_9 = zext i14 %or_ln199_8" [stream_convolution_slideWindow.cpp:199]   --->   Operation 346 'zext' 'zext_ln199_9' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_14 : Operation 347 [1/1] (0.00ns)   --->   "%inputBuf_addr_41 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_9" [stream_convolution_slideWindow.cpp:199]   --->   Operation 347 'getelementptr' 'inputBuf_addr_41' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_14 : Operation 348 [2/2] (3.25ns)   --->   "%inElem_data_9 = load i14 %inputBuf_addr_41" [stream_convolution_slideWindow.cpp:199]   --->   Operation 348 'load' 'inElem_data_9' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 15 <SV = 14> <Delay = 5.57>
ST_15 : Operation 349 [1/1] (0.00ns)   --->   "%inElem_addr_14 = getelementptr i16 %inElem, i64 0, i64 13"   --->   Operation 349 'getelementptr' 'inElem_addr_14' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 350 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_14" [stream_convolution_slideWindow.cpp:164]   --->   Operation 350 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_15 : Operation 351 [1/1] (1.00ns)   --->   "%in_r_read_13 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 351 'read' 'in_r_read_13' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln172_13 = trunc i64 %in_r_read_13" [stream_convolution_slideWindow.cpp:172]   --->   Operation 352 'trunc' 'trunc_ln172_13' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_15 : Operation 353 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_13, i8 %inElem_addr_14" [stream_convolution_slideWindow.cpp:172]   --->   Operation 353 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_15 : Operation 354 [1/2] (2.32ns)   --->   "%inElem_load_11 = load i8 %inElem_addr_12" [stream_convolution_slideWindow.cpp:178]   --->   Operation 354 'load' 'inElem_load_11' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_15 : Operation 355 [1/1] (0.00ns)   --->   "%or_ln178_10 = or i14 %trunc_ln1, i14 11" [stream_convolution_slideWindow.cpp:178]   --->   Operation 355 'or' 'or_ln178_10' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_15 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln178_11 = zext i14 %or_ln178_10" [stream_convolution_slideWindow.cpp:178]   --->   Operation 356 'zext' 'zext_ln178_11' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_15 : Operation 357 [1/1] (0.00ns)   --->   "%inputBuf_addr_11 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_11" [stream_convolution_slideWindow.cpp:178]   --->   Operation 357 'getelementptr' 'inputBuf_addr_11' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_15 : Operation 358 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_11, i14 %inputBuf_addr_11" [stream_convolution_slideWindow.cpp:178]   --->   Operation 358 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_15 : Operation 359 [2/2] (2.32ns)   --->   "%inElem_load_12 = load i8 %inElem_addr_13" [stream_convolution_slideWindow.cpp:178]   --->   Operation 359 'load' 'inElem_load_12' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_15 : Operation 360 [1/2] (3.25ns)   --->   "%inElem_data_9 = load i14 %inputBuf_addr_41" [stream_convolution_slideWindow.cpp:199]   --->   Operation 360 'load' 'inElem_data_9' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_15 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln200_9 = sext i16 %inElem_data_9" [stream_convolution_slideWindow.cpp:200]   --->   Operation 361 'sext' 'sext_ln200_9' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_15 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln200_9 = zext i32 %sext_ln200_9" [stream_convolution_slideWindow.cpp:200]   --->   Operation 362 'zext' 'zext_ln200_9' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_15 : Operation 363 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_9" [stream_convolution_slideWindow.cpp:200]   --->   Operation 363 'write' 'write_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 364 [1/1] (0.00ns)   --->   "%or_ln199_9 = or i14 %mul1, i14 10" [stream_convolution_slideWindow.cpp:199]   --->   Operation 364 'or' 'or_ln199_9' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_15 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln199_10 = zext i14 %or_ln199_9" [stream_convolution_slideWindow.cpp:199]   --->   Operation 365 'zext' 'zext_ln199_10' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_15 : Operation 366 [1/1] (0.00ns)   --->   "%inputBuf_addr_42 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_10" [stream_convolution_slideWindow.cpp:199]   --->   Operation 366 'getelementptr' 'inputBuf_addr_42' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_15 : Operation 367 [2/2] (3.25ns)   --->   "%inElem_data_10 = load i14 %inputBuf_addr_42" [stream_convolution_slideWindow.cpp:199]   --->   Operation 367 'load' 'inElem_data_10' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 16 <SV = 15> <Delay = 5.57>
ST_16 : Operation 368 [1/1] (0.00ns)   --->   "%inElem_addr_15 = getelementptr i16 %inElem, i64 0, i64 14"   --->   Operation 368 'getelementptr' 'inElem_addr_15' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_16 : Operation 369 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_15" [stream_convolution_slideWindow.cpp:164]   --->   Operation 369 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_16 : Operation 370 [1/1] (1.00ns)   --->   "%in_r_read_14 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 370 'read' 'in_r_read_14' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_16 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln172_14 = trunc i64 %in_r_read_14" [stream_convolution_slideWindow.cpp:172]   --->   Operation 371 'trunc' 'trunc_ln172_14' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_16 : Operation 372 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_14, i8 %inElem_addr_15" [stream_convolution_slideWindow.cpp:172]   --->   Operation 372 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_16 : Operation 373 [1/2] (2.32ns)   --->   "%inElem_load_12 = load i8 %inElem_addr_13" [stream_convolution_slideWindow.cpp:178]   --->   Operation 373 'load' 'inElem_load_12' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_16 : Operation 374 [1/1] (0.00ns)   --->   "%or_ln178_11 = or i14 %trunc_ln1, i14 12" [stream_convolution_slideWindow.cpp:178]   --->   Operation 374 'or' 'or_ln178_11' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_16 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln178_12 = zext i14 %or_ln178_11" [stream_convolution_slideWindow.cpp:178]   --->   Operation 375 'zext' 'zext_ln178_12' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_16 : Operation 376 [1/1] (0.00ns)   --->   "%inputBuf_addr_12 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_12" [stream_convolution_slideWindow.cpp:178]   --->   Operation 376 'getelementptr' 'inputBuf_addr_12' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_16 : Operation 377 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_12, i14 %inputBuf_addr_12" [stream_convolution_slideWindow.cpp:178]   --->   Operation 377 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_16 : Operation 378 [2/2] (2.32ns)   --->   "%inElem_load_13 = load i8 %inElem_addr_14" [stream_convolution_slideWindow.cpp:178]   --->   Operation 378 'load' 'inElem_load_13' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_16 : Operation 379 [1/2] (3.25ns)   --->   "%inElem_data_10 = load i14 %inputBuf_addr_42" [stream_convolution_slideWindow.cpp:199]   --->   Operation 379 'load' 'inElem_data_10' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_16 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln200_10 = sext i16 %inElem_data_10" [stream_convolution_slideWindow.cpp:200]   --->   Operation 380 'sext' 'sext_ln200_10' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_16 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln200_10 = zext i32 %sext_ln200_10" [stream_convolution_slideWindow.cpp:200]   --->   Operation 381 'zext' 'zext_ln200_10' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_16 : Operation 382 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_10" [stream_convolution_slideWindow.cpp:200]   --->   Operation 382 'write' 'write_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_16 : Operation 383 [1/1] (0.00ns)   --->   "%or_ln199_10 = or i14 %mul1, i14 11" [stream_convolution_slideWindow.cpp:199]   --->   Operation 383 'or' 'or_ln199_10' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_16 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln199_11 = zext i14 %or_ln199_10" [stream_convolution_slideWindow.cpp:199]   --->   Operation 384 'zext' 'zext_ln199_11' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_16 : Operation 385 [1/1] (0.00ns)   --->   "%inputBuf_addr_43 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_11" [stream_convolution_slideWindow.cpp:199]   --->   Operation 385 'getelementptr' 'inputBuf_addr_43' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_16 : Operation 386 [2/2] (3.25ns)   --->   "%inElem_data_11 = load i14 %inputBuf_addr_43" [stream_convolution_slideWindow.cpp:199]   --->   Operation 386 'load' 'inElem_data_11' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 17 <SV = 16> <Delay = 5.57>
ST_17 : Operation 387 [1/1] (0.00ns)   --->   "%inElem_addr_16 = getelementptr i16 %inElem, i64 0, i64 15"   --->   Operation 387 'getelementptr' 'inElem_addr_16' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_17 : Operation 388 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_16" [stream_convolution_slideWindow.cpp:164]   --->   Operation 388 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_17 : Operation 389 [1/1] (1.00ns)   --->   "%in_r_read_15 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 389 'read' 'in_r_read_15' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln172_15 = trunc i64 %in_r_read_15" [stream_convolution_slideWindow.cpp:172]   --->   Operation 390 'trunc' 'trunc_ln172_15' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_17 : Operation 391 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_15, i8 %inElem_addr_16" [stream_convolution_slideWindow.cpp:172]   --->   Operation 391 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_17 : Operation 392 [1/2] (2.32ns)   --->   "%inElem_load_13 = load i8 %inElem_addr_14" [stream_convolution_slideWindow.cpp:178]   --->   Operation 392 'load' 'inElem_load_13' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_17 : Operation 393 [1/1] (0.00ns)   --->   "%or_ln178_12 = or i14 %trunc_ln1, i14 13" [stream_convolution_slideWindow.cpp:178]   --->   Operation 393 'or' 'or_ln178_12' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_17 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln178_13 = zext i14 %or_ln178_12" [stream_convolution_slideWindow.cpp:178]   --->   Operation 394 'zext' 'zext_ln178_13' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_17 : Operation 395 [1/1] (0.00ns)   --->   "%inputBuf_addr_13 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_13" [stream_convolution_slideWindow.cpp:178]   --->   Operation 395 'getelementptr' 'inputBuf_addr_13' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_17 : Operation 396 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_13, i14 %inputBuf_addr_13" [stream_convolution_slideWindow.cpp:178]   --->   Operation 396 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_17 : Operation 397 [2/2] (2.32ns)   --->   "%inElem_load_14 = load i8 %inElem_addr_15" [stream_convolution_slideWindow.cpp:178]   --->   Operation 397 'load' 'inElem_load_14' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_17 : Operation 398 [1/2] (3.25ns)   --->   "%inElem_data_11 = load i14 %inputBuf_addr_43" [stream_convolution_slideWindow.cpp:199]   --->   Operation 398 'load' 'inElem_data_11' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_17 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln200_11 = sext i16 %inElem_data_11" [stream_convolution_slideWindow.cpp:200]   --->   Operation 399 'sext' 'sext_ln200_11' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_17 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln200_11 = zext i32 %sext_ln200_11" [stream_convolution_slideWindow.cpp:200]   --->   Operation 400 'zext' 'zext_ln200_11' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_17 : Operation 401 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_11" [stream_convolution_slideWindow.cpp:200]   --->   Operation 401 'write' 'write_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 402 [1/1] (0.00ns)   --->   "%or_ln199_11 = or i14 %mul1, i14 12" [stream_convolution_slideWindow.cpp:199]   --->   Operation 402 'or' 'or_ln199_11' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_17 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln199_12 = zext i14 %or_ln199_11" [stream_convolution_slideWindow.cpp:199]   --->   Operation 403 'zext' 'zext_ln199_12' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_17 : Operation 404 [1/1] (0.00ns)   --->   "%inputBuf_addr_44 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_12" [stream_convolution_slideWindow.cpp:199]   --->   Operation 404 'getelementptr' 'inputBuf_addr_44' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_17 : Operation 405 [2/2] (3.25ns)   --->   "%inElem_data_12 = load i14 %inputBuf_addr_44" [stream_convolution_slideWindow.cpp:199]   --->   Operation 405 'load' 'inElem_data_12' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 18 <SV = 17> <Delay = 5.57>
ST_18 : Operation 406 [1/1] (0.00ns)   --->   "%inElem_addr_17 = getelementptr i16 %inElem, i64 0, i64 16"   --->   Operation 406 'getelementptr' 'inElem_addr_17' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_18 : Operation 407 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_17" [stream_convolution_slideWindow.cpp:164]   --->   Operation 407 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_18 : Operation 408 [1/1] (1.00ns)   --->   "%in_r_read_16 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 408 'read' 'in_r_read_16' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_18 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln172_16 = trunc i64 %in_r_read_16" [stream_convolution_slideWindow.cpp:172]   --->   Operation 409 'trunc' 'trunc_ln172_16' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_18 : Operation 410 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_16, i8 %inElem_addr_17" [stream_convolution_slideWindow.cpp:172]   --->   Operation 410 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_18 : Operation 411 [1/2] (2.32ns)   --->   "%inElem_load_14 = load i8 %inElem_addr_15" [stream_convolution_slideWindow.cpp:178]   --->   Operation 411 'load' 'inElem_load_14' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_18 : Operation 412 [1/1] (0.00ns)   --->   "%or_ln178_13 = or i14 %trunc_ln1, i14 14" [stream_convolution_slideWindow.cpp:178]   --->   Operation 412 'or' 'or_ln178_13' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_18 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln178_14 = zext i14 %or_ln178_13" [stream_convolution_slideWindow.cpp:178]   --->   Operation 413 'zext' 'zext_ln178_14' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_18 : Operation 414 [1/1] (0.00ns)   --->   "%inputBuf_addr_14 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_14" [stream_convolution_slideWindow.cpp:178]   --->   Operation 414 'getelementptr' 'inputBuf_addr_14' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_18 : Operation 415 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_14, i14 %inputBuf_addr_14" [stream_convolution_slideWindow.cpp:178]   --->   Operation 415 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_18 : Operation 416 [2/2] (2.32ns)   --->   "%inElem_load_15 = load i8 %inElem_addr_16" [stream_convolution_slideWindow.cpp:178]   --->   Operation 416 'load' 'inElem_load_15' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_18 : Operation 417 [1/2] (3.25ns)   --->   "%inElem_data_12 = load i14 %inputBuf_addr_44" [stream_convolution_slideWindow.cpp:199]   --->   Operation 417 'load' 'inElem_data_12' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_18 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln200_12 = sext i16 %inElem_data_12" [stream_convolution_slideWindow.cpp:200]   --->   Operation 418 'sext' 'sext_ln200_12' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_18 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln200_12 = zext i32 %sext_ln200_12" [stream_convolution_slideWindow.cpp:200]   --->   Operation 419 'zext' 'zext_ln200_12' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_18 : Operation 420 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_12" [stream_convolution_slideWindow.cpp:200]   --->   Operation 420 'write' 'write_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_18 : Operation 421 [1/1] (0.00ns)   --->   "%or_ln199_12 = or i14 %mul1, i14 13" [stream_convolution_slideWindow.cpp:199]   --->   Operation 421 'or' 'or_ln199_12' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_18 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln199_13 = zext i14 %or_ln199_12" [stream_convolution_slideWindow.cpp:199]   --->   Operation 422 'zext' 'zext_ln199_13' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_18 : Operation 423 [1/1] (0.00ns)   --->   "%inputBuf_addr_45 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_13" [stream_convolution_slideWindow.cpp:199]   --->   Operation 423 'getelementptr' 'inputBuf_addr_45' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_18 : Operation 424 [2/2] (3.25ns)   --->   "%inElem_data_13 = load i14 %inputBuf_addr_45" [stream_convolution_slideWindow.cpp:199]   --->   Operation 424 'load' 'inElem_data_13' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 19 <SV = 18> <Delay = 5.57>
ST_19 : Operation 425 [1/1] (0.00ns)   --->   "%inElem_addr_18 = getelementptr i16 %inElem, i64 0, i64 17"   --->   Operation 425 'getelementptr' 'inElem_addr_18' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_19 : Operation 426 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_18" [stream_convolution_slideWindow.cpp:164]   --->   Operation 426 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_19 : Operation 427 [1/1] (1.00ns)   --->   "%in_r_read_17 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 427 'read' 'in_r_read_17' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_19 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln172_17 = trunc i64 %in_r_read_17" [stream_convolution_slideWindow.cpp:172]   --->   Operation 428 'trunc' 'trunc_ln172_17' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_19 : Operation 429 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_17, i8 %inElem_addr_18" [stream_convolution_slideWindow.cpp:172]   --->   Operation 429 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_19 : Operation 430 [1/2] (2.32ns)   --->   "%inElem_load_15 = load i8 %inElem_addr_16" [stream_convolution_slideWindow.cpp:178]   --->   Operation 430 'load' 'inElem_load_15' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_19 : Operation 431 [1/1] (0.00ns)   --->   "%or_ln178_14 = or i14 %trunc_ln1, i14 15" [stream_convolution_slideWindow.cpp:178]   --->   Operation 431 'or' 'or_ln178_14' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_19 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln178_15 = zext i14 %or_ln178_14" [stream_convolution_slideWindow.cpp:178]   --->   Operation 432 'zext' 'zext_ln178_15' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_19 : Operation 433 [1/1] (0.00ns)   --->   "%inputBuf_addr_15 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_15" [stream_convolution_slideWindow.cpp:178]   --->   Operation 433 'getelementptr' 'inputBuf_addr_15' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_19 : Operation 434 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_15, i14 %inputBuf_addr_15" [stream_convolution_slideWindow.cpp:178]   --->   Operation 434 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_19 : Operation 435 [2/2] (2.32ns)   --->   "%inElem_load_16 = load i8 %inElem_addr_17" [stream_convolution_slideWindow.cpp:178]   --->   Operation 435 'load' 'inElem_load_16' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_19 : Operation 436 [1/2] (3.25ns)   --->   "%inElem_data_13 = load i14 %inputBuf_addr_45" [stream_convolution_slideWindow.cpp:199]   --->   Operation 436 'load' 'inElem_data_13' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_19 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln200_13 = sext i16 %inElem_data_13" [stream_convolution_slideWindow.cpp:200]   --->   Operation 437 'sext' 'sext_ln200_13' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_19 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln200_13 = zext i32 %sext_ln200_13" [stream_convolution_slideWindow.cpp:200]   --->   Operation 438 'zext' 'zext_ln200_13' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_19 : Operation 439 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_13" [stream_convolution_slideWindow.cpp:200]   --->   Operation 439 'write' 'write_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_19 : Operation 440 [1/1] (0.00ns)   --->   "%or_ln199_13 = or i14 %mul1, i14 14" [stream_convolution_slideWindow.cpp:199]   --->   Operation 440 'or' 'or_ln199_13' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_19 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln199_14 = zext i14 %or_ln199_13" [stream_convolution_slideWindow.cpp:199]   --->   Operation 441 'zext' 'zext_ln199_14' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_19 : Operation 442 [1/1] (0.00ns)   --->   "%inputBuf_addr_46 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_14" [stream_convolution_slideWindow.cpp:199]   --->   Operation 442 'getelementptr' 'inputBuf_addr_46' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_19 : Operation 443 [2/2] (3.25ns)   --->   "%inElem_data_14 = load i14 %inputBuf_addr_46" [stream_convolution_slideWindow.cpp:199]   --->   Operation 443 'load' 'inElem_data_14' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 20 <SV = 19> <Delay = 5.57>
ST_20 : Operation 444 [1/1] (0.00ns)   --->   "%inElem_addr_19 = getelementptr i16 %inElem, i64 0, i64 18"   --->   Operation 444 'getelementptr' 'inElem_addr_19' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_20 : Operation 445 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_19" [stream_convolution_slideWindow.cpp:164]   --->   Operation 445 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_20 : Operation 446 [1/1] (1.00ns)   --->   "%in_r_read_18 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 446 'read' 'in_r_read_18' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_20 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln172_18 = trunc i64 %in_r_read_18" [stream_convolution_slideWindow.cpp:172]   --->   Operation 447 'trunc' 'trunc_ln172_18' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_20 : Operation 448 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_18, i8 %inElem_addr_19" [stream_convolution_slideWindow.cpp:172]   --->   Operation 448 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_20 : Operation 449 [1/2] (2.32ns)   --->   "%inElem_load_16 = load i8 %inElem_addr_17" [stream_convolution_slideWindow.cpp:178]   --->   Operation 449 'load' 'inElem_load_16' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_20 : Operation 450 [1/1] (0.00ns)   --->   "%or_ln178_15 = or i14 %trunc_ln1, i14 16" [stream_convolution_slideWindow.cpp:178]   --->   Operation 450 'or' 'or_ln178_15' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_20 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln178_16 = zext i14 %or_ln178_15" [stream_convolution_slideWindow.cpp:178]   --->   Operation 451 'zext' 'zext_ln178_16' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_20 : Operation 452 [1/1] (0.00ns)   --->   "%inputBuf_addr_16 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_16" [stream_convolution_slideWindow.cpp:178]   --->   Operation 452 'getelementptr' 'inputBuf_addr_16' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_20 : Operation 453 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_16, i14 %inputBuf_addr_16" [stream_convolution_slideWindow.cpp:178]   --->   Operation 453 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_20 : Operation 454 [2/2] (2.32ns)   --->   "%inElem_load_17 = load i8 %inElem_addr_18" [stream_convolution_slideWindow.cpp:178]   --->   Operation 454 'load' 'inElem_load_17' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_20 : Operation 455 [1/2] (3.25ns)   --->   "%inElem_data_14 = load i14 %inputBuf_addr_46" [stream_convolution_slideWindow.cpp:199]   --->   Operation 455 'load' 'inElem_data_14' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_20 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln200_14 = sext i16 %inElem_data_14" [stream_convolution_slideWindow.cpp:200]   --->   Operation 456 'sext' 'sext_ln200_14' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_20 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln200_14 = zext i32 %sext_ln200_14" [stream_convolution_slideWindow.cpp:200]   --->   Operation 457 'zext' 'zext_ln200_14' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_20 : Operation 458 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_14" [stream_convolution_slideWindow.cpp:200]   --->   Operation 458 'write' 'write_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_20 : Operation 459 [1/1] (0.00ns)   --->   "%or_ln199_14 = or i14 %mul1, i14 15" [stream_convolution_slideWindow.cpp:199]   --->   Operation 459 'or' 'or_ln199_14' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_20 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln199_15 = zext i14 %or_ln199_14" [stream_convolution_slideWindow.cpp:199]   --->   Operation 460 'zext' 'zext_ln199_15' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_20 : Operation 461 [1/1] (0.00ns)   --->   "%inputBuf_addr_47 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_15" [stream_convolution_slideWindow.cpp:199]   --->   Operation 461 'getelementptr' 'inputBuf_addr_47' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_20 : Operation 462 [2/2] (3.25ns)   --->   "%inElem_data_15 = load i14 %inputBuf_addr_47" [stream_convolution_slideWindow.cpp:199]   --->   Operation 462 'load' 'inElem_data_15' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 21 <SV = 20> <Delay = 5.57>
ST_21 : Operation 463 [1/1] (0.00ns)   --->   "%inElem_addr_20 = getelementptr i16 %inElem, i64 0, i64 19"   --->   Operation 463 'getelementptr' 'inElem_addr_20' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_21 : Operation 464 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_20" [stream_convolution_slideWindow.cpp:164]   --->   Operation 464 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_21 : Operation 465 [1/1] (1.00ns)   --->   "%in_r_read_19 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 465 'read' 'in_r_read_19' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_21 : Operation 466 [1/1] (0.00ns)   --->   "%trunc_ln172_19 = trunc i64 %in_r_read_19" [stream_convolution_slideWindow.cpp:172]   --->   Operation 466 'trunc' 'trunc_ln172_19' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_21 : Operation 467 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_19, i8 %inElem_addr_20" [stream_convolution_slideWindow.cpp:172]   --->   Operation 467 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_21 : Operation 468 [1/2] (2.32ns)   --->   "%inElem_load_17 = load i8 %inElem_addr_18" [stream_convolution_slideWindow.cpp:178]   --->   Operation 468 'load' 'inElem_load_17' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_21 : Operation 469 [1/1] (0.00ns)   --->   "%or_ln178_16 = or i14 %trunc_ln1, i14 17" [stream_convolution_slideWindow.cpp:178]   --->   Operation 469 'or' 'or_ln178_16' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_21 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln178_17 = zext i14 %or_ln178_16" [stream_convolution_slideWindow.cpp:178]   --->   Operation 470 'zext' 'zext_ln178_17' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_21 : Operation 471 [1/1] (0.00ns)   --->   "%inputBuf_addr_17 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_17" [stream_convolution_slideWindow.cpp:178]   --->   Operation 471 'getelementptr' 'inputBuf_addr_17' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_21 : Operation 472 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_17, i14 %inputBuf_addr_17" [stream_convolution_slideWindow.cpp:178]   --->   Operation 472 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_21 : Operation 473 [2/2] (2.32ns)   --->   "%inElem_load_18 = load i8 %inElem_addr_19" [stream_convolution_slideWindow.cpp:178]   --->   Operation 473 'load' 'inElem_load_18' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_21 : Operation 474 [1/2] (3.25ns)   --->   "%inElem_data_15 = load i14 %inputBuf_addr_47" [stream_convolution_slideWindow.cpp:199]   --->   Operation 474 'load' 'inElem_data_15' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_21 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln200_15 = sext i16 %inElem_data_15" [stream_convolution_slideWindow.cpp:200]   --->   Operation 475 'sext' 'sext_ln200_15' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_21 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln200_15 = zext i32 %sext_ln200_15" [stream_convolution_slideWindow.cpp:200]   --->   Operation 476 'zext' 'zext_ln200_15' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_21 : Operation 477 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_15" [stream_convolution_slideWindow.cpp:200]   --->   Operation 477 'write' 'write_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_21 : Operation 478 [1/1] (0.00ns)   --->   "%or_ln199_15 = or i14 %mul1, i14 16" [stream_convolution_slideWindow.cpp:199]   --->   Operation 478 'or' 'or_ln199_15' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_21 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln199_16 = zext i14 %or_ln199_15" [stream_convolution_slideWindow.cpp:199]   --->   Operation 479 'zext' 'zext_ln199_16' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_21 : Operation 480 [1/1] (0.00ns)   --->   "%inputBuf_addr_48 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_16" [stream_convolution_slideWindow.cpp:199]   --->   Operation 480 'getelementptr' 'inputBuf_addr_48' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_21 : Operation 481 [2/2] (3.25ns)   --->   "%inElem_data_16 = load i14 %inputBuf_addr_48" [stream_convolution_slideWindow.cpp:199]   --->   Operation 481 'load' 'inElem_data_16' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 22 <SV = 21> <Delay = 5.57>
ST_22 : Operation 482 [1/1] (0.00ns)   --->   "%inElem_addr_21 = getelementptr i16 %inElem, i64 0, i64 20"   --->   Operation 482 'getelementptr' 'inElem_addr_21' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_22 : Operation 483 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_21" [stream_convolution_slideWindow.cpp:164]   --->   Operation 483 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_22 : Operation 484 [1/1] (1.00ns)   --->   "%in_r_read_20 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 484 'read' 'in_r_read_20' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln172_20 = trunc i64 %in_r_read_20" [stream_convolution_slideWindow.cpp:172]   --->   Operation 485 'trunc' 'trunc_ln172_20' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_22 : Operation 486 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_20, i8 %inElem_addr_21" [stream_convolution_slideWindow.cpp:172]   --->   Operation 486 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_22 : Operation 487 [1/2] (2.32ns)   --->   "%inElem_load_18 = load i8 %inElem_addr_19" [stream_convolution_slideWindow.cpp:178]   --->   Operation 487 'load' 'inElem_load_18' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_22 : Operation 488 [1/1] (0.00ns)   --->   "%or_ln178_17 = or i14 %trunc_ln1, i14 18" [stream_convolution_slideWindow.cpp:178]   --->   Operation 488 'or' 'or_ln178_17' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_22 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln178_18 = zext i14 %or_ln178_17" [stream_convolution_slideWindow.cpp:178]   --->   Operation 489 'zext' 'zext_ln178_18' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_22 : Operation 490 [1/1] (0.00ns)   --->   "%inputBuf_addr_18 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_18" [stream_convolution_slideWindow.cpp:178]   --->   Operation 490 'getelementptr' 'inputBuf_addr_18' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_22 : Operation 491 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_18, i14 %inputBuf_addr_18" [stream_convolution_slideWindow.cpp:178]   --->   Operation 491 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_22 : Operation 492 [2/2] (2.32ns)   --->   "%inElem_load_19 = load i8 %inElem_addr_20" [stream_convolution_slideWindow.cpp:178]   --->   Operation 492 'load' 'inElem_load_19' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_22 : Operation 493 [1/2] (3.25ns)   --->   "%inElem_data_16 = load i14 %inputBuf_addr_48" [stream_convolution_slideWindow.cpp:199]   --->   Operation 493 'load' 'inElem_data_16' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_22 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln200_16 = sext i16 %inElem_data_16" [stream_convolution_slideWindow.cpp:200]   --->   Operation 494 'sext' 'sext_ln200_16' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_22 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln200_16 = zext i32 %sext_ln200_16" [stream_convolution_slideWindow.cpp:200]   --->   Operation 495 'zext' 'zext_ln200_16' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_22 : Operation 496 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_16" [stream_convolution_slideWindow.cpp:200]   --->   Operation 496 'write' 'write_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 497 [1/1] (0.00ns)   --->   "%or_ln199_16 = or i14 %mul1, i14 17" [stream_convolution_slideWindow.cpp:199]   --->   Operation 497 'or' 'or_ln199_16' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_22 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln199_17 = zext i14 %or_ln199_16" [stream_convolution_slideWindow.cpp:199]   --->   Operation 498 'zext' 'zext_ln199_17' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_22 : Operation 499 [1/1] (0.00ns)   --->   "%inputBuf_addr_49 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_17" [stream_convolution_slideWindow.cpp:199]   --->   Operation 499 'getelementptr' 'inputBuf_addr_49' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_22 : Operation 500 [2/2] (3.25ns)   --->   "%inElem_data_17 = load i14 %inputBuf_addr_49" [stream_convolution_slideWindow.cpp:199]   --->   Operation 500 'load' 'inElem_data_17' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 23 <SV = 22> <Delay = 5.57>
ST_23 : Operation 501 [1/1] (0.00ns)   --->   "%inElem_addr_22 = getelementptr i16 %inElem, i64 0, i64 21"   --->   Operation 501 'getelementptr' 'inElem_addr_22' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_23 : Operation 502 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_22" [stream_convolution_slideWindow.cpp:164]   --->   Operation 502 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_23 : Operation 503 [1/1] (1.00ns)   --->   "%in_r_read_21 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 503 'read' 'in_r_read_21' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_23 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln172_21 = trunc i64 %in_r_read_21" [stream_convolution_slideWindow.cpp:172]   --->   Operation 504 'trunc' 'trunc_ln172_21' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_23 : Operation 505 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_21, i8 %inElem_addr_22" [stream_convolution_slideWindow.cpp:172]   --->   Operation 505 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_23 : Operation 506 [1/2] (2.32ns)   --->   "%inElem_load_19 = load i8 %inElem_addr_20" [stream_convolution_slideWindow.cpp:178]   --->   Operation 506 'load' 'inElem_load_19' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_23 : Operation 507 [1/1] (0.00ns)   --->   "%or_ln178_18 = or i14 %trunc_ln1, i14 19" [stream_convolution_slideWindow.cpp:178]   --->   Operation 507 'or' 'or_ln178_18' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_23 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln178_19 = zext i14 %or_ln178_18" [stream_convolution_slideWindow.cpp:178]   --->   Operation 508 'zext' 'zext_ln178_19' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_23 : Operation 509 [1/1] (0.00ns)   --->   "%inputBuf_addr_19 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_19" [stream_convolution_slideWindow.cpp:178]   --->   Operation 509 'getelementptr' 'inputBuf_addr_19' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_23 : Operation 510 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_19, i14 %inputBuf_addr_19" [stream_convolution_slideWindow.cpp:178]   --->   Operation 510 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_23 : Operation 511 [2/2] (2.32ns)   --->   "%inElem_load_20 = load i8 %inElem_addr_21" [stream_convolution_slideWindow.cpp:178]   --->   Operation 511 'load' 'inElem_load_20' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_23 : Operation 512 [1/2] (3.25ns)   --->   "%inElem_data_17 = load i14 %inputBuf_addr_49" [stream_convolution_slideWindow.cpp:199]   --->   Operation 512 'load' 'inElem_data_17' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_23 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln200_17 = sext i16 %inElem_data_17" [stream_convolution_slideWindow.cpp:200]   --->   Operation 513 'sext' 'sext_ln200_17' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_23 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln200_17 = zext i32 %sext_ln200_17" [stream_convolution_slideWindow.cpp:200]   --->   Operation 514 'zext' 'zext_ln200_17' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_23 : Operation 515 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_17" [stream_convolution_slideWindow.cpp:200]   --->   Operation 515 'write' 'write_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_23 : Operation 516 [1/1] (0.00ns)   --->   "%or_ln199_17 = or i14 %mul1, i14 18" [stream_convolution_slideWindow.cpp:199]   --->   Operation 516 'or' 'or_ln199_17' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_23 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln199_18 = zext i14 %or_ln199_17" [stream_convolution_slideWindow.cpp:199]   --->   Operation 517 'zext' 'zext_ln199_18' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_23 : Operation 518 [1/1] (0.00ns)   --->   "%inputBuf_addr_50 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_18" [stream_convolution_slideWindow.cpp:199]   --->   Operation 518 'getelementptr' 'inputBuf_addr_50' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_23 : Operation 519 [2/2] (3.25ns)   --->   "%inElem_data_18 = load i14 %inputBuf_addr_50" [stream_convolution_slideWindow.cpp:199]   --->   Operation 519 'load' 'inElem_data_18' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 24 <SV = 23> <Delay = 5.57>
ST_24 : Operation 520 [1/1] (0.00ns)   --->   "%inElem_addr_23 = getelementptr i16 %inElem, i64 0, i64 22"   --->   Operation 520 'getelementptr' 'inElem_addr_23' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_24 : Operation 521 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_23" [stream_convolution_slideWindow.cpp:164]   --->   Operation 521 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_24 : Operation 522 [1/1] (1.00ns)   --->   "%in_r_read_22 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 522 'read' 'in_r_read_22' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 523 [1/1] (0.00ns)   --->   "%trunc_ln172_22 = trunc i64 %in_r_read_22" [stream_convolution_slideWindow.cpp:172]   --->   Operation 523 'trunc' 'trunc_ln172_22' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_24 : Operation 524 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_22, i8 %inElem_addr_23" [stream_convolution_slideWindow.cpp:172]   --->   Operation 524 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_24 : Operation 525 [1/2] (2.32ns)   --->   "%inElem_load_20 = load i8 %inElem_addr_21" [stream_convolution_slideWindow.cpp:178]   --->   Operation 525 'load' 'inElem_load_20' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_24 : Operation 526 [1/1] (0.00ns)   --->   "%or_ln178_19 = or i14 %trunc_ln1, i14 20" [stream_convolution_slideWindow.cpp:178]   --->   Operation 526 'or' 'or_ln178_19' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_24 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln178_20 = zext i14 %or_ln178_19" [stream_convolution_slideWindow.cpp:178]   --->   Operation 527 'zext' 'zext_ln178_20' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_24 : Operation 528 [1/1] (0.00ns)   --->   "%inputBuf_addr_20 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_20" [stream_convolution_slideWindow.cpp:178]   --->   Operation 528 'getelementptr' 'inputBuf_addr_20' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_24 : Operation 529 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_20, i14 %inputBuf_addr_20" [stream_convolution_slideWindow.cpp:178]   --->   Operation 529 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_24 : Operation 530 [2/2] (2.32ns)   --->   "%inElem_load_21 = load i8 %inElem_addr_22" [stream_convolution_slideWindow.cpp:178]   --->   Operation 530 'load' 'inElem_load_21' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_24 : Operation 531 [1/2] (3.25ns)   --->   "%inElem_data_18 = load i14 %inputBuf_addr_50" [stream_convolution_slideWindow.cpp:199]   --->   Operation 531 'load' 'inElem_data_18' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_24 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln200_18 = sext i16 %inElem_data_18" [stream_convolution_slideWindow.cpp:200]   --->   Operation 532 'sext' 'sext_ln200_18' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_24 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln200_18 = zext i32 %sext_ln200_18" [stream_convolution_slideWindow.cpp:200]   --->   Operation 533 'zext' 'zext_ln200_18' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_24 : Operation 534 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_18" [stream_convolution_slideWindow.cpp:200]   --->   Operation 534 'write' 'write_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 535 [1/1] (0.00ns)   --->   "%or_ln199_18 = or i14 %mul1, i14 19" [stream_convolution_slideWindow.cpp:199]   --->   Operation 535 'or' 'or_ln199_18' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_24 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln199_19 = zext i14 %or_ln199_18" [stream_convolution_slideWindow.cpp:199]   --->   Operation 536 'zext' 'zext_ln199_19' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_24 : Operation 537 [1/1] (0.00ns)   --->   "%inputBuf_addr_51 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_19" [stream_convolution_slideWindow.cpp:199]   --->   Operation 537 'getelementptr' 'inputBuf_addr_51' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_24 : Operation 538 [2/2] (3.25ns)   --->   "%inElem_data_19 = load i14 %inputBuf_addr_51" [stream_convolution_slideWindow.cpp:199]   --->   Operation 538 'load' 'inElem_data_19' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 25 <SV = 24> <Delay = 5.57>
ST_25 : Operation 539 [1/1] (0.00ns)   --->   "%inElem_addr_24 = getelementptr i16 %inElem, i64 0, i64 23"   --->   Operation 539 'getelementptr' 'inElem_addr_24' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_25 : Operation 540 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_24" [stream_convolution_slideWindow.cpp:164]   --->   Operation 540 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_25 : Operation 541 [1/1] (1.00ns)   --->   "%in_r_read_23 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 541 'read' 'in_r_read_23' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_25 : Operation 542 [1/1] (0.00ns)   --->   "%trunc_ln172_23 = trunc i64 %in_r_read_23" [stream_convolution_slideWindow.cpp:172]   --->   Operation 542 'trunc' 'trunc_ln172_23' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_25 : Operation 543 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_23, i8 %inElem_addr_24" [stream_convolution_slideWindow.cpp:172]   --->   Operation 543 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_25 : Operation 544 [1/2] (2.32ns)   --->   "%inElem_load_21 = load i8 %inElem_addr_22" [stream_convolution_slideWindow.cpp:178]   --->   Operation 544 'load' 'inElem_load_21' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_25 : Operation 545 [1/1] (0.00ns)   --->   "%or_ln178_20 = or i14 %trunc_ln1, i14 21" [stream_convolution_slideWindow.cpp:178]   --->   Operation 545 'or' 'or_ln178_20' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_25 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln178_21 = zext i14 %or_ln178_20" [stream_convolution_slideWindow.cpp:178]   --->   Operation 546 'zext' 'zext_ln178_21' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_25 : Operation 547 [1/1] (0.00ns)   --->   "%inputBuf_addr_21 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_21" [stream_convolution_slideWindow.cpp:178]   --->   Operation 547 'getelementptr' 'inputBuf_addr_21' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_25 : Operation 548 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_21, i14 %inputBuf_addr_21" [stream_convolution_slideWindow.cpp:178]   --->   Operation 548 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_25 : Operation 549 [2/2] (2.32ns)   --->   "%inElem_load_22 = load i8 %inElem_addr_23" [stream_convolution_slideWindow.cpp:178]   --->   Operation 549 'load' 'inElem_load_22' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_25 : Operation 550 [1/2] (3.25ns)   --->   "%inElem_data_19 = load i14 %inputBuf_addr_51" [stream_convolution_slideWindow.cpp:199]   --->   Operation 550 'load' 'inElem_data_19' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_25 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln200_19 = sext i16 %inElem_data_19" [stream_convolution_slideWindow.cpp:200]   --->   Operation 551 'sext' 'sext_ln200_19' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_25 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln200_19 = zext i32 %sext_ln200_19" [stream_convolution_slideWindow.cpp:200]   --->   Operation 552 'zext' 'zext_ln200_19' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_25 : Operation 553 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_19" [stream_convolution_slideWindow.cpp:200]   --->   Operation 553 'write' 'write_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_25 : Operation 554 [1/1] (0.00ns)   --->   "%or_ln199_19 = or i14 %mul1, i14 20" [stream_convolution_slideWindow.cpp:199]   --->   Operation 554 'or' 'or_ln199_19' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_25 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln199_20 = zext i14 %or_ln199_19" [stream_convolution_slideWindow.cpp:199]   --->   Operation 555 'zext' 'zext_ln199_20' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_25 : Operation 556 [1/1] (0.00ns)   --->   "%inputBuf_addr_52 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_20" [stream_convolution_slideWindow.cpp:199]   --->   Operation 556 'getelementptr' 'inputBuf_addr_52' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_25 : Operation 557 [2/2] (3.25ns)   --->   "%inElem_data_20 = load i14 %inputBuf_addr_52" [stream_convolution_slideWindow.cpp:199]   --->   Operation 557 'load' 'inElem_data_20' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 26 <SV = 25> <Delay = 5.57>
ST_26 : Operation 558 [1/1] (0.00ns)   --->   "%inElem_addr_25 = getelementptr i16 %inElem, i64 0, i64 24"   --->   Operation 558 'getelementptr' 'inElem_addr_25' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_26 : Operation 559 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_25" [stream_convolution_slideWindow.cpp:164]   --->   Operation 559 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_26 : Operation 560 [1/1] (1.00ns)   --->   "%in_r_read_24 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 560 'read' 'in_r_read_24' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln172_24 = trunc i64 %in_r_read_24" [stream_convolution_slideWindow.cpp:172]   --->   Operation 561 'trunc' 'trunc_ln172_24' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_26 : Operation 562 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_24, i8 %inElem_addr_25" [stream_convolution_slideWindow.cpp:172]   --->   Operation 562 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_26 : Operation 563 [1/2] (2.32ns)   --->   "%inElem_load_22 = load i8 %inElem_addr_23" [stream_convolution_slideWindow.cpp:178]   --->   Operation 563 'load' 'inElem_load_22' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_26 : Operation 564 [1/1] (0.00ns)   --->   "%or_ln178_21 = or i14 %trunc_ln1, i14 22" [stream_convolution_slideWindow.cpp:178]   --->   Operation 564 'or' 'or_ln178_21' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_26 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln178_22 = zext i14 %or_ln178_21" [stream_convolution_slideWindow.cpp:178]   --->   Operation 565 'zext' 'zext_ln178_22' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_26 : Operation 566 [1/1] (0.00ns)   --->   "%inputBuf_addr_22 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_22" [stream_convolution_slideWindow.cpp:178]   --->   Operation 566 'getelementptr' 'inputBuf_addr_22' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_26 : Operation 567 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_22, i14 %inputBuf_addr_22" [stream_convolution_slideWindow.cpp:178]   --->   Operation 567 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_26 : Operation 568 [2/2] (2.32ns)   --->   "%inElem_load_23 = load i8 %inElem_addr_24" [stream_convolution_slideWindow.cpp:178]   --->   Operation 568 'load' 'inElem_load_23' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_26 : Operation 569 [1/2] (3.25ns)   --->   "%inElem_data_20 = load i14 %inputBuf_addr_52" [stream_convolution_slideWindow.cpp:199]   --->   Operation 569 'load' 'inElem_data_20' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_26 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln200_20 = sext i16 %inElem_data_20" [stream_convolution_slideWindow.cpp:200]   --->   Operation 570 'sext' 'sext_ln200_20' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_26 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln200_20 = zext i32 %sext_ln200_20" [stream_convolution_slideWindow.cpp:200]   --->   Operation 571 'zext' 'zext_ln200_20' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_26 : Operation 572 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_20" [stream_convolution_slideWindow.cpp:200]   --->   Operation 572 'write' 'write_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 573 [1/1] (0.00ns)   --->   "%or_ln199_20 = or i14 %mul1, i14 21" [stream_convolution_slideWindow.cpp:199]   --->   Operation 573 'or' 'or_ln199_20' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_26 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln199_21 = zext i14 %or_ln199_20" [stream_convolution_slideWindow.cpp:199]   --->   Operation 574 'zext' 'zext_ln199_21' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_26 : Operation 575 [1/1] (0.00ns)   --->   "%inputBuf_addr_53 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_21" [stream_convolution_slideWindow.cpp:199]   --->   Operation 575 'getelementptr' 'inputBuf_addr_53' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_26 : Operation 576 [2/2] (3.25ns)   --->   "%inElem_data_21 = load i14 %inputBuf_addr_53" [stream_convolution_slideWindow.cpp:199]   --->   Operation 576 'load' 'inElem_data_21' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 27 <SV = 26> <Delay = 5.57>
ST_27 : Operation 577 [1/1] (0.00ns)   --->   "%inElem_addr_26 = getelementptr i16 %inElem, i64 0, i64 25"   --->   Operation 577 'getelementptr' 'inElem_addr_26' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_27 : Operation 578 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_26" [stream_convolution_slideWindow.cpp:164]   --->   Operation 578 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_27 : Operation 579 [1/1] (1.00ns)   --->   "%in_r_read_25 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 579 'read' 'in_r_read_25' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln172_25 = trunc i64 %in_r_read_25" [stream_convolution_slideWindow.cpp:172]   --->   Operation 580 'trunc' 'trunc_ln172_25' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_27 : Operation 581 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_25, i8 %inElem_addr_26" [stream_convolution_slideWindow.cpp:172]   --->   Operation 581 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_27 : Operation 582 [1/2] (2.32ns)   --->   "%inElem_load_23 = load i8 %inElem_addr_24" [stream_convolution_slideWindow.cpp:178]   --->   Operation 582 'load' 'inElem_load_23' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_27 : Operation 583 [1/1] (0.00ns)   --->   "%or_ln178_22 = or i14 %trunc_ln1, i14 23" [stream_convolution_slideWindow.cpp:178]   --->   Operation 583 'or' 'or_ln178_22' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_27 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln178_23 = zext i14 %or_ln178_22" [stream_convolution_slideWindow.cpp:178]   --->   Operation 584 'zext' 'zext_ln178_23' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_27 : Operation 585 [1/1] (0.00ns)   --->   "%inputBuf_addr_23 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_23" [stream_convolution_slideWindow.cpp:178]   --->   Operation 585 'getelementptr' 'inputBuf_addr_23' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_27 : Operation 586 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_23, i14 %inputBuf_addr_23" [stream_convolution_slideWindow.cpp:178]   --->   Operation 586 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_27 : Operation 587 [2/2] (2.32ns)   --->   "%inElem_load_24 = load i8 %inElem_addr_25" [stream_convolution_slideWindow.cpp:178]   --->   Operation 587 'load' 'inElem_load_24' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_27 : Operation 588 [1/2] (3.25ns)   --->   "%inElem_data_21 = load i14 %inputBuf_addr_53" [stream_convolution_slideWindow.cpp:199]   --->   Operation 588 'load' 'inElem_data_21' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_27 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln200_21 = sext i16 %inElem_data_21" [stream_convolution_slideWindow.cpp:200]   --->   Operation 589 'sext' 'sext_ln200_21' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_27 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln200_21 = zext i32 %sext_ln200_21" [stream_convolution_slideWindow.cpp:200]   --->   Operation 590 'zext' 'zext_ln200_21' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_27 : Operation 591 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_21" [stream_convolution_slideWindow.cpp:200]   --->   Operation 591 'write' 'write_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 592 [1/1] (0.00ns)   --->   "%or_ln199_21 = or i14 %mul1, i14 22" [stream_convolution_slideWindow.cpp:199]   --->   Operation 592 'or' 'or_ln199_21' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_27 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln199_22 = zext i14 %or_ln199_21" [stream_convolution_slideWindow.cpp:199]   --->   Operation 593 'zext' 'zext_ln199_22' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_27 : Operation 594 [1/1] (0.00ns)   --->   "%inputBuf_addr_54 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_22" [stream_convolution_slideWindow.cpp:199]   --->   Operation 594 'getelementptr' 'inputBuf_addr_54' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_27 : Operation 595 [2/2] (3.25ns)   --->   "%inElem_data_22 = load i14 %inputBuf_addr_54" [stream_convolution_slideWindow.cpp:199]   --->   Operation 595 'load' 'inElem_data_22' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 28 <SV = 27> <Delay = 5.57>
ST_28 : Operation 596 [1/1] (0.00ns)   --->   "%inElem_addr_27 = getelementptr i16 %inElem, i64 0, i64 26"   --->   Operation 596 'getelementptr' 'inElem_addr_27' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_28 : Operation 597 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_27" [stream_convolution_slideWindow.cpp:164]   --->   Operation 597 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_28 : Operation 598 [1/1] (1.00ns)   --->   "%in_r_read_26 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 598 'read' 'in_r_read_26' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_28 : Operation 599 [1/1] (0.00ns)   --->   "%trunc_ln172_26 = trunc i64 %in_r_read_26" [stream_convolution_slideWindow.cpp:172]   --->   Operation 599 'trunc' 'trunc_ln172_26' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_28 : Operation 600 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_26, i8 %inElem_addr_27" [stream_convolution_slideWindow.cpp:172]   --->   Operation 600 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_28 : Operation 601 [1/2] (2.32ns)   --->   "%inElem_load_24 = load i8 %inElem_addr_25" [stream_convolution_slideWindow.cpp:178]   --->   Operation 601 'load' 'inElem_load_24' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_28 : Operation 602 [1/1] (0.00ns)   --->   "%or_ln178_23 = or i14 %trunc_ln1, i14 24" [stream_convolution_slideWindow.cpp:178]   --->   Operation 602 'or' 'or_ln178_23' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_28 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln178_24 = zext i14 %or_ln178_23" [stream_convolution_slideWindow.cpp:178]   --->   Operation 603 'zext' 'zext_ln178_24' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_28 : Operation 604 [1/1] (0.00ns)   --->   "%inputBuf_addr_24 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_24" [stream_convolution_slideWindow.cpp:178]   --->   Operation 604 'getelementptr' 'inputBuf_addr_24' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_28 : Operation 605 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_24, i14 %inputBuf_addr_24" [stream_convolution_slideWindow.cpp:178]   --->   Operation 605 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_28 : Operation 606 [2/2] (2.32ns)   --->   "%inElem_load_25 = load i8 %inElem_addr_26" [stream_convolution_slideWindow.cpp:178]   --->   Operation 606 'load' 'inElem_load_25' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_28 : Operation 607 [1/2] (3.25ns)   --->   "%inElem_data_22 = load i14 %inputBuf_addr_54" [stream_convolution_slideWindow.cpp:199]   --->   Operation 607 'load' 'inElem_data_22' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_28 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln200_22 = sext i16 %inElem_data_22" [stream_convolution_slideWindow.cpp:200]   --->   Operation 608 'sext' 'sext_ln200_22' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_28 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln200_22 = zext i32 %sext_ln200_22" [stream_convolution_slideWindow.cpp:200]   --->   Operation 609 'zext' 'zext_ln200_22' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_28 : Operation 610 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_22" [stream_convolution_slideWindow.cpp:200]   --->   Operation 610 'write' 'write_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_28 : Operation 611 [1/1] (0.00ns)   --->   "%or_ln199_22 = or i14 %mul1, i14 23" [stream_convolution_slideWindow.cpp:199]   --->   Operation 611 'or' 'or_ln199_22' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_28 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln199_23 = zext i14 %or_ln199_22" [stream_convolution_slideWindow.cpp:199]   --->   Operation 612 'zext' 'zext_ln199_23' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_28 : Operation 613 [1/1] (0.00ns)   --->   "%inputBuf_addr_55 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_23" [stream_convolution_slideWindow.cpp:199]   --->   Operation 613 'getelementptr' 'inputBuf_addr_55' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_28 : Operation 614 [2/2] (3.25ns)   --->   "%inElem_data_23 = load i14 %inputBuf_addr_55" [stream_convolution_slideWindow.cpp:199]   --->   Operation 614 'load' 'inElem_data_23' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 29 <SV = 28> <Delay = 5.57>
ST_29 : Operation 615 [1/1] (0.00ns)   --->   "%inElem_addr_28 = getelementptr i16 %inElem, i64 0, i64 27"   --->   Operation 615 'getelementptr' 'inElem_addr_28' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_29 : Operation 616 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_28" [stream_convolution_slideWindow.cpp:164]   --->   Operation 616 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_29 : Operation 617 [1/1] (1.00ns)   --->   "%in_r_read_27 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 617 'read' 'in_r_read_27' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_29 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln172_27 = trunc i64 %in_r_read_27" [stream_convolution_slideWindow.cpp:172]   --->   Operation 618 'trunc' 'trunc_ln172_27' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_29 : Operation 619 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_27, i8 %inElem_addr_28" [stream_convolution_slideWindow.cpp:172]   --->   Operation 619 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_29 : Operation 620 [1/2] (2.32ns)   --->   "%inElem_load_25 = load i8 %inElem_addr_26" [stream_convolution_slideWindow.cpp:178]   --->   Operation 620 'load' 'inElem_load_25' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_29 : Operation 621 [1/1] (0.00ns)   --->   "%or_ln178_24 = or i14 %trunc_ln1, i14 25" [stream_convolution_slideWindow.cpp:178]   --->   Operation 621 'or' 'or_ln178_24' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_29 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln178_25 = zext i14 %or_ln178_24" [stream_convolution_slideWindow.cpp:178]   --->   Operation 622 'zext' 'zext_ln178_25' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_29 : Operation 623 [1/1] (0.00ns)   --->   "%inputBuf_addr_25 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_25" [stream_convolution_slideWindow.cpp:178]   --->   Operation 623 'getelementptr' 'inputBuf_addr_25' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_29 : Operation 624 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_25, i14 %inputBuf_addr_25" [stream_convolution_slideWindow.cpp:178]   --->   Operation 624 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_29 : Operation 625 [2/2] (2.32ns)   --->   "%inElem_load_26 = load i8 %inElem_addr_27" [stream_convolution_slideWindow.cpp:178]   --->   Operation 625 'load' 'inElem_load_26' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_29 : Operation 626 [1/2] (3.25ns)   --->   "%inElem_data_23 = load i14 %inputBuf_addr_55" [stream_convolution_slideWindow.cpp:199]   --->   Operation 626 'load' 'inElem_data_23' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_29 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln200_23 = sext i16 %inElem_data_23" [stream_convolution_slideWindow.cpp:200]   --->   Operation 627 'sext' 'sext_ln200_23' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_29 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln200_23 = zext i32 %sext_ln200_23" [stream_convolution_slideWindow.cpp:200]   --->   Operation 628 'zext' 'zext_ln200_23' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_29 : Operation 629 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_23" [stream_convolution_slideWindow.cpp:200]   --->   Operation 629 'write' 'write_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_29 : Operation 630 [1/1] (0.00ns)   --->   "%or_ln199_23 = or i14 %mul1, i14 24" [stream_convolution_slideWindow.cpp:199]   --->   Operation 630 'or' 'or_ln199_23' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_29 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln199_24 = zext i14 %or_ln199_23" [stream_convolution_slideWindow.cpp:199]   --->   Operation 631 'zext' 'zext_ln199_24' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_29 : Operation 632 [1/1] (0.00ns)   --->   "%inputBuf_addr_56 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_24" [stream_convolution_slideWindow.cpp:199]   --->   Operation 632 'getelementptr' 'inputBuf_addr_56' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_29 : Operation 633 [2/2] (3.25ns)   --->   "%inElem_data_24 = load i14 %inputBuf_addr_56" [stream_convolution_slideWindow.cpp:199]   --->   Operation 633 'load' 'inElem_data_24' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 30 <SV = 29> <Delay = 5.57>
ST_30 : Operation 634 [1/1] (0.00ns)   --->   "%inElem_addr_29 = getelementptr i16 %inElem, i64 0, i64 28"   --->   Operation 634 'getelementptr' 'inElem_addr_29' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_30 : Operation 635 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_29" [stream_convolution_slideWindow.cpp:164]   --->   Operation 635 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_30 : Operation 636 [1/1] (1.00ns)   --->   "%in_r_read_28 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 636 'read' 'in_r_read_28' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_30 : Operation 637 [1/1] (0.00ns)   --->   "%trunc_ln172_28 = trunc i64 %in_r_read_28" [stream_convolution_slideWindow.cpp:172]   --->   Operation 637 'trunc' 'trunc_ln172_28' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_30 : Operation 638 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_28, i8 %inElem_addr_29" [stream_convolution_slideWindow.cpp:172]   --->   Operation 638 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_30 : Operation 639 [1/2] (2.32ns)   --->   "%inElem_load_26 = load i8 %inElem_addr_27" [stream_convolution_slideWindow.cpp:178]   --->   Operation 639 'load' 'inElem_load_26' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_30 : Operation 640 [1/1] (0.00ns)   --->   "%or_ln178_25 = or i14 %trunc_ln1, i14 26" [stream_convolution_slideWindow.cpp:178]   --->   Operation 640 'or' 'or_ln178_25' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_30 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln178_26 = zext i14 %or_ln178_25" [stream_convolution_slideWindow.cpp:178]   --->   Operation 641 'zext' 'zext_ln178_26' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_30 : Operation 642 [1/1] (0.00ns)   --->   "%inputBuf_addr_26 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_26" [stream_convolution_slideWindow.cpp:178]   --->   Operation 642 'getelementptr' 'inputBuf_addr_26' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_30 : Operation 643 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_26, i14 %inputBuf_addr_26" [stream_convolution_slideWindow.cpp:178]   --->   Operation 643 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_30 : Operation 644 [2/2] (2.32ns)   --->   "%inElem_load_27 = load i8 %inElem_addr_28" [stream_convolution_slideWindow.cpp:178]   --->   Operation 644 'load' 'inElem_load_27' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_30 : Operation 645 [1/2] (3.25ns)   --->   "%inElem_data_24 = load i14 %inputBuf_addr_56" [stream_convolution_slideWindow.cpp:199]   --->   Operation 645 'load' 'inElem_data_24' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_30 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln200_24 = sext i16 %inElem_data_24" [stream_convolution_slideWindow.cpp:200]   --->   Operation 646 'sext' 'sext_ln200_24' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_30 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln200_24 = zext i32 %sext_ln200_24" [stream_convolution_slideWindow.cpp:200]   --->   Operation 647 'zext' 'zext_ln200_24' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_30 : Operation 648 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_24" [stream_convolution_slideWindow.cpp:200]   --->   Operation 648 'write' 'write_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_30 : Operation 649 [1/1] (0.00ns)   --->   "%or_ln199_24 = or i14 %mul1, i14 25" [stream_convolution_slideWindow.cpp:199]   --->   Operation 649 'or' 'or_ln199_24' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_30 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln199_25 = zext i14 %or_ln199_24" [stream_convolution_slideWindow.cpp:199]   --->   Operation 650 'zext' 'zext_ln199_25' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_30 : Operation 651 [1/1] (0.00ns)   --->   "%inputBuf_addr_57 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_25" [stream_convolution_slideWindow.cpp:199]   --->   Operation 651 'getelementptr' 'inputBuf_addr_57' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_30 : Operation 652 [2/2] (3.25ns)   --->   "%inElem_data_25 = load i14 %inputBuf_addr_57" [stream_convolution_slideWindow.cpp:199]   --->   Operation 652 'load' 'inElem_data_25' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 31 <SV = 30> <Delay = 5.57>
ST_31 : Operation 653 [1/1] (0.00ns)   --->   "%inElem_addr_30 = getelementptr i16 %inElem, i64 0, i64 29"   --->   Operation 653 'getelementptr' 'inElem_addr_30' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_31 : Operation 654 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_30" [stream_convolution_slideWindow.cpp:164]   --->   Operation 654 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_31 : Operation 655 [1/1] (1.00ns)   --->   "%in_r_read_29 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 655 'read' 'in_r_read_29' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_31 : Operation 656 [1/1] (0.00ns)   --->   "%trunc_ln172_29 = trunc i64 %in_r_read_29" [stream_convolution_slideWindow.cpp:172]   --->   Operation 656 'trunc' 'trunc_ln172_29' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_31 : Operation 657 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_29, i8 %inElem_addr_30" [stream_convolution_slideWindow.cpp:172]   --->   Operation 657 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_31 : Operation 658 [1/2] (2.32ns)   --->   "%inElem_load_27 = load i8 %inElem_addr_28" [stream_convolution_slideWindow.cpp:178]   --->   Operation 658 'load' 'inElem_load_27' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_31 : Operation 659 [1/1] (0.00ns)   --->   "%or_ln178_26 = or i14 %trunc_ln1, i14 27" [stream_convolution_slideWindow.cpp:178]   --->   Operation 659 'or' 'or_ln178_26' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_31 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln178_27 = zext i14 %or_ln178_26" [stream_convolution_slideWindow.cpp:178]   --->   Operation 660 'zext' 'zext_ln178_27' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_31 : Operation 661 [1/1] (0.00ns)   --->   "%inputBuf_addr_27 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_27" [stream_convolution_slideWindow.cpp:178]   --->   Operation 661 'getelementptr' 'inputBuf_addr_27' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_31 : Operation 662 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_27, i14 %inputBuf_addr_27" [stream_convolution_slideWindow.cpp:178]   --->   Operation 662 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_31 : Operation 663 [2/2] (2.32ns)   --->   "%inElem_load_28 = load i8 %inElem_addr_29" [stream_convolution_slideWindow.cpp:178]   --->   Operation 663 'load' 'inElem_load_28' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_31 : Operation 664 [1/2] (3.25ns)   --->   "%inElem_data_25 = load i14 %inputBuf_addr_57" [stream_convolution_slideWindow.cpp:199]   --->   Operation 664 'load' 'inElem_data_25' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_31 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln200_25 = sext i16 %inElem_data_25" [stream_convolution_slideWindow.cpp:200]   --->   Operation 665 'sext' 'sext_ln200_25' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_31 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln200_25 = zext i32 %sext_ln200_25" [stream_convolution_slideWindow.cpp:200]   --->   Operation 666 'zext' 'zext_ln200_25' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_31 : Operation 667 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_25" [stream_convolution_slideWindow.cpp:200]   --->   Operation 667 'write' 'write_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_31 : Operation 668 [1/1] (0.00ns)   --->   "%or_ln199_25 = or i14 %mul1, i14 26" [stream_convolution_slideWindow.cpp:199]   --->   Operation 668 'or' 'or_ln199_25' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_31 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln199_26 = zext i14 %or_ln199_25" [stream_convolution_slideWindow.cpp:199]   --->   Operation 669 'zext' 'zext_ln199_26' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_31 : Operation 670 [1/1] (0.00ns)   --->   "%inputBuf_addr_58 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_26" [stream_convolution_slideWindow.cpp:199]   --->   Operation 670 'getelementptr' 'inputBuf_addr_58' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_31 : Operation 671 [2/2] (3.25ns)   --->   "%inElem_data_26 = load i14 %inputBuf_addr_58" [stream_convolution_slideWindow.cpp:199]   --->   Operation 671 'load' 'inElem_data_26' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 32 <SV = 31> <Delay = 5.57>
ST_32 : Operation 672 [1/1] (0.00ns)   --->   "%inElem_addr_31 = getelementptr i16 %inElem, i64 0, i64 30"   --->   Operation 672 'getelementptr' 'inElem_addr_31' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_32 : Operation 673 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %tmp_1, i8 %inElem_addr_31" [stream_convolution_slideWindow.cpp:164]   --->   Operation 673 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157 & !icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_32 : Operation 674 [1/1] (1.00ns)   --->   "%in_r_read_30 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 674 'read' 'in_r_read_30' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_32 : Operation 675 [1/1] (0.00ns)   --->   "%trunc_ln172_30 = trunc i64 %in_r_read_30" [stream_convolution_slideWindow.cpp:172]   --->   Operation 675 'trunc' 'trunc_ln172_30' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_32 : Operation 676 [1/1] (2.32ns)   --->   "%store_ln172 = store i16 %trunc_ln172_30, i8 %inElem_addr_31" [stream_convolution_slideWindow.cpp:172]   --->   Operation 676 'store' 'store_ln172' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_32 : Operation 677 [1/2] (2.32ns)   --->   "%inElem_load_28 = load i8 %inElem_addr_29" [stream_convolution_slideWindow.cpp:178]   --->   Operation 677 'load' 'inElem_load_28' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_32 : Operation 678 [1/1] (0.00ns)   --->   "%or_ln178_27 = or i14 %trunc_ln1, i14 28" [stream_convolution_slideWindow.cpp:178]   --->   Operation 678 'or' 'or_ln178_27' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_32 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln178_28 = zext i14 %or_ln178_27" [stream_convolution_slideWindow.cpp:178]   --->   Operation 679 'zext' 'zext_ln178_28' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_32 : Operation 680 [1/1] (0.00ns)   --->   "%inputBuf_addr_28 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_28" [stream_convolution_slideWindow.cpp:178]   --->   Operation 680 'getelementptr' 'inputBuf_addr_28' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_32 : Operation 681 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_28, i14 %inputBuf_addr_28" [stream_convolution_slideWindow.cpp:178]   --->   Operation 681 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_32 : Operation 682 [2/2] (2.32ns)   --->   "%inElem_load_29 = load i8 %inElem_addr_30" [stream_convolution_slideWindow.cpp:178]   --->   Operation 682 'load' 'inElem_load_29' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_32 : Operation 683 [1/2] (3.25ns)   --->   "%inElem_data_26 = load i14 %inputBuf_addr_58" [stream_convolution_slideWindow.cpp:199]   --->   Operation 683 'load' 'inElem_data_26' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_32 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln200_26 = sext i16 %inElem_data_26" [stream_convolution_slideWindow.cpp:200]   --->   Operation 684 'sext' 'sext_ln200_26' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_32 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln200_26 = zext i32 %sext_ln200_26" [stream_convolution_slideWindow.cpp:200]   --->   Operation 685 'zext' 'zext_ln200_26' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_32 : Operation 686 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_26" [stream_convolution_slideWindow.cpp:200]   --->   Operation 686 'write' 'write_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_32 : Operation 687 [1/1] (0.00ns)   --->   "%or_ln199_26 = or i14 %mul1, i14 27" [stream_convolution_slideWindow.cpp:199]   --->   Operation 687 'or' 'or_ln199_26' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_32 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln199_27 = zext i14 %or_ln199_26" [stream_convolution_slideWindow.cpp:199]   --->   Operation 688 'zext' 'zext_ln199_27' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_32 : Operation 689 [1/1] (0.00ns)   --->   "%inputBuf_addr_59 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_27" [stream_convolution_slideWindow.cpp:199]   --->   Operation 689 'getelementptr' 'inputBuf_addr_59' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_32 : Operation 690 [2/2] (3.25ns)   --->   "%inElem_data_27 = load i14 %inputBuf_addr_59" [stream_convolution_slideWindow.cpp:199]   --->   Operation 690 'load' 'inElem_data_27' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 33 <SV = 32> <Delay = 5.57>
ST_33 : Operation 691 [1/1] (0.00ns)   --->   "%inElem_addr = getelementptr i16 %inElem, i64 0, i64 31"   --->   Operation 691 'getelementptr' 'inElem_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_33 : Operation 692 [1/1] (0.00ns)   --->   "%specpipeline_ln156 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [stream_convolution_slideWindow.cpp:156]   --->   Operation 692 'specpipeline' 'specpipeline_ln156' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_33 : Operation 693 [1/1] (0.00ns)   --->   "%specloopname_ln155 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [stream_convolution_slideWindow.cpp:155]   --->   Operation 693 'specloopname' 'specloopname_ln155' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_33 : Operation 694 [1/1] (1.00ns)   --->   "%in_r_read_31 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:171]   --->   Operation 694 'read' 'in_r_read_31' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_33 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln172_31 = trunc i64 %in_r_read_31" [stream_convolution_slideWindow.cpp:172]   --->   Operation 695 'trunc' 'trunc_ln172_31' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 0.00>
ST_33 : Operation 696 [1/1] (1.58ns)   --->   "%br_ln0 = br void %VITIS_LOOP_176_4"   --->   Operation 696 'br' 'br_ln0' <Predicate = (!icmp_ln155 & icmp_ln157 & icmp_ln160)> <Delay = 1.58>
ST_33 : Operation 697 [1/1] (0.00ns)   --->   "%storemerge = phi i16 %trunc_ln172_31, void %for.inc69, i16 %tmp_1, void %for.inc" [stream_convolution_slideWindow.cpp:172]   --->   Operation 697 'phi' 'storemerge' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_33 : Operation 698 [1/1] (2.32ns)   --->   "%store_ln164 = store i16 %storemerge, i8 %inElem_addr" [stream_convolution_slideWindow.cpp:164]   --->   Operation 698 'store' 'store_ln164' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_33 : Operation 699 [1/2] (2.32ns)   --->   "%inElem_load_29 = load i8 %inElem_addr_30" [stream_convolution_slideWindow.cpp:178]   --->   Operation 699 'load' 'inElem_load_29' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_33 : Operation 700 [1/1] (0.00ns)   --->   "%or_ln178_28 = or i14 %trunc_ln1, i14 29" [stream_convolution_slideWindow.cpp:178]   --->   Operation 700 'or' 'or_ln178_28' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_33 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln178_29 = zext i14 %or_ln178_28" [stream_convolution_slideWindow.cpp:178]   --->   Operation 701 'zext' 'zext_ln178_29' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_33 : Operation 702 [1/1] (0.00ns)   --->   "%inputBuf_addr_29 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_29" [stream_convolution_slideWindow.cpp:178]   --->   Operation 702 'getelementptr' 'inputBuf_addr_29' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_33 : Operation 703 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_29, i14 %inputBuf_addr_29" [stream_convolution_slideWindow.cpp:178]   --->   Operation 703 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_33 : Operation 704 [2/2] (2.32ns)   --->   "%inElem_load_30 = load i8 %inElem_addr_31" [stream_convolution_slideWindow.cpp:178]   --->   Operation 704 'load' 'inElem_load_30' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_33 : Operation 705 [1/2] (3.25ns)   --->   "%inElem_data_27 = load i14 %inputBuf_addr_59" [stream_convolution_slideWindow.cpp:199]   --->   Operation 705 'load' 'inElem_data_27' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_33 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln200_27 = sext i16 %inElem_data_27" [stream_convolution_slideWindow.cpp:200]   --->   Operation 706 'sext' 'sext_ln200_27' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_33 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln200_27 = zext i32 %sext_ln200_27" [stream_convolution_slideWindow.cpp:200]   --->   Operation 707 'zext' 'zext_ln200_27' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_33 : Operation 708 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_27" [stream_convolution_slideWindow.cpp:200]   --->   Operation 708 'write' 'write_ln200' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_33 : Operation 709 [1/1] (0.00ns)   --->   "%or_ln199_27 = or i14 %mul1, i14 28" [stream_convolution_slideWindow.cpp:199]   --->   Operation 709 'or' 'or_ln199_27' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_33 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln199_28 = zext i14 %or_ln199_27" [stream_convolution_slideWindow.cpp:199]   --->   Operation 710 'zext' 'zext_ln199_28' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_33 : Operation 711 [1/1] (0.00ns)   --->   "%inputBuf_addr_60 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_28" [stream_convolution_slideWindow.cpp:199]   --->   Operation 711 'getelementptr' 'inputBuf_addr_60' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 0.00>
ST_33 : Operation 712 [2/2] (3.25ns)   --->   "%inElem_data_28 = load i14 %inputBuf_addr_60" [stream_convolution_slideWindow.cpp:199]   --->   Operation 712 'load' 'inElem_data_28' <Predicate = (!icmp_ln155 & icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 34 <SV = 33> <Delay = 5.57>
ST_34 : Operation 713 [1/2] (2.32ns)   --->   "%inElem_load_30 = load i8 %inElem_addr_31" [stream_convolution_slideWindow.cpp:178]   --->   Operation 713 'load' 'inElem_load_30' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_34 : Operation 714 [1/1] (0.00ns)   --->   "%or_ln178_29 = or i14 %trunc_ln1, i14 30" [stream_convolution_slideWindow.cpp:178]   --->   Operation 714 'or' 'or_ln178_29' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_34 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln178_30 = zext i14 %or_ln178_29" [stream_convolution_slideWindow.cpp:178]   --->   Operation 715 'zext' 'zext_ln178_30' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_34 : Operation 716 [1/1] (0.00ns)   --->   "%inputBuf_addr_30 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_30" [stream_convolution_slideWindow.cpp:178]   --->   Operation 716 'getelementptr' 'inputBuf_addr_30' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_34 : Operation 717 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %inElem_load_30, i14 %inputBuf_addr_30" [stream_convolution_slideWindow.cpp:178]   --->   Operation 717 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_34 : Operation 718 [1/2] (3.25ns)   --->   "%inElem_data_28 = load i14 %inputBuf_addr_60" [stream_convolution_slideWindow.cpp:199]   --->   Operation 718 'load' 'inElem_data_28' <Predicate = (icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_34 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln200_28 = sext i16 %inElem_data_28" [stream_convolution_slideWindow.cpp:200]   --->   Operation 719 'sext' 'sext_ln200_28' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_34 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln200_28 = zext i32 %sext_ln200_28" [stream_convolution_slideWindow.cpp:200]   --->   Operation 720 'zext' 'zext_ln200_28' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_34 : Operation 721 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_28" [stream_convolution_slideWindow.cpp:200]   --->   Operation 721 'write' 'write_ln200' <Predicate = (icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_34 : Operation 722 [1/1] (0.00ns)   --->   "%or_ln199_28 = or i14 %mul1, i14 29" [stream_convolution_slideWindow.cpp:199]   --->   Operation 722 'or' 'or_ln199_28' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_34 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln199_29 = zext i14 %or_ln199_28" [stream_convolution_slideWindow.cpp:199]   --->   Operation 723 'zext' 'zext_ln199_29' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_34 : Operation 724 [1/1] (0.00ns)   --->   "%inputBuf_addr_61 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_29" [stream_convolution_slideWindow.cpp:199]   --->   Operation 724 'getelementptr' 'inputBuf_addr_61' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_34 : Operation 725 [2/2] (3.25ns)   --->   "%inElem_data_29 = load i14 %inputBuf_addr_61" [stream_convolution_slideWindow.cpp:199]   --->   Operation 725 'load' 'inElem_data_29' <Predicate = (icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 35 <SV = 34> <Delay = 4.25>
ST_35 : Operation 726 [1/1] (0.00ns)   --->   "%or_ln178_30 = or i14 %trunc_ln1, i14 31" [stream_convolution_slideWindow.cpp:178]   --->   Operation 726 'or' 'or_ln178_30' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_35 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln178_31 = zext i14 %or_ln178_30" [stream_convolution_slideWindow.cpp:178]   --->   Operation 727 'zext' 'zext_ln178_31' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_35 : Operation 728 [1/1] (0.00ns)   --->   "%inputBuf_addr_31 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_31" [stream_convolution_slideWindow.cpp:178]   --->   Operation 728 'getelementptr' 'inputBuf_addr_31' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 0.00>
ST_35 : Operation 729 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %storemerge, i14 %inputBuf_addr_31" [stream_convolution_slideWindow.cpp:178]   --->   Operation 729 'store' 'store_ln178' <Predicate = (!icmp_ln155 & icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_35 : Operation 730 [1/2] (3.25ns)   --->   "%inElem_data_29 = load i14 %inputBuf_addr_61" [stream_convolution_slideWindow.cpp:199]   --->   Operation 730 'load' 'inElem_data_29' <Predicate = (icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_35 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln200_29 = sext i16 %inElem_data_29" [stream_convolution_slideWindow.cpp:200]   --->   Operation 731 'sext' 'sext_ln200_29' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_35 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln200_29 = zext i32 %sext_ln200_29" [stream_convolution_slideWindow.cpp:200]   --->   Operation 732 'zext' 'zext_ln200_29' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_35 : Operation 733 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_29" [stream_convolution_slideWindow.cpp:200]   --->   Operation 733 'write' 'write_ln200' <Predicate = (icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_35 : Operation 734 [1/1] (0.00ns)   --->   "%or_ln199_29 = or i14 %mul1, i14 30" [stream_convolution_slideWindow.cpp:199]   --->   Operation 734 'or' 'or_ln199_29' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_35 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln199_30 = zext i14 %or_ln199_29" [stream_convolution_slideWindow.cpp:199]   --->   Operation 735 'zext' 'zext_ln199_30' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_35 : Operation 736 [1/1] (0.00ns)   --->   "%inputBuf_addr_62 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_30" [stream_convolution_slideWindow.cpp:199]   --->   Operation 736 'getelementptr' 'inputBuf_addr_62' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_35 : Operation 737 [2/2] (3.25ns)   --->   "%inElem_data_30 = load i14 %inputBuf_addr_62" [stream_convolution_slideWindow.cpp:199]   --->   Operation 737 'load' 'inElem_data_30' <Predicate = (icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 36 <SV = 35> <Delay = 4.25>
ST_36 : Operation 738 [1/2] (3.25ns)   --->   "%inElem_data_30 = load i14 %inputBuf_addr_62" [stream_convolution_slideWindow.cpp:199]   --->   Operation 738 'load' 'inElem_data_30' <Predicate = (icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_36 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln200_30 = sext i16 %inElem_data_30" [stream_convolution_slideWindow.cpp:200]   --->   Operation 739 'sext' 'sext_ln200_30' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_36 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln200_30 = zext i32 %sext_ln200_30" [stream_convolution_slideWindow.cpp:200]   --->   Operation 740 'zext' 'zext_ln200_30' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_36 : Operation 741 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_30" [stream_convolution_slideWindow.cpp:200]   --->   Operation 741 'write' 'write_ln200' <Predicate = (icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_36 : Operation 742 [1/1] (0.00ns)   --->   "%or_ln199_30 = or i14 %mul1, i14 31" [stream_convolution_slideWindow.cpp:199]   --->   Operation 742 'or' 'or_ln199_30' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_36 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln199_31 = zext i14 %or_ln199_30" [stream_convolution_slideWindow.cpp:199]   --->   Operation 743 'zext' 'zext_ln199_31' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_36 : Operation 744 [1/1] (0.00ns)   --->   "%inputBuf_addr_63 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_31" [stream_convolution_slideWindow.cpp:199]   --->   Operation 744 'getelementptr' 'inputBuf_addr_63' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_36 : Operation 745 [2/2] (3.25ns)   --->   "%inElem_data_31 = load i14 %inputBuf_addr_63" [stream_convolution_slideWindow.cpp:199]   --->   Operation 745 'load' 'inElem_data_31' <Predicate = (icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 37 <SV = 36> <Delay = 4.25>
ST_37 : Operation 746 [1/2] (3.25ns)   --->   "%inElem_data_31 = load i14 %inputBuf_addr_63" [stream_convolution_slideWindow.cpp:199]   --->   Operation 746 'load' 'inElem_data_31' <Predicate = (icmp_ln190)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_37 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln200_31 = sext i16 %inElem_data_31" [stream_convolution_slideWindow.cpp:200]   --->   Operation 747 'sext' 'sext_ln200_31' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_37 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln200_31 = zext i32 %sext_ln200_31" [stream_convolution_slideWindow.cpp:200]   --->   Operation 748 'zext' 'zext_ln200_31' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_37 : Operation 749 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_31" [stream_convolution_slideWindow.cpp:200]   --->   Operation 749 'write' 'write_ln200' <Predicate = (icmp_ln190)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 32 bit ('inp_j', stream_convolution_slideWindow.cpp:149) [13]  (0.000 ns)
	'store' operation 0 bit ('store_ln149', stream_convolution_slideWindow.cpp:149) of constant 4294967294 on local variable 'inp_j', stream_convolution_slideWindow.cpp:149 [19]  (1.588 ns)

 <State 2>: 7.670ns
The critical path consists of the following:
	'load' operation 32 bit ('inp_j', stream_convolution_slideWindow.cpp:181) on local variable 'inp_j', stream_convolution_slideWindow.cpp:149 [32]  (0.000 ns)
	'add' operation 32 bit ('inp_j', stream_convolution_slideWindow.cpp:181) [375]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln182', stream_convolution_slideWindow.cpp:182) [376]  (2.552 ns)
	'store' operation 0 bit ('store_ln149', stream_convolution_slideWindow.cpp:149) of variable 'inp_j', stream_convolution_slideWindow.cpp:181 on local variable 'inp_j', stream_convolution_slideWindow.cpp:149 [379]  (1.588 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 4.838ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln185', stream_convolution_slideWindow.cpp:185) [383]  (2.552 ns)
	'select' operation 32 bit ('inp_i', stream_convolution_slideWindow.cpp:185) [384]  (0.698 ns)
	'store' operation 0 bit ('store_ln149', stream_convolution_slideWindow.cpp:149) of variable 'inp_i', stream_convolution_slideWindow.cpp:185 on local variable 'inp_i', stream_convolution_slideWindow.cpp:149 [386]  (1.588 ns)

 <State 4>: 7.670ns
The critical path consists of the following:
	'load' operation 32 bit ('kx_load', stream_convolution_slideWindow.cpp:193) on local variable 'kx', stream_convolution_slideWindow.cpp:148 [396]  (0.000 ns)
	'add' operation 32 bit ('kx', stream_convolution_slideWindow.cpp:202) [632]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln203', stream_convolution_slideWindow.cpp:203) [633]  (2.552 ns)
	'store' operation 0 bit ('store_ln148', stream_convolution_slideWindow.cpp:148) of variable 'kx', stream_convolution_slideWindow.cpp:202 on local variable 'kx', stream_convolution_slideWindow.cpp:148 [636]  (1.588 ns)
	blocking operation 0.978 ns on control path)

 <State 5>: 6.952ns
The critical path consists of the following:
	'add' operation 9 bit ('tmp', stream_convolution_slideWindow.cpp:193) [405]  (0.000 ns)
	'add' operation 9 bit ('input_ind2', stream_convolution_slideWindow.cpp:193) [407]  (3.698 ns)
	'getelementptr' operation 14 bit ('inputBuf_addr_32', stream_convolution_slideWindow.cpp:199) [410]  (0.000 ns)
	'load' operation 16 bit ('inElem.data', stream_convolution_slideWindow.cpp:199) on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [411]  (3.254 ns)

 <State 6>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_2', stream_convolution_slideWindow.cpp:178) on array 'inElem' [225]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_2', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [229]  (3.254 ns)

 <State 7>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_3', stream_convolution_slideWindow.cpp:178) on array 'inElem' [230]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_3', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [234]  (3.254 ns)

 <State 8>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_4', stream_convolution_slideWindow.cpp:178) on array 'inElem' [235]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_4', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [239]  (3.254 ns)

 <State 9>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_5', stream_convolution_slideWindow.cpp:178) on array 'inElem' [240]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_5', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [244]  (3.254 ns)

 <State 10>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_6', stream_convolution_slideWindow.cpp:178) on array 'inElem' [245]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_6', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [249]  (3.254 ns)

 <State 11>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_7', stream_convolution_slideWindow.cpp:178) on array 'inElem' [250]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_7', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [254]  (3.254 ns)

 <State 12>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_8', stream_convolution_slideWindow.cpp:178) on array 'inElem' [255]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_8', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [259]  (3.254 ns)

 <State 13>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_9', stream_convolution_slideWindow.cpp:178) on array 'inElem' [260]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_9', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [264]  (3.254 ns)

 <State 14>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_10', stream_convolution_slideWindow.cpp:178) on array 'inElem' [265]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_10', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [269]  (3.254 ns)

 <State 15>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_11', stream_convolution_slideWindow.cpp:178) on array 'inElem' [270]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_11', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [274]  (3.254 ns)

 <State 16>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_12', stream_convolution_slideWindow.cpp:178) on array 'inElem' [275]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_12', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [279]  (3.254 ns)

 <State 17>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_13', stream_convolution_slideWindow.cpp:178) on array 'inElem' [280]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_13', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [284]  (3.254 ns)

 <State 18>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_14', stream_convolution_slideWindow.cpp:178) on array 'inElem' [285]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_14', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [289]  (3.254 ns)

 <State 19>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_15', stream_convolution_slideWindow.cpp:178) on array 'inElem' [290]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_15', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [294]  (3.254 ns)

 <State 20>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_16', stream_convolution_slideWindow.cpp:178) on array 'inElem' [295]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_16', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [299]  (3.254 ns)

 <State 21>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_17', stream_convolution_slideWindow.cpp:178) on array 'inElem' [300]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_17', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [304]  (3.254 ns)

 <State 22>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_18', stream_convolution_slideWindow.cpp:178) on array 'inElem' [305]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_18', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [309]  (3.254 ns)

 <State 23>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_19', stream_convolution_slideWindow.cpp:178) on array 'inElem' [310]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_19', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [314]  (3.254 ns)

 <State 24>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_20', stream_convolution_slideWindow.cpp:178) on array 'inElem' [315]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_20', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [319]  (3.254 ns)

 <State 25>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_21', stream_convolution_slideWindow.cpp:178) on array 'inElem' [320]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_21', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [324]  (3.254 ns)

 <State 26>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_22', stream_convolution_slideWindow.cpp:178) on array 'inElem' [325]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_22', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [329]  (3.254 ns)

 <State 27>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_23', stream_convolution_slideWindow.cpp:178) on array 'inElem' [330]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_23', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [334]  (3.254 ns)

 <State 28>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_24', stream_convolution_slideWindow.cpp:178) on array 'inElem' [335]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_24', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [339]  (3.254 ns)

 <State 29>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_25', stream_convolution_slideWindow.cpp:178) on array 'inElem' [340]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_25', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [344]  (3.254 ns)

 <State 30>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_26', stream_convolution_slideWindow.cpp:178) on array 'inElem' [345]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_26', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [349]  (3.254 ns)

 <State 31>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_27', stream_convolution_slideWindow.cpp:178) on array 'inElem' [350]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_27', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [354]  (3.254 ns)

 <State 32>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_28', stream_convolution_slideWindow.cpp:178) on array 'inElem' [355]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_28', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [359]  (3.254 ns)

 <State 33>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_29', stream_convolution_slideWindow.cpp:178) on array 'inElem' [360]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_29', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [364]  (3.254 ns)

 <State 34>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_30', stream_convolution_slideWindow.cpp:178) on array 'inElem' [365]  (2.322 ns)
	'store' operation 0 bit ('store_ln178', stream_convolution_slideWindow.cpp:178) of variable 'inElem_load_30', stream_convolution_slideWindow.cpp:178 on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [369]  (3.254 ns)

 <State 35>: 4.254ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem.data', stream_convolution_slideWindow.cpp:199) on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [614]  (3.254 ns)
	axis write operation ('write_ln200', stream_convolution_slideWindow.cpp:200) on port 'out_r' (stream_convolution_slideWindow.cpp:200) [617]  (1.000 ns)

 <State 36>: 4.254ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem.data', stream_convolution_slideWindow.cpp:199) on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [621]  (3.254 ns)
	axis write operation ('write_ln200', stream_convolution_slideWindow.cpp:200) on port 'out_r' (stream_convolution_slideWindow.cpp:200) [624]  (1.000 ns)

 <State 37>: 4.254ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem.data', stream_convolution_slideWindow.cpp:199) on array 'inputBuf', stream_convolution_slideWindow.cpp:138 [628]  (3.254 ns)
	axis write operation ('write_ln200', stream_convolution_slideWindow.cpp:200) on port 'out_r' (stream_convolution_slideWindow.cpp:200) [631]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
