

================================================================
== Vitis HLS Report for 'softmax_10u_128u_Pipeline_calc_exp_sum'
================================================================
* Date:           Tue Oct 18 21:15:23 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       51|       51|  0.510 us|  0.510 us|   51|   51|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- calc_exp_sum  |       49|       49|        14|          4|          4|    10|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 4, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%softmax_sum = alloca i32 1"   --->   Operation 17 'alloca' 'softmax_sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_1 = alloca i32 1"   --->   Operation 18 'alloca' 'kernel_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%select_ln478_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %select_ln478_9"   --->   Operation 19 'read' 'select_ln478_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add18_945_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_945_reload"   --->   Operation 20 'read' 'add18_945_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add18_843_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_843_reload"   --->   Operation 21 'read' 'add18_843_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add18_741_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_741_reload"   --->   Operation 22 'read' 'add18_741_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add18_639_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_639_reload"   --->   Operation 23 'read' 'add18_639_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add18_537_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_537_reload"   --->   Operation 24 'read' 'add18_537_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add18_435_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_435_reload"   --->   Operation 25 'read' 'add18_435_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add18_333_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_333_reload"   --->   Operation 26 'read' 'add18_333_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%add18_231_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_231_reload"   --->   Operation 27 'read' 'add18_231_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add18_129_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_129_reload"   --->   Operation 28 'read' 'add18_129_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%add1827_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add1827_reload"   --->   Operation 29 'read' 'add1827_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 0, i4 %kernel_1"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %softmax_sum"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc40"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%kernel = load i4 %kernel_1" [forward_prop/src/forward_prop.cpp:484]   --->   Operation 33 'load' 'kernel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.72ns)   --->   "%icmp_ln484 = icmp_eq  i4 %kernel, i4 10" [forward_prop/src/forward_prop.cpp:484]   --->   Operation 34 'icmp' 'icmp_ln484' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.80ns)   --->   "%add_ln484 = add i4 %kernel, i4 1" [forward_prop/src/forward_prop.cpp:484]   --->   Operation 36 'add' 'add_ln484' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln484 = br i1 %icmp_ln484, void %for.inc40.split, void %for.end42.exitStub" [forward_prop/src/forward_prop.cpp:484]   --->   Operation 37 'br' 'br_ln484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.75ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.10float.i4, i32 %add1827_reload_read, i32 %add18_129_reload_read, i32 %add18_231_reload_read, i32 %add18_333_reload_read, i32 %add18_435_reload_read, i32 %add18_537_reload_read, i32 %add18_639_reload_read, i32 %add18_741_reload_read, i32 %add18_843_reload_read, i32 %add18_945_reload_read, i4 %kernel" [forward_prop/src/forward_prop.cpp:486]   --->   Operation 38 'mux' 'tmp_s' <Predicate = (!icmp_ln484)> <Delay = 0.75> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.46ns)   --->   "%store_ln484 = store i4 %add_ln484, i4 %kernel_1" [forward_prop/src/forward_prop.cpp:484]   --->   Operation 39 'store' 'store_ln484' <Predicate = (!icmp_ln484)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.29>
ST_2 : Operation 40 [3/3] (7.29ns)   --->   "%p_x_assign = fsub i32 %tmp_s, i32 %select_ln478_9_read" [forward_prop/src/forward_prop.cpp:486]   --->   Operation 40 'fsub' 'p_x_assign' <Predicate = (!icmp_ln484)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.29>
ST_3 : Operation 41 [2/3] (7.29ns)   --->   "%p_x_assign = fsub i32 %tmp_s, i32 %select_ln478_9_read" [forward_prop/src/forward_prop.cpp:486]   --->   Operation 41 'fsub' 'p_x_assign' <Predicate = (!icmp_ln484)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 42 [1/3] (7.29ns)   --->   "%p_x_assign = fsub i32 %tmp_s, i32 %select_ln478_9_read" [forward_prop/src/forward_prop.cpp:486]   --->   Operation 42 'fsub' 'p_x_assign' <Predicate = (!icmp_ln484)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.33>
ST_6 : Operation 43 [5/5] (6.33ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %p_x_assign" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 43 'fexp' 'tmp_4' <Predicate = true> <Delay = 6.33> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 4> <II = 1> <Delay = 6.33> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.33>
ST_7 : Operation 44 [4/5] (6.33ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %p_x_assign" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 44 'fexp' 'tmp_4' <Predicate = true> <Delay = 6.33> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 4> <II = 1> <Delay = 6.33> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.33>
ST_8 : Operation 45 [3/5] (6.33ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %p_x_assign" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 45 'fexp' 'tmp_4' <Predicate = true> <Delay = 6.33> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 4> <II = 1> <Delay = 6.33> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.33>
ST_9 : Operation 46 [2/5] (6.33ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %p_x_assign" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 46 'fexp' 'tmp_4' <Predicate = true> <Delay = 6.33> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 4> <II = 1> <Delay = 6.33> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.33>
ST_10 : Operation 47 [1/5] (6.33ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %p_x_assign" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 47 'fexp' 'tmp_4' <Predicate = true> <Delay = 6.33> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 4> <II = 1> <Delay = 6.33> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%softmax_sum_load_1 = load i32 %softmax_sum"   --->   Operation 56 'load' 'softmax_sum_load_1' <Predicate = (icmp_ln484)> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %softmax_sum_out, i32 %softmax_sum_load_1"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln484)> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln484)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.29>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%softmax_sum_load = load i32 %softmax_sum" [forward_prop/src/forward_prop.cpp:486]   --->   Operation 48 'load' 'softmax_sum_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 49 [3/3] (7.29ns)   --->   "%softmax_sum_1 = fadd i32 %tmp_4, i32 %softmax_sum_load" [forward_prop/src/forward_prop.cpp:486]   --->   Operation 49 'fadd' 'softmax_sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.29>
ST_12 : Operation 50 [2/3] (7.29ns)   --->   "%softmax_sum_1 = fadd i32 %tmp_4, i32 %softmax_sum_load" [forward_prop/src/forward_prop.cpp:486]   --->   Operation 50 'fadd' 'softmax_sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.29>
ST_13 : Operation 51 [1/3] (7.29ns)   --->   "%softmax_sum_1 = fadd i32 %tmp_4, i32 %softmax_sum_load" [forward_prop/src/forward_prop.cpp:486]   --->   Operation 51 'fadd' 'softmax_sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.46>
ST_14 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln485 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_30" [forward_prop/src/forward_prop.cpp:485]   --->   Operation 52 'specpipeline' 'specpipeline_ln485' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln483 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [forward_prop/src/forward_prop.cpp:483]   --->   Operation 53 'specloopname' 'specloopname_ln483' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 54 [1/1] (0.46ns)   --->   "%store_ln484 = store i32 %softmax_sum_1, i32 %softmax_sum" [forward_prop/src/forward_prop.cpp:484]   --->   Operation 54 'store' 'store_ln484' <Predicate = true> <Delay = 0.46>
ST_14 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln484 = br void %for.inc40" [forward_prop/src/forward_prop.cpp:484]   --->   Operation 55 'br' 'br_ln484' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.27ns
The critical path consists of the following:
	'alloca' operation ('kernel') [14]  (0 ns)
	'load' operation ('kernel', forward_prop/src/forward_prop.cpp:484) on local variable 'kernel' [30]  (0 ns)
	'add' operation ('add_ln484', forward_prop/src/forward_prop.cpp:484) [33]  (0.809 ns)
	'store' operation ('store_ln484', forward_prop/src/forward_prop.cpp:484) of variable 'add_ln484', forward_prop/src/forward_prop.cpp:484 on local variable 'kernel' [43]  (0.46 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('__x', forward_prop/src/forward_prop.cpp:486) [40]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('__x', forward_prop/src/forward_prop.cpp:486) [40]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('__x', forward_prop/src/forward_prop.cpp:486) [40]  (7.3 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 6.33ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [41]  (6.33 ns)

 <State 7>: 6.33ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [41]  (6.33 ns)

 <State 8>: 6.33ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [41]  (6.33 ns)

 <State 9>: 6.33ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [41]  (6.33 ns)

 <State 10>: 6.33ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [41]  (6.33 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'load' operation ('softmax_sum_load', forward_prop/src/forward_prop.cpp:486) on local variable 'softmax_sum' [36]  (0 ns)
	'fadd' operation ('softmax_sum', forward_prop/src/forward_prop.cpp:486) [42]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('softmax_sum', forward_prop/src/forward_prop.cpp:486) [42]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('softmax_sum', forward_prop/src/forward_prop.cpp:486) [42]  (7.3 ns)

 <State 14>: 0.46ns
The critical path consists of the following:
	'store' operation ('store_ln484', forward_prop/src/forward_prop.cpp:484) of variable 'softmax_sum', forward_prop/src/forward_prop.cpp:486 on local variable 'softmax_sum' [44]  (0.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
