C 0 50 "S" 0 85 0 0 41 0 L
X "BN" "?" -7 -2 90.00 0.00 32 0 0 0 0 0 1 0 0
C -25 -50 "B" 0 -115 0 0 41 0 L
P "VHDL_SLICE" "TRUE" 50 0 0.00 0.00 41 0 0 0 0 0 0 0 0
P "PATH" "?" -2 0 0.00 0.00 41 0 0 0 0 0 0 0 0
L -25 -50 0 0 -1 0
L 0 0 0 50 -1 0
