<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 610</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:12px;font-family:Times;color:#0860a8;}
	.ft07{font-size:8px;font-family:Times;color:#0860a8;}
	.ft08{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft010{font-size:9px;line-height:13px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page610-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce610.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">17-36&#160;Vol. 3B</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">DEBUG,&#160;BRANCH&#160;PROFILE,&#160;TSC,&#160;AND RESOURCE&#160;MONITORING&#160;FEATURES</p>
<p style="position:absolute;top:100px;left:119px;white-space:nowrap" class="ft08">allows single-stepping the&#160;processor&#160;on taken&#160;branches.&#160;Se<a href="o_fe12b1e2a880e0ce-587.html">e&#160;Section&#160;17.4.3, “Single-Stepping on&#160;<br/>Branches,”</a>&#160;for more information&#160;about the BTF flag.</p>
<p style="position:absolute;top:141px;left:93px;white-space:nowrap" class="ft02">—&#160;<b>TR (trace message enable) flag (bit&#160;6) —&#160;</b>When set, branch trace messages&#160;are enabled. When&#160;the&#160;</p>
<p style="position:absolute;top:157px;left:119px;white-space:nowrap" class="ft08">processor detects a taken branch, interrupt, or exception; it sends the&#160;branch record out&#160;on&#160;the&#160;system&#160;bus&#160;<br/>as a&#160;branch trace message&#160;(BTM).&#160;<a href="o_fe12b1e2a880e0ce-587.html">See Section 17.4.4, “Branch Trace&#160;Messages,” for&#160;</a>more&#160;information&#160;<br/>about&#160;the TR flag.</p>
<p style="position:absolute;top:214px;left:93px;white-space:nowrap" class="ft02">—&#160;<b>BTS (branch&#160;trace store)&#160;flag&#160;(bit&#160;7)&#160;—&#160;</b>When&#160;set,&#160;the&#160;flag enables BTS facilities&#160;to log BTMs to&#160;a&#160;</p>
<p style="position:absolute;top:231px;left:119px;white-space:nowrap" class="ft02">memory-resident BTS&#160;buffer that is&#160;part of the&#160;DS save&#160;area.&#160;S<a href="o_fe12b1e2a880e0ce-591.html">ee&#160;Section&#160;17.4.9,&#160;“BTS&#160;and&#160;DS&#160;Save Area.”</a></p>
<p style="position:absolute;top:255px;left:93px;white-space:nowrap" class="ft02">—&#160;<b>BTINT (branch trace interrupt) flag (bits 8)&#160;—&#160;</b>When set, the&#160;BTS facilities generate an interrupt when&#160;</p>
<p style="position:absolute;top:271px;left:119px;white-space:nowrap" class="ft08">the BTS buffer is full.&#160;When clear,&#160;BTMs are logged&#160;to&#160;the&#160;BTS buffer in a&#160;circular fashion.&#160;Se<a href="o_fe12b1e2a880e0ce-587.html">e Section 17.4.5,&#160;<br/>“Branch Trace&#160;Store&#160;(BTS),” for a description of&#160;</a>this mechanism.</p>
<p style="position:absolute;top:591px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:592px;left:93px;white-space:nowrap" class="ft08"><b>Debug store (DS) feature flag (bit 21),&#160;returned by&#160;the CPUID instruction</b>&#160;— Indicates that&#160;the&#160;<br/>processor provides&#160;the&#160;debug store&#160;(DS) mechanism,&#160;which allows BTMs&#160;to be stored in&#160;a&#160;memory-resident&#160;<br/>BTS&#160;buffer.&#160;See&#160;<a href="o_fe12b1e2a880e0ce-587.html">Section 17.4.5,&#160;“Branch Trace&#160;Store&#160;(BTS).”</a></p>
<p style="position:absolute;top:646px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:647px;left:93px;white-space:nowrap" class="ft08"><b>Last Branch Record (LBR) Stack</b>&#160;— The LBR&#160;stack consists&#160;of&#160;8&#160;MSRs&#160;(MSR_LASTBRANCH_0 through&#160;<br/>MSR_LASTBRANCH_7); bits 31-0 hold the ‘from’&#160;address,&#160;bits 63-32 hold the ‘to’ address (MSR addresses start&#160;<br/>at 40H).&#160;Se<a href="o_fe12b1e2a880e0ce-610.html">e&#160;Figure&#160;17-15.</a></p>
<p style="position:absolute;top:702px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:703px;left:93px;white-space:nowrap" class="ft08"><b>Last Branch&#160;Record Top-of-Stack&#160;(TOS) Pointer&#160;</b>— The TOS Pointer MSR contains a 3-bit pointer (bits 2-0)&#160;<br/>to the&#160;MSR&#160;in&#160;the&#160;LBR&#160;stack&#160;that contains&#160;the most recent branch, interrupt,&#160;or&#160;exception&#160;recorded. For Intel&#160;<br/>Core Solo and&#160;Intel Core&#160;Duo processors,&#160;this&#160;MSR&#160;is located at&#160;register&#160;address&#160;01C9H.</p>
<p style="position:absolute;top:760px;left:68px;white-space:nowrap" class="ft08">For compatibility,&#160;the Intel Core Solo and&#160;Intel Core&#160;Duo processors provide two 32-bit&#160;MSRs&#160;(the&#160;<br/>MSR_LER_TO_LIP and the MSR_LER_FROM_LIP&#160;MSRs)&#160;that duplicate functions of the LastExceptionToIP&#160;and Last-<br/>ExceptionFromIP MSRs&#160;found&#160;in P6 family&#160;processors.<br/>For details,&#160;s<a href="o_fe12b1e2a880e0ce-605.html">ee Section 17.10,&#160;“Last Branch, Call Stack,&#160;Interrupt,&#160;and&#160;Exception&#160;Recording for Processors based&#160;<br/>on Skylake&#160;Microarchitecture,”&#160;</a><a href="o_fe12b1e2a880e0ce-1584.html">and Section 35.19, “MSRs In Intel</a></p>
<p style="position:absolute;top:830px;left:506px;white-space:nowrap" class="ft05"><a href="o_fe12b1e2a880e0ce-1584.html">®</a></p>
<p style="position:absolute;top:833px;left:517px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-1584.html">&#160;Core</a></p>
<p style="position:absolute;top:830px;left:553px;white-space:nowrap" class="ft05"><a href="o_fe12b1e2a880e0ce-1584.html">™</a></p>
<p style="position:absolute;top:833px;left:563px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-1584.html">&#160;Solo&#160;and&#160;Intel</a></p>
<p style="position:absolute;top:830px;left:661px;white-space:nowrap" class="ft05"><a href="o_fe12b1e2a880e0ce-1584.html">®</a></p>
<p style="position:absolute;top:833px;left:672px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-1584.html">&#160;Core</a></p>
<p style="position:absolute;top:830px;left:708px;white-space:nowrap" class="ft05"><a href="o_fe12b1e2a880e0ce-1584.html">™&#160;</a></p>
<p style="position:absolute;top:833px;left:722px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-1584.html">Duo Processors”</a></p>
<p style="position:absolute;top:519px;left:268px;white-space:nowrap" class="ft06">Figure&#160;17-14. &#160;IA32_DEBUGCTL MSR for&#160;Intel Core&#160;Solo&#160;</p>
<p style="position:absolute;top:537px;left:352px;white-space:nowrap" class="ft06">and Intel Core</p>
<p style="position:absolute;top:536px;left:445px;white-space:nowrap" class="ft07"><i>&#160;</i></p>
<p style="position:absolute;top:537px;left:449px;white-space:nowrap" class="ft06">Duo&#160;Processors</p>
<p style="position:absolute;top:994px;left:239px;white-space:nowrap" class="ft06">Figure&#160;17-15.&#160; LBR&#160;Branch&#160;Record&#160;Layout&#160;for&#160;the&#160;Intel&#160;Core&#160;Solo&#160;</p>
<p style="position:absolute;top:1012px;left:356px;white-space:nowrap" class="ft06">and Intel</p>
<p style="position:absolute;top:1012px;left:415px;white-space:nowrap" class="ft05">&#160;</p>
<p style="position:absolute;top:1012px;left:419px;white-space:nowrap" class="ft06">Core&#160;Duo&#160;Processor</p>
<p style="position:absolute;top:358px;left:250px;white-space:nowrap" class="ft05">31</p>
<p style="position:absolute;top:448px;left:269px;white-space:nowrap" class="ft00">TR&#160;—&#160;Trace messages&#160;enable</p>
<p style="position:absolute;top:421px;left:269px;white-space:nowrap" class="ft00">BTINT&#160;—&#160;Branch trace interrupt</p>
<p style="position:absolute;top:475px;left:269px;white-space:nowrap" class="ft010">BTF&#160;—&#160;Single-step on branches<br/>LBR&#160;—&#160;Last&#160;branch/interrupt/exception</p>
<p style="position:absolute;top:386px;left:402px;white-space:nowrap" class="ft00">Reserved</p>
<p style="position:absolute;top:358px;left:552px;white-space:nowrap" class="ft05">8&#160;7&#160;6&#160;5&#160;4&#160;3&#160;2&#160;1&#160;&#160;&#160;0</p>
<p style="position:absolute;top:434px;left:269px;white-space:nowrap" class="ft00">BTS&#160;—&#160;Branch trace&#160;store</p>
<p style="position:absolute;top:461px;left:269px;white-space:nowrap" class="ft00">Reserved</p>
<p style="position:absolute;top:938px;left:638px;white-space:nowrap" class="ft05">0</p>
<p style="position:absolute;top:938px;left:238px;white-space:nowrap" class="ft05">63</p>
<p style="position:absolute;top:957px;left:495px;white-space:nowrap" class="ft00">From Linear Address</p>
<p style="position:absolute;top:956px;left:288px;white-space:nowrap" class="ft00">To&#160;Linear&#160;Address</p>
<p style="position:absolute;top:938px;left:428px;white-space:nowrap" class="ft05">32&#160;-&#160;31</p>
<p style="position:absolute;top:913px;left:238px;white-space:nowrap" class="ft00">MSR_LASTBRANCH_0 through MSR_LASTBRANCH_7</p>
</div>
</body>
</html>
