-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity predict_ensemble_tde_rom is 
    generic(
             DWIDTH     : integer := 5; 
             AWIDTH     : integer := 9; 
             MEM_SIZE    : integer := 512
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of predict_ensemble_tde_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "00010", 1 => "00100", 2 => "00110", 3 => "01000", 4 => "01010", 
    5 => "01100", 6 => "00000", 7 => "01110", 8 to 9=> "00000", 10 => "10000", 
    11 => "10010", 12 to 13=> "00000", 14 => "10100", 15 => "10110", 16 => "11000", 
    17 => "11010", 18 => "11100", 19 to 23=> "00000", 24 => "11110", 25 to 31=> "00000", 
    32 => "00010", 33 => "00100", 34 => "00110", 35 => "01000", 36 => "01010", 
    37 => "01100", 38 => "01110", 39 => "10000", 40 to 42=> "00000", 43 => "10010", 
    44 => "10100", 45 => "10110", 46 => "11000", 47 to 48=> "00000", 49 => "11010", 
    50 => "11100", 51 to 52=> "00000", 53 => "11110", 54 to 63=> "00000", 64 => "00010", 
    65 => "00100", 66 => "00110", 67 => "01000", 68 => "00000", 69 => "01010", 
    70 => "01100", 71 => "00000", 72 => "01110", 73 => "10000", 74 => "10010", 
    75 => "00000", 76 => "10100", 77 => "10110", 78 => "00000", 79 => "11000", 
    80 => "00000", 81 => "11010", 82 => "11100", 83 => "11110", 84 to 95=> "00000", 
    96 => "00010", 97 => "00100", 98 => "00110", 99 => "01000", 100 => "01010", 
    101 => "01100", 102 => "01110", 103 => "10000", 104 => "00000", 105 => "10010", 
    106 => "10100", 107 to 108=> "00000", 109 => "10110", 110 => "11000", 111 to 112=> "00000", 
    113 => "11010", 114 => "11100", 115 to 119=> "00000", 120 => "11110", 121 to 127=> "00000", 
    128 => "00010", 129 => "00100", 130 => "00110", 131 => "01000", 132 => "01010", 
    133 => "01100", 134 => "01110", 135 => "10000", 136 => "10010", 137 => "10100", 
    138 => "10110", 139 to 141=> "00000", 142 => "11000", 143 => "11010", 144 => "11100", 
    145 to 151=> "00000", 152 => "11110", 153 to 159=> "00000", 160 => "00010", 161 => "00100", 
    162 => "00110", 163 => "01000", 164 => "01010", 165 => "01100", 166 => "01110", 
    167 => "10000", 168 => "00000", 169 => "10010", 170 => "00000", 171 => "10100", 
    172 to 173=> "00000", 174 => "10110", 175 => "11000", 176 to 181=> "00000", 182 => "11010", 
    183 => "00000", 184 => "11100", 185 => "11110", 186 to 191=> "00000", 192 => "00010", 
    193 => "00100", 194 => "00110", 195 => "01000", 196 => "01010", 197 => "01100", 
    198 => "01110", 199 => "10000", 200 => "00000", 201 => "10010", 202 => "10100", 
    203 => "10110", 204 => "11000", 205 => "11010", 206 => "11100", 207 to 213=> "00000", 
    214 => "11110", 215 to 223=> "00000", 224 => "00010", 225 => "00000", 226 => "00100", 
    227 => "00110", 228 => "01000", 229 => "01010", 230 => "01100", 231 => "00000", 
    232 => "01110", 233 => "10000", 234 to 236=> "00000", 237 => "10010", 238 => "10100", 
    239 => "10110", 240 => "11000", 241 => "11010", 242 => "11100", 243 => "00000", 
    244 => "11110", 245 to 255=> "00000", 256 => "00010", 257 => "00100", 258 => "00110", 
    259 => "01000", 260 => "01010", 261 => "01100", 262 => "01110", 263 => "10000", 
    264 => "10010", 265 => "10100", 266 => "10110", 267 to 268=> "00000", 269 => "11000", 
    270 => "11010", 271 => "11100", 272 to 277=> "00000", 278 => "11110", 279 to 287=> "00000", 
    288 => "00010", 289 => "00100", 290 => "00110", 291 => "01000", 292 => "00000", 
    293 => "01010", 294 => "01100", 295 => "01110", 296 to 299=> "00000", 300 => "10000", 
    301 => "10010", 302 => "10100", 303 => "00000", 304 => "10110", 305 to 308=> "00000", 
    309 => "11000", 310 => "11010", 311 => "11100", 312 to 313=> "00000", 314 => "11110", 
    315 to 319=> "00000", 320 => "00010", 321 => "00100", 322 => "00110", 323 => "01000", 
    324 to 325=> "00000", 326 => "01010", 327 => "01100", 328 => "01110", 329 => "10000", 
    330 => "10010", 331 => "10100", 332 => "10110", 333 => "00000", 334 => "11000", 
    335 => "11010", 336 => "11100", 337 => "00000", 338 => "11110", 339 to 351=> "00000", 
    352 => "00010", 353 => "00100", 354 => "00110", 355 => "01000", 356 to 357=> "00000", 
    358 => "01010", 359 => "01100", 360 => "00000", 361 => "01110", 362 => "10000", 
    363 => "10010", 364 to 365=> "00000", 366 => "10100", 367 => "00000", 368 => "10110", 
    369 => "11000", 370 => "11010", 371 => "11100", 372 => "11110", 373 to 383=> "00000", 
    384 => "00010", 385 => "00000", 386 => "00100", 387 => "00110", 388 => "01000", 
    389 => "01010", 390 to 391=> "00000", 392 => "01100", 393 => "01110", 394 => "10000", 
    395 => "10010", 396 => "10100", 397 => "10110", 398 => "11000", 399 => "00000", 
    400 => "11010", 401 => "00000", 402 => "11100", 403 => "11110", 404 to 415=> "00000", 
    416 => "00010", 417 => "00100", 418 => "00110", 419 => "01000", 420 => "01010", 
    421 => "00000", 422 => "01100", 423 => "01110", 424 to 426=> "00000", 427 => "10000", 
    428 => "10010", 429 => "10100", 430 => "10110", 431 => "00000", 432 => "11000", 
    433 => "11010", 434 => "11100", 435 to 439=> "00000", 440 => "11110", 441 to 447=> "00000", 
    448 => "00010", 449 => "00100", 450 => "00110", 451 => "01000", 452 => "01010", 
    453 => "01100", 454 => "01110", 455 => "10000", 456 to 458=> "00000", 459 => "10010", 
    460 => "10100", 461 => "00000", 462 => "10110", 463 to 464=> "00000", 465 => "11000", 
    466 => "11010", 467 => "00000", 468 => "11100", 469 => "11110", 470 to 479=> "00000", 
    480 => "00010", 481 => "00100", 482 => "00110", 483 to 485=> "00000", 486 => "01000", 
    487 => "00000", 488 => "01010", 489 => "01100", 490 => "01110", 491 to 493=> "00000", 
    494 => "10000", 495 => "00000", 496 => "10010", 497 => "10100", 498 => "10110", 
    499 => "11000", 500 => "00000", 501 => "11010", 502 => "11100", 503 to 506=> "00000", 
    507 => "11110", 508 to 511=> "00000" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity predict_ensemble_tde is
    generic (
        DataWidth : INTEGER := 5;
        AddressRange : INTEGER := 512;
        AddressWidth : INTEGER := 9);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of predict_ensemble_tde is
    component predict_ensemble_tde_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    predict_ensemble_tde_rom_U :  component predict_ensemble_tde_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


