sv xpm --include "../../../../../block_diagram/ipshared/8b3d" --include "../../../../../block_diagram/ipshared/ec67/hdl" --include "../../../../../block_diagram/ipshared/ea75/rtl" \
"D:/RandomShit/Xilinx/VIVADO/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"D:/RandomShit/Xilinx/VIVADO/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"D:/RandomShit/Xilinx/VIVADO/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog util_vector_logic_v2_0_1 --include "../../../../../block_diagram/ipshared/8b3d" --include "../../../../../block_diagram/ipshared/ec67/hdl" --include "../../../../../block_diagram/ipshared/ea75/rtl" \
"../../../../../block_diagram/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../../block_diagram/ipshared/8b3d" --include "../../../../../block_diagram/ipshared/ec67/hdl" --include "../../../../../block_diagram/ipshared/ea75/rtl" \
"../../../../../block_diagram/ip/m3_for_arty_a7_i_interconnect_aresetn_0_1/sim/m3_for_arty_a7_i_interconnect_aresetn_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_i_peripheral_aresetn1_0_1/sim/m3_for_arty_a7_i_peripheral_aresetn1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_i_sysresetn_or_0_1/sim/m3_for_arty_a7_i_sysresetn_or_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_i_inv_dbgresetn_0_1/sim/m3_for_arty_a7_i_inv_dbgresetn_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_i_inv_sysresetn1_0_1/sim/m3_for_arty_a7_i_inv_sysresetn1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0_1/m3_for_arty_a7_clk_wiz_0_0_clk_wiz.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0_1/m3_for_arty_a7_clk_wiz_0_0.v" \

verilog xlconstant_v1_1_7 --include "../../../../../block_diagram/ipshared/8b3d" --include "../../../../../block_diagram/ipshared/ec67/hdl" --include "../../../../../block_diagram/ipshared/ea75/rtl" \
"../../../../../block_diagram/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../../block_diagram/ipshared/8b3d" --include "../../../../../block_diagram/ipshared/ec67/hdl" --include "../../../../../block_diagram/ipshared/ea75/rtl" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xlconstant_1_0_1/sim/m3_for_arty_a7_xlconstant_1_0.v" \

verilog generic_baseblocks_v2_1_0 --include "../../../../../block_diagram/ipshared/8b3d" --include "../../../../../block_diagram/ipshared/ec67/hdl" --include "../../../../../block_diagram/ipshared/ea75/rtl" \
"../../../../../block_diagram/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

verilog axi_infrastructure_v1_1_0 --include "../../../../../block_diagram/ipshared/8b3d" --include "../../../../../block_diagram/ipshared/ec67/hdl" --include "../../../../../block_diagram/ipshared/ea75/rtl" \
"../../../../../block_diagram/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

verilog axi_register_slice_v2_1_21 --include "../../../../../block_diagram/ipshared/8b3d" --include "../../../../../block_diagram/ipshared/ec67/hdl" --include "../../../../../block_diagram/ipshared/ea75/rtl" \
"../../../../../block_diagram/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v" \

verilog fifo_generator_v13_2_5 --include "../../../../../block_diagram/ipshared/8b3d" --include "../../../../../block_diagram/ipshared/ec67/hdl" --include "../../../../../block_diagram/ipshared/ea75/rtl" \
"../../../../../block_diagram/ipshared/276e/simulation/fifo_generator_vlog_beh.v" \
"../../../../../block_diagram/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v" \

verilog axi_data_fifo_v2_1_20 --include "../../../../../block_diagram/ipshared/8b3d" --include "../../../../../block_diagram/ipshared/ec67/hdl" --include "../../../../../block_diagram/ipshared/ea75/rtl" \
"../../../../../block_diagram/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

verilog axi_crossbar_v2_1_22 --include "../../../../../block_diagram/ipshared/8b3d" --include "../../../../../block_diagram/ipshared/ec67/hdl" --include "../../../../../block_diagram/ipshared/ea75/rtl" \
"../../../../../block_diagram/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../../block_diagram/ipshared/8b3d" --include "../../../../../block_diagram/ipshared/ec67/hdl" --include "../../../../../block_diagram/ipshared/ea75/rtl" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xbar_0_1/sim/m3_for_arty_a7_xbar_0.v" \

verilog dist_mem_gen_v8_0_13 --include "../../../../../block_diagram/ipshared/8b3d" --include "../../../../../block_diagram/ipshared/ec67/hdl" --include "../../../../../block_diagram/ipshared/ea75/rtl" \
"../../../../../block_diagram/ipshared/0bf5/simulation/dist_mem_gen_v8_0.v" \

verilog blk_mem_gen_v8_4_4 --include "../../../../../block_diagram/ipshared/8b3d" --include "../../../../../block_diagram/ipshared/ec67/hdl" --include "../../../../../block_diagram/ipshared/ea75/rtl" \
"../../../../../block_diagram/ipshared/2985/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib --include "../../../../../block_diagram/ipshared/8b3d" --include "../../../../../block_diagram/ipshared/ec67/hdl" --include "../../../../../block_diagram/ipshared/ea75/rtl" \
"../../../../../block_diagram/ip/m3_for_arty_a7_blk_mem_gen_0_0_1/sim/m3_for_arty_a7_blk_mem_gen_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xbar_1_1/sim/m3_for_arty_a7_xbar_1.v" \

verilog axi_protocol_converter_v2_1_21 --include "../../../../../block_diagram/ipshared/8b3d" --include "../../../../../block_diagram/ipshared/ec67/hdl" --include "../../../../../block_diagram/ipshared/ea75/rtl" \
"../../../../../block_diagram/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../../block_diagram/ipshared/8b3d" --include "../../../../../block_diagram/ipshared/ec67/hdl" --include "../../../../../block_diagram/ipshared/ea75/rtl" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_protocol_convert_0_0_1/sim/m3_for_arty_a7_axi_protocol_convert_0_0.v" \
"../../../../../block_diagram/ipshared/5fe9/DAPLink_to_Arty_shield.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_DAPLink_to_Arty_shield_0_0_1/sim/m3_for_arty_a7_DAPLink_to_Arty_shield_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_tri_io_buf_0_0_1/sim/m3_for_arty_a7_tri_io_buf_0_0.v" \

verilog xlconcat_v2_1_3 --include "../../../../../block_diagram/ipshared/8b3d" --include "../../../../../block_diagram/ipshared/ec67/hdl" --include "../../../../../block_diagram/ipshared/ea75/rtl" \
"../../../../../block_diagram/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../../block_diagram/ipshared/8b3d" --include "../../../../../block_diagram/ipshared/ec67/hdl" --include "../../../../../block_diagram/ipshared/ea75/rtl" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xlconcat_0_0_1/sim/m3_for_arty_a7_xlconcat_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xlconcat_1_0_1/sim/m3_for_arty_a7_xlconcat_1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xlconstant_1_1_1/sim/m3_for_arty_a7_xlconstant_1_1.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/cm3_dap_ahb_ap.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/cm3_wic.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/cm3_nvic.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/cm3_dwt.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/AhbToAxi.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/cm3_mpu.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/cm3_bus_matrix.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/models.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/cmsdk.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/cm3_tpiu.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/dapswjdp.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/cm3_fpb.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/cm3_dpu.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/cm3_itm.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/cm3_etm.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/cortexm3.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/cortexm3_integration.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0_1/sim/m3_for_arty_a7_Cortex_M3_0_0.v" \
"../../../../../block_diagram/sim/m3_for_arty_a7.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_PmodESP32_0_0/ipshared/0a6f/src/pmod_concat.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_PmodESP32_0_0/src/PmodESP32_pmod_bridge_0_0/sim/PmodESP32_pmod_bridge_0_0.v" \
"../../../../../block_diagram/ipshared/ec56/src/PmodESP32.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_PmodESP32_0_0/sim/m3_for_arty_a7_PmodESP32_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xadc_wiz_0_0/m3_for_arty_a7_xadc_wiz_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_pc_0_1/sim/m3_for_arty_a7_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
