{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 08:49:54 2023 " "Info: Processing started: Thu Nov 30 08:49:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Port_io -c Port_io --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Port_io -c Port_io --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[0\] " "Warning: Node \"latch\[0\]\" is a latch" {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[1\] " "Warning: Node \"latch\[1\]\" is a latch" {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[2\] " "Warning: Node \"latch\[2\]\" is a latch" {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[3\] " "Warning: Node \"latch\[3\]\" is a latch" {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[4\] " "Warning: Node \"latch\[4\]\" is a latch" {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[5\] " "Warning: Node \"latch\[5\]\" is a latch" {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[6\] " "Warning: Node \"latch\[6\]\" is a latch" {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[7\] " "Warning: Node \"latch\[7\]\" is a latch" {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 15 -1 0 } } { "c:/files/software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/files/software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[2\] " "Info: Assuming node \"abus_in\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 16 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[5\] " "Info: Assuming node \"abus_in\[5\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 16 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[4\] " "Info: Assuming node \"abus_in\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 16 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[6\] " "Info: Assuming node \"abus_in\[6\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 16 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[7\] " "Info: Assuming node \"abus_in\[7\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 16 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "rd_en " "Info: Assuming node \"rd_en\" is a latch enable. Will not compute fmax for this pin." {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 19 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[1\] " "Info: Assuming node \"abus_in\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 16 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[3\] " "Info: Assuming node \"abus_in\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 16 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "process_1~0 " "Info: Detected gated clock \"process_1~0\" as buffer" {  } { { "c:/files/software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/files/software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~1 " "Info: Detected gated clock \"Equal0~1\" as buffer" {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 56 -1 0 } } { "c:/files/software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/files/software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 56 -1 0 } } { "c:/files/software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/files/software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_in " "Info: No valid register-to-register data paths exist for clock \"clk_in\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "tris_reg\[0\] abus_in\[1\] clk_in 5.292 ns register " "Info: tsu for register \"tris_reg\[0\]\" (data pin = \"abus_in\[1\]\", clock pin = \"clk_in\") is 5.292 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.010 ns + Longest pin register " "Info: + Longest pin to register delay is 8.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns abus_in\[1\] 1 CLK PIN_H11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_H11; Fanout = 3; CLK Node = 'abus_in\[1\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[1] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.056 ns) + CELL(0.275 ns) 6.161 ns dbus_out\[7\]~19 2 COMB LCCOMB_X17_Y35_N8 1 " "Info: 2: + IC(5.056 ns) + CELL(0.275 ns) = 6.161 ns; Loc. = LCCOMB_X17_Y35_N8; Fanout = 1; COMB Node = 'dbus_out\[7\]~19'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.331 ns" { abus_in[1] dbus_out[7]~19 } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 6.687 ns tris_reg\[0\]~0 3 COMB LCCOMB_X17_Y35_N10 8 " "Info: 3: + IC(0.251 ns) + CELL(0.275 ns) = 6.687 ns; Loc. = LCCOMB_X17_Y35_N10; Fanout = 8; COMB Node = 'tris_reg\[0\]~0'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { dbus_out[7]~19 tris_reg[0]~0 } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.660 ns) 8.010 ns tris_reg\[0\] 4 REG LCFF_X17_Y35_N15 3 " "Info: 4: + IC(0.663 ns) + CELL(0.660 ns) = 8.010 ns; Loc. = LCFF_X17_Y35_N15; Fanout = 3; REG Node = 'tris_reg\[0\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { tris_reg[0]~0 tris_reg[0] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.040 ns ( 25.47 % ) " "Info: Total cell delay = 2.040 ns ( 25.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.970 ns ( 74.53 % ) " "Info: Total interconnect delay = 5.970 ns ( 74.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.010 ns" { abus_in[1] dbus_out[7]~19 tris_reg[0]~0 tris_reg[0] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.010 ns" { abus_in[1] {} abus_in[1]~combout {} dbus_out[7]~19 {} tris_reg[0]~0 {} tris_reg[0] {} } { 0.000ns 0.000ns 5.056ns 0.251ns 0.663ns } { 0.000ns 0.830ns 0.275ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.682 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns tris_reg\[0\] 3 REG LCFF_X17_Y35_N15 3 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X17_Y35_N15; Fanout = 3; REG Node = 'tris_reg\[0\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { clk_in~clkctrl tris_reg[0] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk_in clk_in~clkctrl tris_reg[0] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} tris_reg[0] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.010 ns" { abus_in[1] dbus_out[7]~19 tris_reg[0]~0 tris_reg[0] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.010 ns" { abus_in[1] {} abus_in[1]~combout {} dbus_out[7]~19 {} tris_reg[0]~0 {} tris_reg[0] {} } { 0.000ns 0.000ns 5.056ns 0.251ns 0.663ns } { 0.000ns 0.830ns 0.275ns 0.275ns 0.660ns } "" } } { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk_in clk_in~clkctrl tris_reg[0] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} tris_reg[0] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "abus_in\[6\] dbus_out\[2\] latch\[2\] 10.805 ns register " "Info: tco from clock \"abus_in\[6\]\" to destination pin \"dbus_out\[2\]\" through register \"latch\[2\]\" is 10.805 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[6\] source 5.913 ns + Longest register " "Info: + Longest clock path from clock \"abus_in\[6\]\" to source register is 5.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns abus_in\[6\] 1 CLK PIN_G5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_G5; Fanout = 1; CLK Node = 'abus_in\[6\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[6] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.398 ns) 2.644 ns Equal0~0 2 COMB LCCOMB_X17_Y35_N12 5 " "Info: 2: + IC(1.404 ns) + CELL(0.398 ns) = 2.644 ns; Loc. = LCCOMB_X17_Y35_N12; Fanout = 5; COMB Node = 'Equal0~0'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { abus_in[6] Equal0~0 } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 3.041 ns process_1~0 3 COMB LCCOMB_X17_Y35_N26 8 " "Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 3.041 ns; Loc. = LCCOMB_X17_Y35_N26; Fanout = 8; COMB Node = 'process_1~0'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Equal0~0 process_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.384 ns) + CELL(0.000 ns) 4.425 ns process_1~0clkctrl 4 COMB CLKCTRL_G10 8 " "Info: 4: + IC(1.384 ns) + CELL(0.000 ns) = 4.425 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'process_1~0clkctrl'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { process_1~0 process_1~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.150 ns) 5.913 ns latch\[2\] 5 REG LCCOMB_X5_Y35_N8 1 " "Info: 5: + IC(1.338 ns) + CELL(0.150 ns) = 5.913 ns; Loc. = LCCOMB_X5_Y35_N8; Fanout = 1; REG Node = 'latch\[2\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { process_1~0clkctrl latch[2] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.540 ns ( 26.04 % ) " "Info: Total cell delay = 1.540 ns ( 26.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.373 ns ( 73.96 % ) " "Info: Total interconnect delay = 4.373 ns ( 73.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.913 ns" { abus_in[6] Equal0~0 process_1~0 process_1~0clkctrl latch[2] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.913 ns" { abus_in[6] {} abus_in[6]~combout {} Equal0~0 {} process_1~0 {} process_1~0clkctrl {} latch[2] {} } { 0.000ns 0.000ns 1.404ns 0.247ns 1.384ns 1.338ns } { 0.000ns 0.842ns 0.398ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.892 ns + Longest register pin " "Info: + Longest register to pin delay is 4.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch\[2\] 1 REG LCCOMB_X5_Y35_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X5_Y35_N8; Fanout = 1; REG Node = 'latch\[2\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch[2] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.150 ns) 1.528 ns dbus_out\[2\]~13 2 COMB LCCOMB_X17_Y35_N0 1 " "Info: 2: + IC(1.378 ns) + CELL(0.150 ns) = 1.528 ns; Loc. = LCCOMB_X17_Y35_N0; Fanout = 1; COMB Node = 'dbus_out\[2\]~13'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { latch[2] dbus_out[2]~13 } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(2.798 ns) 4.892 ns dbus_out\[2\] 3 PIN PIN_B8 0 " "Info: 3: + IC(0.566 ns) + CELL(2.798 ns) = 4.892 ns; Loc. = PIN_B8; Fanout = 0; PIN Node = 'dbus_out\[2\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.364 ns" { dbus_out[2]~13 dbus_out[2] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.948 ns ( 60.26 % ) " "Info: Total cell delay = 2.948 ns ( 60.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.944 ns ( 39.74 % ) " "Info: Total interconnect delay = 1.944 ns ( 39.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.892 ns" { latch[2] dbus_out[2]~13 dbus_out[2] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.892 ns" { latch[2] {} dbus_out[2]~13 {} dbus_out[2] {} } { 0.000ns 1.378ns 0.566ns } { 0.000ns 0.150ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.913 ns" { abus_in[6] Equal0~0 process_1~0 process_1~0clkctrl latch[2] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.913 ns" { abus_in[6] {} abus_in[6]~combout {} Equal0~0 {} process_1~0 {} process_1~0clkctrl {} latch[2] {} } { 0.000ns 0.000ns 1.404ns 0.247ns 1.384ns 1.338ns } { 0.000ns 0.842ns 0.398ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.892 ns" { latch[2] dbus_out[2]~13 dbus_out[2] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.892 ns" { latch[2] {} dbus_out[2]~13 {} dbus_out[2] {} } { 0.000ns 1.378ns 0.566ns } { 0.000ns 0.150ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "abus_in\[7\] dbus_out\[0\] 10.685 ns Longest " "Info: Longest tpd from source pin \"abus_in\[7\]\" to destination pin \"dbus_out\[0\]\" is 10.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns abus_in\[7\] 1 CLK PIN_B3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_B3; Fanout = 5; CLK Node = 'abus_in\[7\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[7] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.364 ns) + CELL(0.419 ns) 6.655 ns dbus_out\[0\]~8 2 COMB LCCOMB_X17_Y35_N14 1 " "Info: 2: + IC(5.364 ns) + CELL(0.419 ns) = 6.655 ns; Loc. = LCCOMB_X17_Y35_N14; Fanout = 1; COMB Node = 'dbus_out\[0\]~8'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.783 ns" { abus_in[7] dbus_out[0]~8 } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.419 ns) 7.322 ns dbus_out\[0\]~9 3 COMB LCCOMB_X17_Y35_N4 1 " "Info: 3: + IC(0.248 ns) + CELL(0.419 ns) = 7.322 ns; Loc. = LCCOMB_X17_Y35_N4; Fanout = 1; COMB Node = 'dbus_out\[0\]~9'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { dbus_out[0]~8 dbus_out[0]~9 } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(2.788 ns) 10.685 ns dbus_out\[0\] 4 PIN PIN_C9 0 " "Info: 4: + IC(0.575 ns) + CELL(2.788 ns) = 10.685 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'dbus_out\[0\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.363 ns" { dbus_out[0]~9 dbus_out[0] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.498 ns ( 42.10 % ) " "Info: Total cell delay = 4.498 ns ( 42.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.187 ns ( 57.90 % ) " "Info: Total interconnect delay = 6.187 ns ( 57.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.685 ns" { abus_in[7] dbus_out[0]~8 dbus_out[0]~9 dbus_out[0] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.685 ns" { abus_in[7] {} abus_in[7]~combout {} dbus_out[0]~8 {} dbus_out[0]~9 {} dbus_out[0] {} } { 0.000ns 0.000ns 5.364ns 0.248ns 0.575ns } { 0.000ns 0.872ns 0.419ns 0.419ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "latch\[4\] port_io\[4\] abus_in\[6\] -0.080 ns register " "Info: th for register \"latch\[4\]\" (data pin = \"port_io\[4\]\", clock pin = \"abus_in\[6\]\") is -0.080 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[6\] destination 5.966 ns + Longest register " "Info: + Longest clock path from clock \"abus_in\[6\]\" to destination register is 5.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns abus_in\[6\] 1 CLK PIN_G5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_G5; Fanout = 1; CLK Node = 'abus_in\[6\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[6] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.398 ns) 2.644 ns Equal0~0 2 COMB LCCOMB_X17_Y35_N12 5 " "Info: 2: + IC(1.404 ns) + CELL(0.398 ns) = 2.644 ns; Loc. = LCCOMB_X17_Y35_N12; Fanout = 5; COMB Node = 'Equal0~0'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { abus_in[6] Equal0~0 } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 3.041 ns process_1~0 3 COMB LCCOMB_X17_Y35_N26 8 " "Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 3.041 ns; Loc. = LCCOMB_X17_Y35_N26; Fanout = 8; COMB Node = 'process_1~0'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Equal0~0 process_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.384 ns) + CELL(0.000 ns) 4.425 ns process_1~0clkctrl 4 COMB CLKCTRL_G10 8 " "Info: 4: + IC(1.384 ns) + CELL(0.000 ns) = 4.425 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'process_1~0clkctrl'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { process_1~0 process_1~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.150 ns) 5.966 ns latch\[4\] 5 REG LCCOMB_X14_Y35_N24 1 " "Info: 5: + IC(1.391 ns) + CELL(0.150 ns) = 5.966 ns; Loc. = LCCOMB_X14_Y35_N24; Fanout = 1; REG Node = 'latch\[4\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { process_1~0clkctrl latch[4] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.540 ns ( 25.81 % ) " "Info: Total cell delay = 1.540 ns ( 25.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.426 ns ( 74.19 % ) " "Info: Total interconnect delay = 4.426 ns ( 74.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.966 ns" { abus_in[6] Equal0~0 process_1~0 process_1~0clkctrl latch[4] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.966 ns" { abus_in[6] {} abus_in[6]~combout {} Equal0~0 {} process_1~0 {} process_1~0clkctrl {} latch[4] {} } { 0.000ns 0.000ns 1.404ns 0.247ns 1.384ns 1.391ns } { 0.000ns 0.842ns 0.398ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.046 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.046 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns port_io\[4\] 1 PIN PIN_G10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G10; Fanout = 1; PIN Node = 'port_io\[4\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io[4] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns port_io\[4\]~4 2 COMB IOC_X14_Y36_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = IOC_X14_Y36_N0; Fanout = 1; COMB Node = 'port_io\[4\]~4'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { port_io[4] port_io[4]~4 } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.797 ns) + CELL(0.419 ns) 6.046 ns latch\[4\] 3 REG LCCOMB_X14_Y35_N24 1 " "Info: 3: + IC(4.797 ns) + CELL(0.419 ns) = 6.046 ns; Loc. = LCCOMB_X14_Y35_N24; Fanout = 1; REG Node = 'latch\[4\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.216 ns" { port_io[4]~4 latch[4] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.249 ns ( 20.66 % ) " "Info: Total cell delay = 1.249 ns ( 20.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.797 ns ( 79.34 % ) " "Info: Total interconnect delay = 4.797 ns ( 79.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.046 ns" { port_io[4] port_io[4]~4 latch[4] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.046 ns" { port_io[4] {} port_io[4]~4 {} latch[4] {} } { 0.000ns 0.000ns 4.797ns } { 0.000ns 0.830ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.966 ns" { abus_in[6] Equal0~0 process_1~0 process_1~0clkctrl latch[4] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.966 ns" { abus_in[6] {} abus_in[6]~combout {} Equal0~0 {} process_1~0 {} process_1~0clkctrl {} latch[4] {} } { 0.000ns 0.000ns 1.404ns 0.247ns 1.384ns 1.391ns } { 0.000ns 0.842ns 0.398ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.046 ns" { port_io[4] port_io[4]~4 latch[4] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.046 ns" { port_io[4] {} port_io[4]~4 {} latch[4] {} } { 0.000ns 0.000ns 4.797ns } { 0.000ns 0.830ns 0.419ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 08:49:54 2023 " "Info: Processing ended: Thu Nov 30 08:49:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
