$date
	Mon Nov  1 19:17:19 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU_tb $end
$var wire 8 ! out [7:0] $end
$var reg 8 " A [7:0] $end
$var reg 8 # B [7:0] $end
$var reg 1 $ clk $end
$var reg 4 % opcode [3:0] $end
$scope module dut $end
$var wire 8 & A [7:0] $end
$var wire 8 ' B [7:0] $end
$var wire 1 $ clk $end
$var wire 4 ( opcode [3:0] $end
$var reg 8 ) acc [7:0] $end
$var reg 8 * out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 *
b101 )
b0 (
b1 '
b100 &
b0 %
1$
b1 #
b100 "
b101 !
$end
#5
0$
#10
b1001 !
b1001 *
b1001 )
b110 %
b110 (
1$
#15
0$
#20
b10 !
b10 *
b10 )
b1000 %
b1000 (
1$
#25
0$
#30
b0 !
b0 *
b0 )
b1111 %
b1111 (
1$
#35
0$
