
*** Running vivado
    with args -log design_1_my_counter_ip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_my_counter_ip_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_my_counter_ip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/PROJECT/ip_repo/my_counter_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_my_counter_ip_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25476
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1105.551 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_my_counter_ip_0_0' [d:/PROJECT/counter/counter.gen/sources_1/bd/design_1/ip/design_1_my_counter_ip_0_0/synth/design_1_my_counter_ip_0_0.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'my_counter_ip_v1_0' declared at 'd:/PROJECT/counter/counter.gen/sources_1/bd/design_1/ipshared/441c/hdl/my_counter_ip_v1_0.vhd:5' bound to instance 'U0' of component 'my_counter_ip_v1_0' [d:/PROJECT/counter/counter.gen/sources_1/bd/design_1/ip/design_1_my_counter_ip_0_0/synth/design_1_my_counter_ip_0_0.vhd:150]
INFO: [Synth 8-638] synthesizing module 'my_counter_ip_v1_0' [d:/PROJECT/counter/counter.gen/sources_1/bd/design_1/ipshared/441c/hdl/my_counter_ip_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'my_counter_ip_v1_0_S00_AXI' declared at 'd:/PROJECT/counter/counter.gen/sources_1/bd/design_1/ipshared/441c/hdl/my_counter_ip_v1_0_S00_AXI.vhd:5' bound to instance 'my_counter_ip_v1_0_S00_AXI_inst' of component 'my_counter_ip_v1_0_S00_AXI' [d:/PROJECT/counter/counter.gen/sources_1/bd/design_1/ipshared/441c/hdl/my_counter_ip_v1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'my_counter_ip_v1_0_S00_AXI' [d:/PROJECT/counter/counter.gen/sources_1/bd/design_1/ipshared/441c/hdl/my_counter_ip_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/PROJECT/counter/counter.gen/sources_1/bd/design_1/ipshared/441c/hdl/my_counter_ip_v1_0_S00_AXI.vhd:231]
INFO: [Synth 8-226] default block is never used [d:/PROJECT/counter/counter.gen/sources_1/bd/design_1/ipshared/441c/hdl/my_counter_ip_v1_0_S00_AXI.vhd:361]
INFO: [Synth 8-3491] module 'counter' declared at 'd:/PROJECT/counter/counter.gen/sources_1/bd/design_1/ipshared/441c/src/counter.vhd:34' bound to instance 'DUT' of component 'counter' [d:/PROJECT/counter/counter.gen/sources_1/bd/design_1/ipshared/441c/hdl/my_counter_ip_v1_0_S00_AXI.vhd:395]
INFO: [Synth 8-638] synthesizing module 'counter' [d:/PROJECT/counter/counter.gen/sources_1/bd/design_1/ipshared/441c/src/counter.vhd:43]
WARNING: [Synth 8-614] signal 'RST_N' is read in the process but is not in the sensitivity list [d:/PROJECT/counter/counter.gen/sources_1/bd/design_1/ipshared/441c/src/counter.vhd:48]
WARNING: [Synth 8-614] signal 'cur_start_val' is read in the process but is not in the sensitivity list [d:/PROJECT/counter/counter.gen/sources_1/bd/design_1/ipshared/441c/src/counter.vhd:48]
WARNING: [Synth 8-614] signal 'set_val' is read in the process but is not in the sensitivity list [d:/PROJECT/counter/counter.gen/sources_1/bd/design_1/ipshared/441c/src/counter.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'counter' (1#1) [d:/PROJECT/counter/counter.gen/sources_1/bd/design_1/ipshared/441c/src/counter.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'my_counter_ip_v1_0_S00_AXI' (2#1) [d:/PROJECT/counter/counter.gen/sources_1/bd/design_1/ipshared/441c/hdl/my_counter_ip_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'my_counter_ip_v1_0' (3#1) [d:/PROJECT/counter/counter.gen/sources_1/bd/design_1/ipshared/441c/hdl/my_counter_ip_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_my_counter_ip_0_0' (4#1) [d:/PROJECT/counter/counter.gen/sources_1/bd/design_1/ip/design_1_my_counter_ip_0_0/synth/design_1_my_counter_ip_0_0.vhd:83]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1105.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1105.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1105.551 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1105.551 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1187.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1187.281 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1187.281 ; gain = 81.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1187.281 ; gain = 81.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1187.281 ; gain = 81.730
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'cur_start_val_reg' [d:/PROJECT/counter/counter.gen/sources_1/bd/design_1/ipshared/441c/src/counter.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1187.281 ; gain = 81.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1187.281 ; gain = 81.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 1187.281 ; gain = 81.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 1187.281 ; gain = 81.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 1203.152 ; gain = 97.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:48 . Memory (MB): peak = 1210.902 ; gain = 105.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:48 . Memory (MB): peak = 1210.902 ; gain = 105.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:48 . Memory (MB): peak = 1210.902 ; gain = 105.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:48 . Memory (MB): peak = 1210.902 ; gain = 105.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:48 . Memory (MB): peak = 1210.902 ; gain = 105.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:48 . Memory (MB): peak = 1210.902 ; gain = 105.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     2|
|2     |LUT1   |     2|
|3     |LUT2   |     1|
|4     |LUT3   |    10|
|5     |LUT4   |    27|
|6     |LUT5   |    16|
|7     |LUT6   |    43|
|8     |FDCE   |     8|
|9     |FDPE   |     8|
|10    |FDRE   |   167|
|11    |FDSE   |     3|
|12    |LD     |     8|
|13    |LDC    |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:48 . Memory (MB): peak = 1210.902 ; gain = 105.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 1210.902 ; gain = 23.621
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:48 . Memory (MB): peak = 1210.902 ; gain = 105.352
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1222.957 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1229.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 8 instances
  LDC => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:01:01 . Memory (MB): peak = 1229.336 ; gain = 123.785
INFO: [Common 17-1381] The checkpoint 'D:/PROJECT/counter/counter.runs/design_1_my_counter_ip_0_0_synth_1/design_1_my_counter_ip_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_my_counter_ip_0_0, cache-ID = b9c50e42ffbb670b
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/PROJECT/counter/counter.runs/design_1_my_counter_ip_0_0_synth_1/design_1_my_counter_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_my_counter_ip_0_0_utilization_synth.rpt -pb design_1_my_counter_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug  9 21:56:07 2023...
