Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Sun Jun 16 18:36:16 2024
| Host         : GoodKook-Skull running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cpu_wrapper_timing_summary_routed.rpt -pb cpu_wrapper_timing_summary_routed.pb -rpx cpu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-18  Warning           Missing input or output delay                   22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    486.639        0.000                      0                  451        0.094        0.000                      0                  451      249.500        0.000                       0                   206  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
dut_clk_pin  {0.000 250.000}      500.000         2.000           
emu_clk_pin  {0.000 250.000}      500.000         2.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dut_clk_pin       487.147        0.000                      0                  238        0.252        0.000                      0                  238      249.500        0.000                       0                   148  
emu_clk_pin       491.209        0.000                      0                   37        0.140        0.000                      0                   37      249.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
emu_clk_pin   dut_clk_pin       486.639        0.000                      0                  257        0.094        0.000                      0                  257  
dut_clk_pin   emu_clk_pin       490.719        0.000                      0                   25        0.162        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  emu_clk_pin        dut_clk_pin            495.776        0.000                      0                  135        0.202        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        dut_clk_pin                 
(none)        emu_clk_pin                 
(none)                      emu_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      487.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      249.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             487.147ns  (required time - arrival time)
  Source:                 _1216_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1234_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        12.930ns  (logic 4.077ns (31.531%)  route 8.853ns (68.469%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 504.998 - 500.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1386_/O
                         net (fo=1, routed)           2.025     3.496    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=147, routed)         1.630     5.222    u_cpu.clk
    SLICE_X14Y103        FDCE                                         r  _1216_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDCE (Prop_fdce_C_Q)         0.518     5.740 r  _1216_/Q
                         net (fo=87, routed)          3.317     9.057    _0285_[4]
    SLICE_X12Y109        LUT5 (Prop_lut5_I3_O)        0.124     9.181 r  _0556_/O
                         net (fo=1, routed)           0.000     9.181    _0056_
    SLICE_X12Y109        MUXF7 (Prop_muxf7_I1_O)      0.214     9.395 r  _0557_/O
                         net (fo=1, routed)           0.000     9.395    _0052_
    SLICE_X12Y109        MUXF8 (Prop_muxf8_I1_O)      0.088     9.483 r  _0558_/O
                         net (fo=20, routed)          1.278    10.761    _0075_[7]
    SLICE_X0Y107         MUXF8 (Prop_muxf8_S_O)       0.468    11.229 r  _0690_/O
                         net (fo=2, routed)           1.069    12.297    _0093_[2]
    SLICE_X4Y109         LUT4 (Prop_lut4_I2_O)        0.316    12.613 r  _0697_/O
                         net (fo=1, routed)           0.000    12.613    _0101_
    SLICE_X4Y109         MUXF7 (Prop_muxf7_I0_O)      0.212    12.825 r  _0699_/O
                         net (fo=2, routed)           0.570    13.395    _0390_[1]
    SLICE_X4Y107         LUT3 (Prop_lut3_I1_O)        0.299    13.694 r  _1110_/O
                         net (fo=1, routed)           0.000    13.694    _0313_[3]
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.095 r  _1153_/CO[3]
                         net (fo=1, routed)           0.000    14.095    _0312_[3]
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.317 r  _1154_/O[0]
                         net (fo=1, routed)           0.803    15.120    _0315_[4]
    SLICE_X6Y107         LUT6 (Prop_lut6_I2_O)        0.299    15.419 r  _1129_/O
                         net (fo=2, routed)           0.553    15.971    u_cpu.u_ALU8.temp_HC
    SLICE_X5Y107         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613    16.584 r  _1155_/O[1]
                         net (fo=2, routed)           1.265    17.849    _0319_[1]
    SLICE_X6Y107         LUT6 (Prop_lut6_I0_O)        0.303    18.152 r  _1130_/O
                         net (fo=1, routed)           0.000    18.152    _0284_
    SLICE_X6Y107         FDCE                                         r  _1234_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.586   504.998    u_cpu.clk
    SLICE_X6Y107         FDCE                                         r  _1234_/C
                         clock pessimism              0.259   505.257    
                         clock uncertainty           -0.035   505.222    
    SLICE_X6Y107         FDCE (Setup_fdce_C_D)        0.077   505.299    _1234_
  -------------------------------------------------------------------
                         required time                        505.299    
                         arrival time                         -18.152    
  -------------------------------------------------------------------
                         slack                                487.147    

Slack (MET) :             488.644ns  (required time - arrival time)
  Source:                 _1216_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1243_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        11.406ns  (logic 3.818ns (33.473%)  route 7.588ns (66.527%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 504.998 - 500.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1386_/O
                         net (fo=1, routed)           2.025     3.496    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=147, routed)         1.630     5.222    u_cpu.clk
    SLICE_X14Y103        FDCE                                         r  _1216_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDCE (Prop_fdce_C_Q)         0.518     5.740 r  _1216_/Q
                         net (fo=87, routed)          3.317     9.057    _0285_[4]
    SLICE_X12Y109        LUT5 (Prop_lut5_I3_O)        0.124     9.181 r  _0556_/O
                         net (fo=1, routed)           0.000     9.181    _0056_
    SLICE_X12Y109        MUXF7 (Prop_muxf7_I1_O)      0.214     9.395 r  _0557_/O
                         net (fo=1, routed)           0.000     9.395    _0052_
    SLICE_X12Y109        MUXF8 (Prop_muxf8_I1_O)      0.088     9.483 r  _0558_/O
                         net (fo=20, routed)          1.278    10.761    _0075_[7]
    SLICE_X0Y107         MUXF8 (Prop_muxf8_S_O)       0.468    11.229 r  _0690_/O
                         net (fo=2, routed)           1.069    12.297    _0093_[2]
    SLICE_X4Y109         LUT4 (Prop_lut4_I2_O)        0.316    12.613 r  _0697_/O
                         net (fo=1, routed)           0.000    12.613    _0101_
    SLICE_X4Y109         MUXF7 (Prop_muxf7_I0_O)      0.212    12.825 r  _0699_/O
                         net (fo=2, routed)           0.570    13.395    _0390_[1]
    SLICE_X4Y107         LUT3 (Prop_lut3_I1_O)        0.299    13.694 r  _1110_/O
                         net (fo=1, routed)           0.000    13.694    _0313_[3]
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.095 r  _1153_/CO[3]
                         net (fo=1, routed)           0.000    14.095    _0312_[3]
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.317 r  _1154_/O[0]
                         net (fo=1, routed)           0.803    15.120    _0315_[4]
    SLICE_X6Y107         LUT6 (Prop_lut6_I2_O)        0.299    15.419 r  _1129_/O
                         net (fo=2, routed)           0.553    15.971    u_cpu.u_ALU8.temp_HC
    SLICE_X5Y107         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.657    16.628 r  _1155_/O[3]
                         net (fo=2, routed)           0.000    16.628    _0319_[3]
    SLICE_X5Y107         FDCE                                         r  _1243_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.586   504.998    u_cpu.clk
    SLICE_X5Y107         FDCE                                         r  _1243_/C
                         clock pessimism              0.259   505.257    
                         clock uncertainty           -0.035   505.222    
    SLICE_X5Y107         FDCE (Setup_fdce_C_D)        0.051   505.273    _1243_
  -------------------------------------------------------------------
                         required time                        505.273    
                         arrival time                         -16.628    
  -------------------------------------------------------------------
                         slack                                488.644    

Slack (MET) :             488.688ns  (required time - arrival time)
  Source:                 _1216_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1241_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        11.362ns  (logic 3.774ns (33.216%)  route 7.588ns (66.784%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 504.998 - 500.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1386_/O
                         net (fo=1, routed)           2.025     3.496    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=147, routed)         1.630     5.222    u_cpu.clk
    SLICE_X14Y103        FDCE                                         r  _1216_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDCE (Prop_fdce_C_Q)         0.518     5.740 r  _1216_/Q
                         net (fo=87, routed)          3.317     9.057    _0285_[4]
    SLICE_X12Y109        LUT5 (Prop_lut5_I3_O)        0.124     9.181 r  _0556_/O
                         net (fo=1, routed)           0.000     9.181    _0056_
    SLICE_X12Y109        MUXF7 (Prop_muxf7_I1_O)      0.214     9.395 r  _0557_/O
                         net (fo=1, routed)           0.000     9.395    _0052_
    SLICE_X12Y109        MUXF8 (Prop_muxf8_I1_O)      0.088     9.483 r  _0558_/O
                         net (fo=20, routed)          1.278    10.761    _0075_[7]
    SLICE_X0Y107         MUXF8 (Prop_muxf8_S_O)       0.468    11.229 r  _0690_/O
                         net (fo=2, routed)           1.069    12.297    _0093_[2]
    SLICE_X4Y109         LUT4 (Prop_lut4_I2_O)        0.316    12.613 r  _0697_/O
                         net (fo=1, routed)           0.000    12.613    _0101_
    SLICE_X4Y109         MUXF7 (Prop_muxf7_I0_O)      0.212    12.825 r  _0699_/O
                         net (fo=2, routed)           0.570    13.395    _0390_[1]
    SLICE_X4Y107         LUT3 (Prop_lut3_I1_O)        0.299    13.694 r  _1110_/O
                         net (fo=1, routed)           0.000    13.694    _0313_[3]
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.095 r  _1153_/CO[3]
                         net (fo=1, routed)           0.000    14.095    _0312_[3]
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.317 r  _1154_/O[0]
                         net (fo=1, routed)           0.803    15.120    _0315_[4]
    SLICE_X6Y107         LUT6 (Prop_lut6_I2_O)        0.299    15.419 r  _1129_/O
                         net (fo=2, routed)           0.553    15.971    u_cpu.u_ALU8.temp_HC
    SLICE_X5Y107         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613    16.584 r  _1155_/O[1]
                         net (fo=2, routed)           0.000    16.584    _0319_[1]
    SLICE_X5Y107         FDCE                                         r  _1241_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.586   504.998    u_cpu.clk
    SLICE_X5Y107         FDCE                                         r  _1241_/C
                         clock pessimism              0.259   505.257    
                         clock uncertainty           -0.035   505.222    
    SLICE_X5Y107         FDCE (Setup_fdce_C_D)        0.051   505.273    _1241_
  -------------------------------------------------------------------
                         required time                        505.273    
                         arrival time                         -16.584    
  -------------------------------------------------------------------
                         slack                                488.688    

Slack (MET) :             488.701ns  (required time - arrival time)
  Source:                 _1216_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1242_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        11.349ns  (logic 3.761ns (33.139%)  route 7.588ns (66.861%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 504.998 - 500.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1386_/O
                         net (fo=1, routed)           2.025     3.496    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=147, routed)         1.630     5.222    u_cpu.clk
    SLICE_X14Y103        FDCE                                         r  _1216_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDCE (Prop_fdce_C_Q)         0.518     5.740 r  _1216_/Q
                         net (fo=87, routed)          3.317     9.057    _0285_[4]
    SLICE_X12Y109        LUT5 (Prop_lut5_I3_O)        0.124     9.181 r  _0556_/O
                         net (fo=1, routed)           0.000     9.181    _0056_
    SLICE_X12Y109        MUXF7 (Prop_muxf7_I1_O)      0.214     9.395 r  _0557_/O
                         net (fo=1, routed)           0.000     9.395    _0052_
    SLICE_X12Y109        MUXF8 (Prop_muxf8_I1_O)      0.088     9.483 r  _0558_/O
                         net (fo=20, routed)          1.278    10.761    _0075_[7]
    SLICE_X0Y107         MUXF8 (Prop_muxf8_S_O)       0.468    11.229 r  _0690_/O
                         net (fo=2, routed)           1.069    12.297    _0093_[2]
    SLICE_X4Y109         LUT4 (Prop_lut4_I2_O)        0.316    12.613 r  _0697_/O
                         net (fo=1, routed)           0.000    12.613    _0101_
    SLICE_X4Y109         MUXF7 (Prop_muxf7_I0_O)      0.212    12.825 r  _0699_/O
                         net (fo=2, routed)           0.570    13.395    _0390_[1]
    SLICE_X4Y107         LUT3 (Prop_lut3_I1_O)        0.299    13.694 r  _1110_/O
                         net (fo=1, routed)           0.000    13.694    _0313_[3]
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.095 r  _1153_/CO[3]
                         net (fo=1, routed)           0.000    14.095    _0312_[3]
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.317 r  _1154_/O[0]
                         net (fo=1, routed)           0.803    15.120    _0315_[4]
    SLICE_X6Y107         LUT6 (Prop_lut6_I2_O)        0.299    15.419 r  _1129_/O
                         net (fo=2, routed)           0.553    15.971    u_cpu.u_ALU8.temp_HC
    SLICE_X5Y107         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.600    16.571 r  _1155_/O[2]
                         net (fo=2, routed)           0.000    16.571    _0319_[2]
    SLICE_X5Y107         FDCE                                         r  _1242_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.586   504.998    u_cpu.clk
    SLICE_X5Y107         FDCE                                         r  _1242_/C
                         clock pessimism              0.259   505.257    
                         clock uncertainty           -0.035   505.222    
    SLICE_X5Y107         FDCE (Setup_fdce_C_D)        0.051   505.273    _1242_
  -------------------------------------------------------------------
                         required time                        505.273    
                         arrival time                         -16.571    
  -------------------------------------------------------------------
                         slack                                488.701    

Slack (MET) :             488.831ns  (required time - arrival time)
  Source:                 _1216_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1240_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        11.231ns  (logic 3.643ns (32.437%)  route 7.588ns (67.563%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 504.998 - 500.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1386_/O
                         net (fo=1, routed)           2.025     3.496    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=147, routed)         1.630     5.222    u_cpu.clk
    SLICE_X14Y103        FDCE                                         r  _1216_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDCE (Prop_fdce_C_Q)         0.518     5.740 r  _1216_/Q
                         net (fo=87, routed)          3.317     9.057    _0285_[4]
    SLICE_X12Y109        LUT5 (Prop_lut5_I3_O)        0.124     9.181 r  _0556_/O
                         net (fo=1, routed)           0.000     9.181    _0056_
    SLICE_X12Y109        MUXF7 (Prop_muxf7_I1_O)      0.214     9.395 r  _0557_/O
                         net (fo=1, routed)           0.000     9.395    _0052_
    SLICE_X12Y109        MUXF8 (Prop_muxf8_I1_O)      0.088     9.483 r  _0558_/O
                         net (fo=20, routed)          1.278    10.761    _0075_[7]
    SLICE_X0Y107         MUXF8 (Prop_muxf8_S_O)       0.468    11.229 r  _0690_/O
                         net (fo=2, routed)           1.069    12.297    _0093_[2]
    SLICE_X4Y109         LUT4 (Prop_lut4_I2_O)        0.316    12.613 r  _0697_/O
                         net (fo=1, routed)           0.000    12.613    _0101_
    SLICE_X4Y109         MUXF7 (Prop_muxf7_I0_O)      0.212    12.825 r  _0699_/O
                         net (fo=2, routed)           0.570    13.395    _0390_[1]
    SLICE_X4Y107         LUT3 (Prop_lut3_I1_O)        0.299    13.694 r  _1110_/O
                         net (fo=1, routed)           0.000    13.694    _0313_[3]
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.095 r  _1153_/CO[3]
                         net (fo=1, routed)           0.000    14.095    _0312_[3]
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.317 r  _1154_/O[0]
                         net (fo=1, routed)           0.803    15.120    _0315_[4]
    SLICE_X6Y107         LUT6 (Prop_lut6_I2_O)        0.299    15.419 r  _1129_/O
                         net (fo=2, routed)           0.553    15.971    u_cpu.u_ALU8.temp_HC
    SLICE_X5Y107         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    16.453 r  _1155_/O[0]
                         net (fo=1, routed)           0.000    16.453    _0319_[0]
    SLICE_X5Y107         FDCE                                         r  _1240_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.586   504.998    u_cpu.clk
    SLICE_X5Y107         FDCE                                         r  _1240_/C
                         clock pessimism              0.259   505.257    
                         clock uncertainty           -0.035   505.222    
    SLICE_X5Y107         FDCE (Setup_fdce_C_D)        0.062   505.284    _1240_
  -------------------------------------------------------------------
                         required time                        505.284    
                         arrival time                         -16.453    
  -------------------------------------------------------------------
                         slack                                488.831    

Slack (MET) :             489.308ns  (required time - arrival time)
  Source:                 _1216_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1231_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        10.757ns  (logic 3.022ns (28.094%)  route 7.735ns (71.906%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 505.001 - 500.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1386_/O
                         net (fo=1, routed)           2.025     3.496    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=147, routed)         1.630     5.222    u_cpu.clk
    SLICE_X14Y103        FDCE                                         r  _1216_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDCE (Prop_fdce_C_Q)         0.518     5.740 f  _1216_/Q
                         net (fo=87, routed)          3.141     8.881    _0285_[4]
    SLICE_X9Y102         LUT1 (Prop_lut1_I0_O)        0.152     9.033 r  _1139_/O
                         net (fo=2, routed)           0.818     9.851    _0287_[4]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.727    10.578 r  _1144_/CO[3]
                         net (fo=1, routed)           0.001    10.579    _0291_[3]
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.801 f  _1145_/O[0]
                         net (fo=1, routed)           0.691    11.491    _0293_[4]
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.299    11.790 r  _1055_/O
                         net (fo=17, routed)          1.713    13.504    _0217_[6]
    SLICE_X6Y105         LUT5 (Prop_lut5_I4_O)        0.124    13.628 r  _1091_/O
                         net (fo=1, routed)           0.567    14.195    _0449_[2]
    SLICE_X5Y105         LUT5 (Prop_lut5_I2_O)        0.124    14.319 r  _1090_/O
                         net (fo=1, routed)           0.804    15.123    _0450_[4]
    SLICE_X3Y103         LUT5 (Prop_lut5_I4_O)        0.124    15.247 r  _1089_/O
                         net (fo=1, routed)           0.000    15.247    _0297_[10]
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.645 r  _1148_/CO[3]
                         net (fo=1, routed)           0.000    15.645    _0296_[11]
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.979 r  _1149_/O[1]
                         net (fo=1, routed)           0.000    15.979    _0298_[13]
    SLICE_X3Y104         FDCE                                         r  _1231_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.589   505.001    u_cpu.clk
    SLICE_X3Y104         FDCE                                         r  _1231_/C
                         clock pessimism              0.259   505.260    
                         clock uncertainty           -0.035   505.225    
    SLICE_X3Y104         FDCE (Setup_fdce_C_D)        0.062   505.287    _1231_
  -------------------------------------------------------------------
                         required time                        505.287    
                         arrival time                         -15.979    
  -------------------------------------------------------------------
                         slack                                489.308    

Slack (MET) :             489.329ns  (required time - arrival time)
  Source:                 _1216_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1233_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        10.736ns  (logic 3.001ns (27.954%)  route 7.735ns (72.046%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 505.001 - 500.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1386_/O
                         net (fo=1, routed)           2.025     3.496    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=147, routed)         1.630     5.222    u_cpu.clk
    SLICE_X14Y103        FDCE                                         r  _1216_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDCE (Prop_fdce_C_Q)         0.518     5.740 f  _1216_/Q
                         net (fo=87, routed)          3.141     8.881    _0285_[4]
    SLICE_X9Y102         LUT1 (Prop_lut1_I0_O)        0.152     9.033 r  _1139_/O
                         net (fo=2, routed)           0.818     9.851    _0287_[4]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.727    10.578 r  _1144_/CO[3]
                         net (fo=1, routed)           0.001    10.579    _0291_[3]
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.801 f  _1145_/O[0]
                         net (fo=1, routed)           0.691    11.491    _0293_[4]
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.299    11.790 r  _1055_/O
                         net (fo=17, routed)          1.713    13.504    _0217_[6]
    SLICE_X6Y105         LUT5 (Prop_lut5_I4_O)        0.124    13.628 r  _1091_/O
                         net (fo=1, routed)           0.567    14.195    _0449_[2]
    SLICE_X5Y105         LUT5 (Prop_lut5_I2_O)        0.124    14.319 r  _1090_/O
                         net (fo=1, routed)           0.804    15.123    _0450_[4]
    SLICE_X3Y103         LUT5 (Prop_lut5_I4_O)        0.124    15.247 r  _1089_/O
                         net (fo=1, routed)           0.000    15.247    _0297_[10]
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.645 r  _1148_/CO[3]
                         net (fo=1, routed)           0.000    15.645    _0296_[11]
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.958 r  _1149_/O[3]
                         net (fo=1, routed)           0.000    15.958    _0298_[15]
    SLICE_X3Y104         FDCE                                         r  _1233_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.589   505.001    u_cpu.clk
    SLICE_X3Y104         FDCE                                         r  _1233_/C
                         clock pessimism              0.259   505.260    
                         clock uncertainty           -0.035   505.225    
    SLICE_X3Y104         FDCE (Setup_fdce_C_D)        0.062   505.287    _1233_
  -------------------------------------------------------------------
                         required time                        505.287    
                         arrival time                         -15.958    
  -------------------------------------------------------------------
                         slack                                489.329    

Slack (MET) :             489.403ns  (required time - arrival time)
  Source:                 _1216_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1232_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        10.662ns  (logic 2.927ns (27.454%)  route 7.735ns (72.546%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 505.001 - 500.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1386_/O
                         net (fo=1, routed)           2.025     3.496    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=147, routed)         1.630     5.222    u_cpu.clk
    SLICE_X14Y103        FDCE                                         r  _1216_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDCE (Prop_fdce_C_Q)         0.518     5.740 f  _1216_/Q
                         net (fo=87, routed)          3.141     8.881    _0285_[4]
    SLICE_X9Y102         LUT1 (Prop_lut1_I0_O)        0.152     9.033 r  _1139_/O
                         net (fo=2, routed)           0.818     9.851    _0287_[4]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.727    10.578 r  _1144_/CO[3]
                         net (fo=1, routed)           0.001    10.579    _0291_[3]
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.801 f  _1145_/O[0]
                         net (fo=1, routed)           0.691    11.491    _0293_[4]
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.299    11.790 r  _1055_/O
                         net (fo=17, routed)          1.713    13.504    _0217_[6]
    SLICE_X6Y105         LUT5 (Prop_lut5_I4_O)        0.124    13.628 r  _1091_/O
                         net (fo=1, routed)           0.567    14.195    _0449_[2]
    SLICE_X5Y105         LUT5 (Prop_lut5_I2_O)        0.124    14.319 r  _1090_/O
                         net (fo=1, routed)           0.804    15.123    _0450_[4]
    SLICE_X3Y103         LUT5 (Prop_lut5_I4_O)        0.124    15.247 r  _1089_/O
                         net (fo=1, routed)           0.000    15.247    _0297_[10]
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.645 r  _1148_/CO[3]
                         net (fo=1, routed)           0.000    15.645    _0296_[11]
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.884 r  _1149_/O[2]
                         net (fo=1, routed)           0.000    15.884    _0298_[14]
    SLICE_X3Y104         FDCE                                         r  _1232_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.589   505.001    u_cpu.clk
    SLICE_X3Y104         FDCE                                         r  _1232_/C
                         clock pessimism              0.259   505.260    
                         clock uncertainty           -0.035   505.225    
    SLICE_X3Y104         FDCE (Setup_fdce_C_D)        0.062   505.287    _1232_
  -------------------------------------------------------------------
                         required time                        505.287    
                         arrival time                         -15.884    
  -------------------------------------------------------------------
                         slack                                489.403    

Slack (MET) :             489.419ns  (required time - arrival time)
  Source:                 _1216_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1230_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        10.646ns  (logic 2.911ns (27.345%)  route 7.735ns (72.655%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 505.001 - 500.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1386_/O
                         net (fo=1, routed)           2.025     3.496    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=147, routed)         1.630     5.222    u_cpu.clk
    SLICE_X14Y103        FDCE                                         r  _1216_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDCE (Prop_fdce_C_Q)         0.518     5.740 f  _1216_/Q
                         net (fo=87, routed)          3.141     8.881    _0285_[4]
    SLICE_X9Y102         LUT1 (Prop_lut1_I0_O)        0.152     9.033 r  _1139_/O
                         net (fo=2, routed)           0.818     9.851    _0287_[4]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.727    10.578 r  _1144_/CO[3]
                         net (fo=1, routed)           0.001    10.579    _0291_[3]
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.801 f  _1145_/O[0]
                         net (fo=1, routed)           0.691    11.491    _0293_[4]
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.299    11.790 r  _1055_/O
                         net (fo=17, routed)          1.713    13.504    _0217_[6]
    SLICE_X6Y105         LUT5 (Prop_lut5_I4_O)        0.124    13.628 r  _1091_/O
                         net (fo=1, routed)           0.567    14.195    _0449_[2]
    SLICE_X5Y105         LUT5 (Prop_lut5_I2_O)        0.124    14.319 r  _1090_/O
                         net (fo=1, routed)           0.804    15.123    _0450_[4]
    SLICE_X3Y103         LUT5 (Prop_lut5_I4_O)        0.124    15.247 r  _1089_/O
                         net (fo=1, routed)           0.000    15.247    _0297_[10]
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.645 r  _1148_/CO[3]
                         net (fo=1, routed)           0.000    15.645    _0296_[11]
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.868 r  _1149_/O[0]
                         net (fo=1, routed)           0.000    15.868    _0298_[12]
    SLICE_X3Y104         FDCE                                         r  _1230_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.589   505.001    u_cpu.clk
    SLICE_X3Y104         FDCE                                         r  _1230_/C
                         clock pessimism              0.259   505.260    
                         clock uncertainty           -0.035   505.225    
    SLICE_X3Y104         FDCE (Setup_fdce_C_D)        0.062   505.287    _1230_
  -------------------------------------------------------------------
                         required time                        505.287    
                         arrival time                         -15.868    
  -------------------------------------------------------------------
                         slack                                489.419    

Slack (MET) :             489.455ns  (required time - arrival time)
  Source:                 _1216_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1235_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        10.528ns  (logic 3.161ns (30.024%)  route 7.367ns (69.976%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 504.998 - 500.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1386_/O
                         net (fo=1, routed)           2.025     3.496    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=147, routed)         1.630     5.222    u_cpu.clk
    SLICE_X14Y103        FDCE                                         r  _1216_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDCE (Prop_fdce_C_Q)         0.518     5.740 r  _1216_/Q
                         net (fo=87, routed)          3.317     9.057    _0285_[4]
    SLICE_X12Y109        LUT5 (Prop_lut5_I3_O)        0.124     9.181 r  _0556_/O
                         net (fo=1, routed)           0.000     9.181    _0056_
    SLICE_X12Y109        MUXF7 (Prop_muxf7_I1_O)      0.214     9.395 r  _0557_/O
                         net (fo=1, routed)           0.000     9.395    _0052_
    SLICE_X12Y109        MUXF8 (Prop_muxf8_I1_O)      0.088     9.483 r  _0558_/O
                         net (fo=20, routed)          1.278    10.761    _0075_[7]
    SLICE_X0Y107         MUXF8 (Prop_muxf8_S_O)       0.468    11.229 r  _0690_/O
                         net (fo=2, routed)           1.069    12.297    _0093_[2]
    SLICE_X4Y109         LUT4 (Prop_lut4_I2_O)        0.316    12.613 r  _0697_/O
                         net (fo=1, routed)           0.000    12.613    _0101_
    SLICE_X4Y109         MUXF7 (Prop_muxf7_I0_O)      0.212    12.825 r  _0699_/O
                         net (fo=2, routed)           0.570    13.395    _0390_[1]
    SLICE_X4Y107         LUT3 (Prop_lut3_I1_O)        0.299    13.694 r  _1110_/O
                         net (fo=1, routed)           0.000    13.694    _0313_[3]
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.095 r  _1153_/CO[3]
                         net (fo=1, routed)           0.000    14.095    _0312_[3]
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.317 r  _1154_/O[0]
                         net (fo=1, routed)           0.803    15.120    _0315_[4]
    SLICE_X6Y107         LUT6 (Prop_lut6_I2_O)        0.299    15.419 r  _1129_/O
                         net (fo=2, routed)           0.332    15.751    u_cpu.u_ALU8.temp_HC
    SLICE_X6Y107         FDCE                                         r  _1235_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.586   504.998    u_cpu.clk
    SLICE_X6Y107         FDCE                                         r  _1235_/C
                         clock pessimism              0.259   505.257    
                         clock uncertainty           -0.035   505.222    
    SLICE_X6Y107         FDCE (Setup_fdce_C_D)       -0.016   505.206    _1235_
  -------------------------------------------------------------------
                         required time                        505.206    
                         arrival time                         -15.751    
  -------------------------------------------------------------------
                         slack                                489.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 _1304_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1304_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.105%)  route 0.164ns (43.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1386_/O
                         net (fo=1, routed)           0.644     0.884    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=147, routed)         0.568     1.478    u_cpu.clk
    SLICE_X14Y107        FDCE                                         r  _1304_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDCE (Prop_fdce_C_Q)         0.164     1.642 r  _1304_/Q
                         net (fo=2, routed)           0.164     1.805    u_cpu.DIHOLD[1]
    SLICE_X14Y107        LUT3 (Prop_lut3_I0_O)        0.045     1.850 r  _0654_/O
                         net (fo=11, routed)          0.000     1.850    _0384_[5]
    SLICE_X14Y107        FDCE                                         r  _1304_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.839     1.994    u_cpu.clk
    SLICE_X14Y107        FDCE                                         r  _1304_/C
                         clock pessimism             -0.516     1.478    
    SLICE_X14Y107        FDCE (Hold_fdce_C_D)         0.121     1.599    _1304_
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 _1198_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1198_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1386_/O
                         net (fo=1, routed)           0.644     0.884    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=147, routed)         0.602     1.512    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1198_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _1198_/Q
                         net (fo=1, routed)           0.109     1.762    _0310_[2]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.873 r  _1152_/O[2]
                         net (fo=1, routed)           0.000     1.873    _0311_[2]
    SLICE_X89Y101        FDRE                                         r  _1198_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.873     2.029    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1198_/C
                         clock pessimism             -0.517     1.512    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.617    _1198_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 _1303_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1303_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1386_/O
                         net (fo=1, routed)           0.644     0.884    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=147, routed)         0.568     1.478    u_cpu.clk
    SLICE_X14Y107        FDCE                                         r  _1303_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDCE (Prop_fdce_C_Q)         0.164     1.642 r  _1303_/Q
                         net (fo=2, routed)           0.174     1.816    u_cpu.DIHOLD[0]
    SLICE_X14Y107        LUT3 (Prop_lut3_I0_O)        0.045     1.861 r  _0638_/O
                         net (fo=11, routed)          0.000     1.861    _0340_[0]
    SLICE_X14Y107        FDCE                                         r  _1303_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.839     1.994    u_cpu.clk
    SLICE_X14Y107        FDCE                                         r  _1303_/C
                         clock pessimism             -0.516     1.478    
    SLICE_X14Y107        FDCE (Hold_fdce_C_D)         0.120     1.598    _1303_
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 _1305_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1305_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1386_/O
                         net (fo=1, routed)           0.644     0.884    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=147, routed)         0.568     1.478    u_cpu.clk
    SLICE_X14Y108        FDCE                                         r  _1305_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDCE (Prop_fdce_C_Q)         0.164     1.642 r  _1305_/Q
                         net (fo=2, routed)           0.174     1.816    u_cpu.DIHOLD[2]
    SLICE_X14Y108        LUT3 (Prop_lut3_I0_O)        0.045     1.861 r  _0678_/O
                         net (fo=11, routed)          0.000     1.861    _0380_[0]
    SLICE_X14Y108        FDCE                                         r  _1305_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.839     1.994    u_cpu.clk
    SLICE_X14Y108        FDCE                                         r  _1305_/C
                         clock pessimism             -0.516     1.478    
    SLICE_X14Y108        FDCE (Hold_fdce_C_D)         0.120     1.598    _1305_
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 _1199_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1199_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1386_/O
                         net (fo=1, routed)           0.644     0.884    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=147, routed)         0.602     1.512    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1199_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _1199_/Q
                         net (fo=2, routed)           0.120     1.773    _0310_[3]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  _1152_/O[3]
                         net (fo=1, routed)           0.000     1.881    _0311_[3]
    SLICE_X89Y101        FDRE                                         r  _1199_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.873     2.029    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1199_/C
                         clock pessimism             -0.517     1.512    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.617    _1199_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 _1321_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1321_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1386_/O
                         net (fo=1, routed)           0.644     0.884    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=147, routed)         0.569     1.479    u_cpu.clk
    SLICE_X9Y106         FDCE                                         r  _1321_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  _1321_/Q
                         net (fo=4, routed)           0.180     1.800    u_cpu.adc_sbc
    SLICE_X9Y106         LUT5 (Prop_lut5_I0_O)        0.045     1.845 r  _1363_/O
                         net (fo=1, routed)           0.000     1.845    _0325_
    SLICE_X9Y106         FDCE                                         r  _1321_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.840     1.995    u_cpu.clk
    SLICE_X9Y106         FDCE                                         r  _1321_/C
                         clock pessimism             -0.516     1.479    
    SLICE_X9Y106         FDCE (Hold_fdce_C_D)         0.091     1.570    _1321_
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 _1196_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1196_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1386_/O
                         net (fo=1, routed)           0.644     0.884    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=147, routed)         0.602     1.512    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1196_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 f  _1196_/Q
                         net (fo=1, routed)           0.156     1.809    counter[0]
    SLICE_X89Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.854 r  _1141_/O
                         net (fo=1, routed)           0.000     1.854    _0310_[0]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.924 r  _1152_/O[0]
                         net (fo=1, routed)           0.000     1.924    _0311_[0]
    SLICE_X89Y101        FDRE                                         r  _1196_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.873     2.029    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1196_/C
                         clock pessimism             -0.517     1.512    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.617    _1196_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 _1197_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1197_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.251ns (60.411%)  route 0.164ns (39.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1386_/O
                         net (fo=1, routed)           0.644     0.884    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=147, routed)         0.602     1.512    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1197_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _1197_/Q
                         net (fo=1, routed)           0.164     1.817    _0310_[1]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.927 r  _1152_/O[1]
                         net (fo=1, routed)           0.000     1.927    _0311_[1]
    SLICE_X89Y101        FDRE                                         r  _1197_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.873     2.029    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1197_/C
                         clock pessimism             -0.517     1.512    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.617    _1197_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 _1336_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1291_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.459%)  route 0.285ns (60.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1386_/O
                         net (fo=1, routed)           0.644     0.884    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=147, routed)         0.569     1.479    u_cpu.clk
    SLICE_X11Y105        FDCE                                         r  _1336_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y105        FDCE (Prop_fdce_C_Q)         0.141     1.620 f  _1336_/Q
                         net (fo=2, routed)           0.285     1.905    u_cpu.cld
    SLICE_X8Y105         LUT5 (Prop_lut5_I0_O)        0.045     1.950 r  _0886_/O
                         net (fo=1, routed)           0.000     1.950    _0252_
    SLICE_X8Y105         FDCE                                         r  _1291_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.840     1.995    u_cpu.clk
    SLICE_X8Y105         FDCE                                         r  _1291_/C
                         clock pessimism             -0.479     1.516    
    SLICE_X8Y105         FDCE (Hold_fdce_C_D)         0.120     1.636    _1291_
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 _1218_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1218_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1386_/O
                         net (fo=1, routed)           0.644     0.884    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=147, routed)         0.599     1.509    u_cpu.clk
    SLICE_X3Y101         FDCE                                         r  _1218_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.141     1.650 r  _1218_/Q
                         net (fo=6, routed)           0.168     1.818    _0340_[2]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.045     1.863 r  _1133_/O
                         net (fo=1, routed)           0.000     1.863    _0297_[0]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.933 r  _1146_/O[0]
                         net (fo=1, routed)           0.000     1.933    _0298_[0]
    SLICE_X3Y101         FDCE                                         r  _1218_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.872     2.027    u_cpu.clk
    SLICE_X3Y101         FDCE                                         r  _1218_/C
                         clock pessimism             -0.518     1.509    
    SLICE_X3Y101         FDCE (Hold_fdce_C_D)         0.105     1.614    _1218_
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dut_clk_pin
Waveform(ns):       { 0.000 250.000 }
Period(ns):         500.000
Sources:            { clk_dut }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         500.000     497.845    BUFGCTRL_X0Y16  _1158_/I
Min Period        n/a     FDCE/C   n/a            1.000         500.000     499.000    SLICE_X7Y106    _1163_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X89Y101   _1196_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X89Y101   _1197_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X89Y101   _1198_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X89Y101   _1199_/C
Min Period        n/a     FDCE/C   n/a            1.000         500.000     499.000    SLICE_X13Y100   _1212_/C
Min Period        n/a     FDCE/C   n/a            1.000         500.000     499.000    SLICE_X11Y101   _1213_/C
Min Period        n/a     FDCE/C   n/a            1.000         500.000     499.000    SLICE_X11Y101   _1214_/C
Min Period        n/a     FDPE/C   n/a            1.000         500.000     499.000    SLICE_X13Y101   _1215_/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         250.000     249.500    SLICE_X7Y106    _1163_/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         250.000     249.500    SLICE_X7Y106    _1163_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X89Y101   _1196_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X89Y101   _1196_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X89Y101   _1197_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X89Y101   _1197_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X89Y101   _1198_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X89Y101   _1198_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X89Y101   _1199_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X89Y101   _1199_/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         250.000     249.500    SLICE_X7Y106    _1163_/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         250.000     249.500    SLICE_X7Y106    _1163_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X89Y101   _1196_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X89Y101   _1196_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X89Y101   _1197_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X89Y101   _1197_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X89Y101   _1198_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X89Y101   _1198_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X89Y101   _1199_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X89Y101   _1199_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      491.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      249.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             491.209ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1180_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        8.649ns  (logic 0.828ns (9.573%)  route 7.821ns (90.427%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.709     5.317    _0334_
    SLICE_X5Y102         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1203_/Q
                         net (fo=110, routed)         3.103     8.877    _0165_[6]
    SLICE_X14Y107        LUT3 (Prop_lut3_I2_O)        0.124     9.001 r  _0638_/O
                         net (fo=11, routed)          2.482    11.483    _0340_[0]
    SLICE_X1Y102         LUT6 (Prop_lut6_I5_O)        0.124    11.607 f  _0779_/O
                         net (fo=1, routed)           0.873    12.480    _0402_[4]
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.124    12.604 r  _0774_/O
                         net (fo=2, routed)           1.363    13.966    AB[0]
    SLICE_X1Y101         FDRE                                         r  _1180_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1387_/O
                         net (fo=1, routed)           1.920   503.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.590   505.018    _0334_
    SLICE_X1Y101         FDRE                                         r  _1180_/C
                         clock pessimism              0.259   505.277    
                         clock uncertainty           -0.035   505.242    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)       -0.067   505.175    _1180_
  -------------------------------------------------------------------
                         required time                        505.175    
                         arrival time                         -13.966    
  -------------------------------------------------------------------
                         slack                                491.209    

Slack (MET) :             491.538ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1173_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        8.162ns  (logic 0.947ns (11.603%)  route 7.215ns (88.397%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.709     5.317    _0334_
    SLICE_X5Y102         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1203_/Q
                         net (fo=110, routed)         3.212     8.986    _0165_[6]
    SLICE_X14Y107        LUT3 (Prop_lut3_I2_O)        0.124     9.110 r  _0654_/O
                         net (fo=11, routed)          1.518    10.627    _0384_[5]
    SLICE_X3Y105         LUT2 (Prop_lut2_I1_O)        0.124    10.751 r  _0812_/O
                         net (fo=1, routed)           0.665    11.417    _0365_[5]
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.124    11.541 f  _0811_/O
                         net (fo=1, routed)           0.473    12.014    _0366_[2]
    SLICE_X3Y105         LUT3 (Prop_lut3_I2_O)        0.119    12.133 r  _0810_/O
                         net (fo=2, routed)           1.346    13.479    AB[9]
    SLICE_X2Y104         FDRE                                         r  _1173_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1387_/O
                         net (fo=1, routed)           1.920   503.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.589   505.017    _0334_
    SLICE_X2Y104         FDRE                                         r  _1173_/C
                         clock pessimism              0.259   505.276    
                         clock uncertainty           -0.035   505.241    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)       -0.224   505.017    _1173_
  -------------------------------------------------------------------
                         required time                        505.017    
                         arrival time                         -13.479    
  -------------------------------------------------------------------
                         slack                                491.538    

Slack (MET) :             491.823ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1178_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        8.073ns  (logic 1.432ns (17.739%)  route 6.641ns (82.261%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.709     5.317    _0334_
    SLICE_X5Y102         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1203_/Q
                         net (fo=110, routed)         3.212     8.986    _0165_[6]
    SLICE_X14Y107        LUT3 (Prop_lut3_I2_O)        0.150     9.136 r  _0734_/O
                         net (fo=11, routed)          1.604    10.739    _0427_[2]
    SLICE_X2Y105         LUT2 (Prop_lut2_I1_O)        0.374    11.113 r  _0827_/O
                         net (fo=1, routed)           0.452    11.565    _0409_[5]
    SLICE_X2Y105         LUT6 (Prop_lut6_I5_O)        0.328    11.893 f  _0826_/O
                         net (fo=1, routed)           0.436    12.329    _0410_[2]
    SLICE_X2Y105         LUT3 (Prop_lut3_I2_O)        0.124    12.453 r  _0825_/O
                         net (fo=2, routed)           0.936    13.390    AB[14]
    SLICE_X2Y104         FDRE                                         r  _1178_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1387_/O
                         net (fo=1, routed)           1.920   503.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.589   505.017    _0334_
    SLICE_X2Y104         FDRE                                         r  _1178_/C
                         clock pessimism              0.259   505.276    
                         clock uncertainty           -0.035   505.241    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)       -0.028   505.213    _1178_
  -------------------------------------------------------------------
                         required time                        505.213    
                         arrival time                         -13.390    
  -------------------------------------------------------------------
                         slack                                491.823    

Slack (MET) :             491.852ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1172_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        7.818ns  (logic 0.854ns (10.923%)  route 6.964ns (89.077%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.709     5.317    _0334_
    SLICE_X5Y102         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1203_/Q
                         net (fo=110, routed)         3.103     8.877    _0165_[6]
    SLICE_X14Y107        LUT3 (Prop_lut3_I2_O)        0.124     9.001 r  _0638_/O
                         net (fo=11, routed)          2.186    11.186    _0340_[0]
    SLICE_X4Y103         LUT6 (Prop_lut6_I1_O)        0.124    11.310 f  _0806_/O
                         net (fo=1, routed)           0.597    11.908    _0364_[2]
    SLICE_X2Y103         LUT3 (Prop_lut3_I2_O)        0.150    12.058 r  _0805_/O
                         net (fo=2, routed)           1.077    13.135    AB[8]
    SLICE_X2Y101         FDRE                                         r  _1172_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1387_/O
                         net (fo=1, routed)           1.920   503.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.590   505.018    _0334_
    SLICE_X2Y101         FDRE                                         r  _1172_/C
                         clock pessimism              0.259   505.277    
                         clock uncertainty           -0.035   505.242    
    SLICE_X2Y101         FDRE (Setup_fdre_C_D)       -0.255   504.987    _1172_
  -------------------------------------------------------------------
                         required time                        504.987    
                         arrival time                         -13.135    
  -------------------------------------------------------------------
                         slack                                491.852    

Slack (MET) :             491.868ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1182_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 0.828ns (10.357%)  route 7.167ns (89.643%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.709     5.317    _0334_
    SLICE_X5Y102         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1203_/Q
                         net (fo=110, routed)         2.908     8.681    _0165_[6]
    SLICE_X14Y108        LUT3 (Prop_lut3_I2_O)        0.124     8.805 r  _0678_/O
                         net (fo=11, routed)          2.481    11.286    _0380_[0]
    SLICE_X6Y103         LUT6 (Prop_lut6_I5_O)        0.124    11.410 f  _0789_/O
                         net (fo=1, routed)           1.099    12.509    _0403_[4]
    SLICE_X1Y103         LUT5 (Prop_lut5_I4_O)        0.124    12.633 r  _0787_/O
                         net (fo=2, routed)           0.679    13.312    AB[2]
    SLICE_X1Y104         FDRE                                         r  _1182_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1387_/O
                         net (fo=1, routed)           1.920   503.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.589   505.017    _0334_
    SLICE_X1Y104         FDRE                                         r  _1182_/C
                         clock pessimism              0.259   505.276    
                         clock uncertainty           -0.035   505.241    
    SLICE_X1Y104         FDRE (Setup_fdre_C_D)       -0.061   505.180    _1182_
  -------------------------------------------------------------------
                         required time                        505.180    
                         arrival time                         -13.312    
  -------------------------------------------------------------------
                         slack                                491.868    

Slack (MET) :             491.907ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1174_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        7.987ns  (logic 1.182ns (14.800%)  route 6.805ns (85.200%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.709     5.317    _0334_
    SLICE_X5Y102         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1203_/Q
                         net (fo=110, routed)         2.908     8.681    _0165_[6]
    SLICE_X14Y108        LUT3 (Prop_lut3_I2_O)        0.124     8.805 r  _0678_/O
                         net (fo=11, routed)          1.888    10.693    _0380_[0]
    SLICE_X3Y105         LUT2 (Prop_lut2_I1_O)        0.152    10.845 r  _0815_/O
                         net (fo=1, routed)           0.436    11.281    _0378_[5]
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.326    11.607 f  _0814_/O
                         net (fo=1, routed)           0.645    12.252    _0379_[2]
    SLICE_X3Y105         LUT3 (Prop_lut3_I2_O)        0.124    12.376 r  _0813_/O
                         net (fo=2, routed)           0.927    13.304    AB[10]
    SLICE_X2Y104         FDRE                                         r  _1174_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1387_/O
                         net (fo=1, routed)           1.920   503.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.589   505.017    _0334_
    SLICE_X2Y104         FDRE                                         r  _1174_/C
                         clock pessimism              0.259   505.276    
                         clock uncertainty           -0.035   505.241    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)       -0.030   505.211    _1174_
  -------------------------------------------------------------------
                         required time                        505.211    
                         arrival time                         -13.304    
  -------------------------------------------------------------------
                         slack                                491.907    

Slack (MET) :             491.992ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1177_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 1.458ns (19.045%)  route 6.198ns (80.955%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.709     5.317    _0334_
    SLICE_X5Y102         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1203_/Q
                         net (fo=110, routed)         2.452     8.225    _0165_[6]
    SLICE_X14Y108        LUT3 (Prop_lut3_I2_O)        0.150     8.375 r  _0722_/O
                         net (fo=10, routed)          1.886    10.261    _0456_[1]
    SLICE_X4Y105         LUT2 (Prop_lut2_I1_O)        0.376    10.637 r  _0824_/O
                         net (fo=1, routed)           0.303    10.940    _0393_[5]
    SLICE_X4Y104         LUT6 (Prop_lut6_I5_O)        0.326    11.266 f  _0823_/O
                         net (fo=1, routed)           0.444    11.710    _0394_[2]
    SLICE_X4Y104         LUT3 (Prop_lut3_I2_O)        0.150    11.860 r  _0822_/O
                         net (fo=2, routed)           1.112    12.973    AB[13]
    SLICE_X1Y104         FDRE                                         r  _1177_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1387_/O
                         net (fo=1, routed)           1.920   503.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.589   505.017    _0334_
    SLICE_X1Y104         FDRE                                         r  _1177_/C
                         clock pessimism              0.259   505.276    
                         clock uncertainty           -0.035   505.241    
    SLICE_X1Y104         FDRE (Setup_fdre_C_D)       -0.276   504.965    _1177_
  -------------------------------------------------------------------
                         required time                        504.965    
                         arrival time                         -12.973    
  -------------------------------------------------------------------
                         slack                                491.992    

Slack (MET) :             492.087ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1179_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        7.550ns  (logic 1.086ns (14.383%)  route 6.464ns (85.617%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.709     5.317    _0334_
    SLICE_X5Y102         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1203_/Q
                         net (fo=110, routed)         3.103     8.877    _0165_[6]
    SLICE_X14Y107        LUT3 (Prop_lut3_I2_O)        0.150     9.027 r  _0748_/O
                         net (fo=12, routed)          1.769    10.796    _0348_[5]
    SLICE_X2Y105         LUT6 (Prop_lut6_I1_O)        0.328    11.124 f  _0829_/O
                         net (fo=1, routed)           0.670    11.794    _0407_[2]
    SLICE_X2Y105         LUT3 (Prop_lut3_I2_O)        0.152    11.946 r  _0828_/O
                         net (fo=2, routed)           0.922    12.868    AB[15]
    SLICE_X1Y104         FDRE                                         r  _1179_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1387_/O
                         net (fo=1, routed)           1.920   503.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.589   505.017    _0334_
    SLICE_X1Y104         FDRE                                         r  _1179_/C
                         clock pessimism              0.259   505.276    
                         clock uncertainty           -0.035   505.241    
    SLICE_X1Y104         FDRE (Setup_fdre_C_D)       -0.286   504.955    _1179_
  -------------------------------------------------------------------
                         required time                        504.955    
                         arrival time                         -12.868    
  -------------------------------------------------------------------
                         slack                                492.087    

Slack (MET) :             492.316ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1175_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        7.592ns  (logic 1.182ns (15.569%)  route 6.410ns (84.431%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.709     5.317    _0334_
    SLICE_X5Y102         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1203_/Q
                         net (fo=110, routed)         2.908     8.681    _0165_[6]
    SLICE_X14Y108        LUT3 (Prop_lut3_I2_O)        0.150     8.831 r  _0692_/O
                         net (fo=11, routed)          1.389    10.220    _0452_[1]
    SLICE_X2Y105         LUT2 (Prop_lut2_I1_O)        0.328    10.548 r  _0818_/O
                         net (fo=1, routed)           0.815    11.363    _0368_[5]
    SLICE_X2Y103         LUT6 (Prop_lut6_I5_O)        0.124    11.487 f  _0817_/O
                         net (fo=1, routed)           0.494    11.981    _0369_[2]
    SLICE_X2Y103         LUT3 (Prop_lut3_I2_O)        0.124    12.105 r  _0816_/O
                         net (fo=2, routed)           0.804    12.909    AB[11]
    SLICE_X2Y103         FDRE                                         r  _1175_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1387_/O
                         net (fo=1, routed)           1.920   503.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.589   505.017    _0334_
    SLICE_X2Y103         FDRE                                         r  _1175_/C
                         clock pessimism              0.259   505.276    
                         clock uncertainty           -0.035   505.241    
    SLICE_X2Y103         FDRE (Setup_fdre_C_D)       -0.016   505.225    _1175_
  -------------------------------------------------------------------
                         required time                        505.225    
                         arrival time                         -12.909    
  -------------------------------------------------------------------
                         slack                                492.316    

Slack (MET) :             492.332ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1181_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        7.563ns  (logic 0.828ns (10.948%)  route 6.735ns (89.052%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.709     5.317    _0334_
    SLICE_X5Y102         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1203_/Q
                         net (fo=110, routed)         3.212     8.986    _0165_[6]
    SLICE_X14Y107        LUT3 (Prop_lut3_I2_O)        0.124     9.110 r  _0654_/O
                         net (fo=11, routed)          1.339    10.448    _0384_[5]
    SLICE_X4Y102         LUT6 (Prop_lut6_I5_O)        0.124    10.572 f  _0786_/O
                         net (fo=1, routed)           0.893    11.465    _0401_[4]
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124    11.589 r  _0784_/O
                         net (fo=2, routed)           1.291    12.880    AB[1]
    SLICE_X2Y104         FDRE                                         r  _1181_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1387_/O
                         net (fo=1, routed)           1.920   503.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.589   505.017    _0334_
    SLICE_X2Y104         FDRE                                         r  _1181_/C
                         clock pessimism              0.259   505.276    
                         clock uncertainty           -0.035   505.241    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)       -0.028   505.213    _1181_
  -------------------------------------------------------------------
                         required time                        505.213    
                         arrival time                         -12.880    
  -------------------------------------------------------------------
                         slack                                492.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 _1182_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1166_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.598     1.523    _0334_
    SLICE_X1Y104         FDRE                                         r  _1182_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _1182_/Q
                         net (fo=1, routed)           0.058     1.723    vectOut[1][2]
    SLICE_X0Y104         LUT5 (Prop_lut5_I2_O)        0.045     1.768 r  _0768_/O
                         net (fo=1, routed)           0.000     1.768    _0323_[2]
    SLICE_X0Y104         FDRE                                         r  _1166_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.871     2.042    _0334_
    SLICE_X0Y104         FDRE                                         r  _1166_/C
                         clock pessimism             -0.505     1.536    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.091     1.627    _1166_
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 _1161_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1202_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.570     1.495    _0334_
    SLICE_X8Y102         FDRE                                         r  _1161_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  _1161_/Q
                         net (fo=1, routed)           0.116     1.775    stimIn[0][2]
    SLICE_X9Y102         FDRE                                         r  _1202_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.841     2.012    _0334_
    SLICE_X9Y102         FDRE                                         r  _1202_/C
                         clock pessimism             -0.503     1.508    
    SLICE_X9Y102         FDRE (Hold_fdre_C_D)         0.070     1.578    _1202_
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 _1160_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1201_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.570     1.495    _0334_
    SLICE_X8Y102         FDRE                                         r  _1160_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  _1160_/Q
                         net (fo=1, routed)           0.116     1.775    stimIn[0][1]
    SLICE_X9Y102         FDRE                                         r  _1201_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.841     2.012    _0334_
    SLICE_X9Y102         FDRE                                         r  _1201_/C
                         clock pessimism             -0.503     1.508    
    SLICE_X9Y102         FDRE (Hold_fdre_C_D)         0.066     1.574    _1201_
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 _1194_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1170_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.209ns (67.280%)  route 0.102ns (32.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.598     1.523    _0334_
    SLICE_X2Y104         FDRE                                         r  _1194_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  _1194_/Q
                         net (fo=1, routed)           0.102     1.789    _0389_[0]
    SLICE_X0Y103         LUT5 (Prop_lut5_I0_O)        0.045     1.834 r  _0772_/O
                         net (fo=1, routed)           0.000     1.834    _0323_[6]
    SLICE_X0Y103         FDRE                                         r  _1170_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.871     2.042    _0334_
    SLICE_X0Y103         FDRE                                         r  _1170_/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.092     1.631    _1170_
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 _1193_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1169_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.598     1.523    _0334_
    SLICE_X1Y104         FDRE                                         r  _1193_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _1193_/Q
                         net (fo=1, routed)           0.137     1.801    vectOut[2][5]
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.045     1.846 r  _0771_/O
                         net (fo=1, routed)           0.000     1.846    _0323_[5]
    SLICE_X0Y104         FDRE                                         r  _1169_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.871     2.042    _0334_
    SLICE_X0Y104         FDRE                                         r  _1169_/C
                         clock pessimism             -0.505     1.536    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.092     1.628    _1169_
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 _1162_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1203_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.598     1.523    _0334_
    SLICE_X5Y101         FDRE                                         r  _1162_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _1162_/Q
                         net (fo=1, routed)           0.164     1.828    stimIn[0][3]
    SLICE_X5Y102         FDRE                                         r  _1203_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.868     2.040    _0334_
    SLICE_X5Y102         FDRE                                         r  _1203_/C
                         clock pessimism             -0.500     1.539    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.066     1.605    _1203_
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 _1188_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1164_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.356%)  route 0.126ns (37.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.598     1.523    _0334_
    SLICE_X2Y103         FDRE                                         r  _1188_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  _1188_/Q
                         net (fo=1, routed)           0.126     1.813    vectOut[2][0]
    SLICE_X1Y102         LUT6 (Prop_lut6_I0_O)        0.045     1.858 r  _0766_/O
                         net (fo=1, routed)           0.000     1.858    _0323_[0]
    SLICE_X1Y102         FDRE                                         r  _1164_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.872     2.043    _0334_
    SLICE_X1Y102         FDRE                                         r  _1164_/C
                         clock pessimism             -0.502     1.540    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.092     1.632    _1164_
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 _1195_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1171_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.143%)  route 0.178ns (48.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.597     1.522    _0334_
    SLICE_X5Y104         FDRE                                         r  _1195_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  _1195_/Q
                         net (fo=1, routed)           0.178     1.841    vectOut[2][7]
    SLICE_X0Y103         LUT5 (Prop_lut5_I0_O)        0.045     1.886 r  _0773_/O
                         net (fo=1, routed)           0.000     1.886    _0323_[7]
    SLICE_X0Y103         FDRE                                         r  _1171_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.871     2.042    _0334_
    SLICE_X0Y103         FDRE                                         r  _1171_/C
                         clock pessimism             -0.479     1.562    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.092     1.654    _1171_
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 _1181_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1165_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.244%)  route 0.144ns (40.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.598     1.523    _0334_
    SLICE_X2Y104         FDRE                                         r  _1181_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  _1181_/Q
                         net (fo=1, routed)           0.144     1.831    vectOut[1][1]
    SLICE_X0Y104         LUT5 (Prop_lut5_I2_O)        0.045     1.876 r  _0767_/O
                         net (fo=1, routed)           0.000     1.876    _0323_[1]
    SLICE_X0Y104         FDRE                                         r  _1165_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.871     2.042    _0334_
    SLICE_X0Y104         FDRE                                         r  _1165_/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.092     1.631    _1165_
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 _1349_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1206_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.214%)  route 0.228ns (61.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.570     1.495    _0334_
    SLICE_X11Y102        FDRE                                         r  _1349_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  _1349_/Q
                         net (fo=1, routed)           0.228     1.864    stimIn[1][2]
    SLICE_X12Y106        FDRE                                         r  _1206_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.840     2.011    _0334_
    SLICE_X12Y106        FDRE                                         r  _1206_/C
                         clock pessimism             -0.479     1.531    
    SLICE_X12Y106        FDRE (Hold_fdre_C_D)         0.063     1.594    _1206_
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         emu_clk_pin
Waveform(ns):       { 0.000 250.000 }
Period(ns):         500.000
Sources:            { clk_emu }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         500.000     497.845    BUFGCTRL_X0Y17  _1157_/I
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X8Y102    _1159_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X8Y102    _1160_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X8Y102    _1161_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X5Y101    _1162_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X1Y102    _1164_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X0Y104    _1165_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X0Y104    _1166_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X0Y103    _1167_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X0Y103    _1168_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X8Y102    _1159_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X8Y102    _1159_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X8Y102    _1160_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X8Y102    _1160_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X8Y102    _1161_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X8Y102    _1161_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X5Y101    _1162_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X5Y101    _1162_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X1Y102    _1164_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X1Y102    _1164_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X8Y102    _1159_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X8Y102    _1159_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X8Y102    _1160_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X8Y102    _1160_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X8Y102    _1161_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X8Y102    _1161_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X5Y101    _1162_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X5Y101    _1162_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X1Y102    _1164_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X1Y102    _1164_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      486.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             486.639ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1234_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        13.083ns  (logic 3.544ns (27.088%)  route 9.539ns (72.912%))
  Logic Levels:           10  (CARRY4=3 LUT3=3 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 504.998 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.709     5.317    _0334_
    SLICE_X5Y102         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1203_/Q
                         net (fo=110, routed)         3.103     8.877    _0165_[6]
    SLICE_X14Y107        LUT3 (Prop_lut3_I2_O)        0.124     9.001 f  _0638_/O
                         net (fo=11, routed)          2.154    11.155    _0340_[0]
    SLICE_X6Y110         LUT3 (Prop_lut3_I0_O)        0.153    11.308 f  _0663_/O
                         net (fo=1, routed)           0.569    11.876    _0072_[0]
    SLICE_X5Y110         LUT4 (Prop_lut4_I0_O)        0.331    12.207 r  _0641_/O
                         net (fo=1, routed)           0.000    12.207    _0073_
    SLICE_X5Y110         MUXF7 (Prop_muxf7_I0_O)      0.212    12.419 r  _0643_/O
                         net (fo=2, routed)           1.093    13.512    _0386_[1]
    SLICE_X4Y107         LUT3 (Prop_lut3_I2_O)        0.299    13.811 r  _1107_/O
                         net (fo=1, routed)           0.000    13.811    _0313_[0]
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.343 r  _1153_/CO[3]
                         net (fo=1, routed)           0.000    14.343    _0312_[3]
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.565 r  _1154_/O[0]
                         net (fo=1, routed)           0.803    15.368    _0315_[4]
    SLICE_X6Y107         LUT6 (Prop_lut6_I2_O)        0.299    15.667 r  _1129_/O
                         net (fo=2, routed)           0.553    16.219    u_cpu.u_ALU8.temp_HC
    SLICE_X5Y107         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613    16.832 r  _1155_/O[1]
                         net (fo=2, routed)           1.265    18.097    _0319_[1]
    SLICE_X6Y107         LUT6 (Prop_lut6_I0_O)        0.303    18.400 r  _1130_/O
                         net (fo=1, routed)           0.000    18.400    _0284_
    SLICE_X6Y107         FDCE                                         r  _1234_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.586   504.998    u_cpu.clk
    SLICE_X6Y107         FDCE                                         r  _1234_/C
                         clock pessimism              0.000   504.998    
                         clock uncertainty           -0.035   504.963    
    SLICE_X6Y107         FDCE (Setup_fdce_C_D)        0.077   505.040    _1234_
  -------------------------------------------------------------------
                         required time                        505.040    
                         arrival time                         -18.400    
  -------------------------------------------------------------------
                         slack                                486.639    

Slack (MET) :             488.137ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1243_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        11.559ns  (logic 3.285ns (28.419%)  route 8.274ns (71.581%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 504.998 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.709     5.317    _0334_
    SLICE_X5Y102         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1203_/Q
                         net (fo=110, routed)         3.103     8.877    _0165_[6]
    SLICE_X14Y107        LUT3 (Prop_lut3_I2_O)        0.124     9.001 f  _0638_/O
                         net (fo=11, routed)          2.154    11.155    _0340_[0]
    SLICE_X6Y110         LUT3 (Prop_lut3_I0_O)        0.153    11.308 f  _0663_/O
                         net (fo=1, routed)           0.569    11.876    _0072_[0]
    SLICE_X5Y110         LUT4 (Prop_lut4_I0_O)        0.331    12.207 r  _0641_/O
                         net (fo=1, routed)           0.000    12.207    _0073_
    SLICE_X5Y110         MUXF7 (Prop_muxf7_I0_O)      0.212    12.419 r  _0643_/O
                         net (fo=2, routed)           1.093    13.512    _0386_[1]
    SLICE_X4Y107         LUT3 (Prop_lut3_I2_O)        0.299    13.811 r  _1107_/O
                         net (fo=1, routed)           0.000    13.811    _0313_[0]
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.343 r  _1153_/CO[3]
                         net (fo=1, routed)           0.000    14.343    _0312_[3]
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.565 r  _1154_/O[0]
                         net (fo=1, routed)           0.803    15.368    _0315_[4]
    SLICE_X6Y107         LUT6 (Prop_lut6_I2_O)        0.299    15.667 r  _1129_/O
                         net (fo=2, routed)           0.553    16.219    u_cpu.u_ALU8.temp_HC
    SLICE_X5Y107         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.657    16.876 r  _1155_/O[3]
                         net (fo=2, routed)           0.000    16.876    _0319_[3]
    SLICE_X5Y107         FDCE                                         r  _1243_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.586   504.998    u_cpu.clk
    SLICE_X5Y107         FDCE                                         r  _1243_/C
                         clock pessimism              0.000   504.998    
                         clock uncertainty           -0.035   504.963    
    SLICE_X5Y107         FDCE (Setup_fdce_C_D)        0.051   505.014    _1243_
  -------------------------------------------------------------------
                         required time                        505.014    
                         arrival time                         -16.876    
  -------------------------------------------------------------------
                         slack                                488.137    

Slack (MET) :             488.181ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1241_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        11.515ns  (logic 3.241ns (28.145%)  route 8.274ns (71.855%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 504.998 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.709     5.317    _0334_
    SLICE_X5Y102         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1203_/Q
                         net (fo=110, routed)         3.103     8.877    _0165_[6]
    SLICE_X14Y107        LUT3 (Prop_lut3_I2_O)        0.124     9.001 f  _0638_/O
                         net (fo=11, routed)          2.154    11.155    _0340_[0]
    SLICE_X6Y110         LUT3 (Prop_lut3_I0_O)        0.153    11.308 f  _0663_/O
                         net (fo=1, routed)           0.569    11.876    _0072_[0]
    SLICE_X5Y110         LUT4 (Prop_lut4_I0_O)        0.331    12.207 r  _0641_/O
                         net (fo=1, routed)           0.000    12.207    _0073_
    SLICE_X5Y110         MUXF7 (Prop_muxf7_I0_O)      0.212    12.419 r  _0643_/O
                         net (fo=2, routed)           1.093    13.512    _0386_[1]
    SLICE_X4Y107         LUT3 (Prop_lut3_I2_O)        0.299    13.811 r  _1107_/O
                         net (fo=1, routed)           0.000    13.811    _0313_[0]
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.343 r  _1153_/CO[3]
                         net (fo=1, routed)           0.000    14.343    _0312_[3]
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.565 r  _1154_/O[0]
                         net (fo=1, routed)           0.803    15.368    _0315_[4]
    SLICE_X6Y107         LUT6 (Prop_lut6_I2_O)        0.299    15.667 r  _1129_/O
                         net (fo=2, routed)           0.553    16.219    u_cpu.u_ALU8.temp_HC
    SLICE_X5Y107         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613    16.832 r  _1155_/O[1]
                         net (fo=2, routed)           0.000    16.832    _0319_[1]
    SLICE_X5Y107         FDCE                                         r  _1241_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.586   504.998    u_cpu.clk
    SLICE_X5Y107         FDCE                                         r  _1241_/C
                         clock pessimism              0.000   504.998    
                         clock uncertainty           -0.035   504.963    
    SLICE_X5Y107         FDCE (Setup_fdce_C_D)        0.051   505.014    _1241_
  -------------------------------------------------------------------
                         required time                        505.014    
                         arrival time                         -16.832    
  -------------------------------------------------------------------
                         slack                                488.181    

Slack (MET) :             488.194ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1242_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        11.502ns  (logic 3.228ns (28.064%)  route 8.274ns (71.936%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 504.998 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.709     5.317    _0334_
    SLICE_X5Y102         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1203_/Q
                         net (fo=110, routed)         3.103     8.877    _0165_[6]
    SLICE_X14Y107        LUT3 (Prop_lut3_I2_O)        0.124     9.001 f  _0638_/O
                         net (fo=11, routed)          2.154    11.155    _0340_[0]
    SLICE_X6Y110         LUT3 (Prop_lut3_I0_O)        0.153    11.308 f  _0663_/O
                         net (fo=1, routed)           0.569    11.876    _0072_[0]
    SLICE_X5Y110         LUT4 (Prop_lut4_I0_O)        0.331    12.207 r  _0641_/O
                         net (fo=1, routed)           0.000    12.207    _0073_
    SLICE_X5Y110         MUXF7 (Prop_muxf7_I0_O)      0.212    12.419 r  _0643_/O
                         net (fo=2, routed)           1.093    13.512    _0386_[1]
    SLICE_X4Y107         LUT3 (Prop_lut3_I2_O)        0.299    13.811 r  _1107_/O
                         net (fo=1, routed)           0.000    13.811    _0313_[0]
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.343 r  _1153_/CO[3]
                         net (fo=1, routed)           0.000    14.343    _0312_[3]
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.565 r  _1154_/O[0]
                         net (fo=1, routed)           0.803    15.368    _0315_[4]
    SLICE_X6Y107         LUT6 (Prop_lut6_I2_O)        0.299    15.667 r  _1129_/O
                         net (fo=2, routed)           0.553    16.219    u_cpu.u_ALU8.temp_HC
    SLICE_X5Y107         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.600    16.819 r  _1155_/O[2]
                         net (fo=2, routed)           0.000    16.819    _0319_[2]
    SLICE_X5Y107         FDCE                                         r  _1242_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.586   504.998    u_cpu.clk
    SLICE_X5Y107         FDCE                                         r  _1242_/C
                         clock pessimism              0.000   504.998    
                         clock uncertainty           -0.035   504.963    
    SLICE_X5Y107         FDCE (Setup_fdce_C_D)        0.051   505.014    _1242_
  -------------------------------------------------------------------
                         required time                        505.014    
                         arrival time                         -16.819    
  -------------------------------------------------------------------
                         slack                                488.194    

Slack (MET) :             488.323ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1240_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        11.384ns  (logic 3.110ns (27.318%)  route 8.274ns (72.682%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 504.998 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.709     5.317    _0334_
    SLICE_X5Y102         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1203_/Q
                         net (fo=110, routed)         3.103     8.877    _0165_[6]
    SLICE_X14Y107        LUT3 (Prop_lut3_I2_O)        0.124     9.001 f  _0638_/O
                         net (fo=11, routed)          2.154    11.155    _0340_[0]
    SLICE_X6Y110         LUT3 (Prop_lut3_I0_O)        0.153    11.308 f  _0663_/O
                         net (fo=1, routed)           0.569    11.876    _0072_[0]
    SLICE_X5Y110         LUT4 (Prop_lut4_I0_O)        0.331    12.207 r  _0641_/O
                         net (fo=1, routed)           0.000    12.207    _0073_
    SLICE_X5Y110         MUXF7 (Prop_muxf7_I0_O)      0.212    12.419 r  _0643_/O
                         net (fo=2, routed)           1.093    13.512    _0386_[1]
    SLICE_X4Y107         LUT3 (Prop_lut3_I2_O)        0.299    13.811 r  _1107_/O
                         net (fo=1, routed)           0.000    13.811    _0313_[0]
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.343 r  _1153_/CO[3]
                         net (fo=1, routed)           0.000    14.343    _0312_[3]
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.565 r  _1154_/O[0]
                         net (fo=1, routed)           0.803    15.368    _0315_[4]
    SLICE_X6Y107         LUT6 (Prop_lut6_I2_O)        0.299    15.667 r  _1129_/O
                         net (fo=2, routed)           0.553    16.219    u_cpu.u_ALU8.temp_HC
    SLICE_X5Y107         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    16.701 r  _1155_/O[0]
                         net (fo=1, routed)           0.000    16.701    _0319_[0]
    SLICE_X5Y107         FDCE                                         r  _1240_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.586   504.998    u_cpu.clk
    SLICE_X5Y107         FDCE                                         r  _1240_/C
                         clock pessimism              0.000   504.998    
                         clock uncertainty           -0.035   504.963    
    SLICE_X5Y107         FDCE (Setup_fdce_C_D)        0.062   505.025    _1240_
  -------------------------------------------------------------------
                         required time                        505.025    
                         arrival time                         -16.701    
  -------------------------------------------------------------------
                         slack                                488.323    

Slack (MET) :             488.948ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1235_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        10.682ns  (logic 2.628ns (24.603%)  route 8.054ns (75.397%))
  Logic Levels:           8  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 504.998 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.709     5.317    _0334_
    SLICE_X5Y102         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1203_/Q
                         net (fo=110, routed)         3.103     8.877    _0165_[6]
    SLICE_X14Y107        LUT3 (Prop_lut3_I2_O)        0.124     9.001 f  _0638_/O
                         net (fo=11, routed)          2.154    11.155    _0340_[0]
    SLICE_X6Y110         LUT3 (Prop_lut3_I0_O)        0.153    11.308 f  _0663_/O
                         net (fo=1, routed)           0.569    11.876    _0072_[0]
    SLICE_X5Y110         LUT4 (Prop_lut4_I0_O)        0.331    12.207 r  _0641_/O
                         net (fo=1, routed)           0.000    12.207    _0073_
    SLICE_X5Y110         MUXF7 (Prop_muxf7_I0_O)      0.212    12.419 r  _0643_/O
                         net (fo=2, routed)           1.093    13.512    _0386_[1]
    SLICE_X4Y107         LUT3 (Prop_lut3_I2_O)        0.299    13.811 r  _1107_/O
                         net (fo=1, routed)           0.000    13.811    _0313_[0]
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.343 r  _1153_/CO[3]
                         net (fo=1, routed)           0.000    14.343    _0312_[3]
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.565 r  _1154_/O[0]
                         net (fo=1, routed)           0.803    15.368    _0315_[4]
    SLICE_X6Y107         LUT6 (Prop_lut6_I2_O)        0.299    15.667 r  _1129_/O
                         net (fo=2, routed)           0.332    15.999    u_cpu.u_ALU8.temp_HC
    SLICE_X6Y107         FDCE                                         r  _1235_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.586   504.998    u_cpu.clk
    SLICE_X6Y107         FDCE                                         r  _1235_/C
                         clock pessimism              0.000   504.998    
                         clock uncertainty           -0.035   504.963    
    SLICE_X6Y107         FDCE (Setup_fdce_C_D)       -0.016   504.947    _1235_
  -------------------------------------------------------------------
                         required time                        504.947    
                         arrival time                         -15.999    
  -------------------------------------------------------------------
                         slack                                488.948    

Slack (MET) :             490.121ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1215_/D
                            (rising edge-triggered cell FDPE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        9.511ns  (logic 2.695ns (28.334%)  route 6.816ns (71.666%))
  Logic Levels:           11  (LUT6=3 MUXF7=4 MUXF8=4)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 504.921 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.709     5.317    _0334_
    SLICE_X5Y102         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1203_/Q
                         net (fo=110, routed)         3.170     8.943    _0165_[6]
    SLICE_X15Y108        MUXF7 (Prop_muxf7_S_O)       0.276     9.219 r  _0523_/O
                         net (fo=1, routed)           0.000     9.219    _0037_
    SLICE_X15Y108        MUXF8 (Prop_muxf8_I1_O)      0.094     9.313 r  _0524_/O
                         net (fo=29, routed)          1.661    10.973    _0057_[5]
    SLICE_X12Y104        LUT6 (Prop_lut6_I5_O)        0.316    11.289 f  _0928_/O
                         net (fo=1, routed)           0.000    11.289    _0164_
    SLICE_X12Y104        MUXF7 (Prop_muxf7_I1_O)      0.214    11.503 f  _0929_/O
                         net (fo=1, routed)           0.000    11.503    _0163_
    SLICE_X12Y104        MUXF8 (Prop_muxf8_I1_O)      0.088    11.591 f  _0930_/O
                         net (fo=2, routed)           1.160    12.751    _0158_[1]
    SLICE_X12Y100        LUT6 (Prop_lut6_I1_O)        0.319    13.070 r  _0923_/O
                         net (fo=1, routed)           0.000    13.070    _0161_
    SLICE_X12Y100        MUXF7 (Prop_muxf7_I1_O)      0.214    13.284 r  _0924_/O
                         net (fo=1, routed)           0.000    13.284    _0160_
    SLICE_X12Y100        MUXF8 (Prop_muxf8_I1_O)      0.088    13.372 r  _0925_/O
                         net (fo=2, routed)           0.826    14.199    _0197_[4]
    SLICE_X13Y101        LUT6 (Prop_lut6_I4_O)        0.319    14.518 r  _1003_/O
                         net (fo=1, routed)           0.000    14.518    _0200_
    SLICE_X13Y101        MUXF7 (Prop_muxf7_I1_O)      0.217    14.735 r  _1004_/O
                         net (fo=1, routed)           0.000    14.735    _0199_
    SLICE_X13Y101        MUXF8 (Prop_muxf8_I1_O)      0.094    14.829 r  _1005_/O
                         net (fo=1, routed)           0.000    14.829    _0322_[3]
    SLICE_X13Y101        FDPE                                         r  _1215_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.509   504.921    u_cpu.clk
    SLICE_X13Y101        FDPE                                         r  _1215_/C
                         clock pessimism              0.000   504.921    
                         clock uncertainty           -0.035   504.886    
    SLICE_X13Y101        FDPE (Setup_fdpe_C_D)        0.064   504.950    _1215_
  -------------------------------------------------------------------
                         required time                        504.950    
                         arrival time                         -14.829    
  -------------------------------------------------------------------
                         slack                                490.121    

Slack (MET) :             490.288ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1212_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        9.214ns  (logic 2.384ns (25.874%)  route 6.830ns (74.126%))
  Logic Levels:           9  (LUT2=1 LUT6=2 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 504.921 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.709     5.317    _0334_
    SLICE_X5Y102         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1203_/Q
                         net (fo=110, routed)         3.170     8.943    _0165_[6]
    SLICE_X15Y108        MUXF7 (Prop_muxf7_S_O)       0.276     9.219 f  _0523_/O
                         net (fo=1, routed)           0.000     9.219    _0037_
    SLICE_X15Y108        MUXF8 (Prop_muxf8_I1_O)      0.094     9.313 f  _0524_/O
                         net (fo=29, routed)          1.661    10.973    _0057_[5]
    SLICE_X12Y104        LUT6 (Prop_lut6_I5_O)        0.316    11.289 r  _0928_/O
                         net (fo=1, routed)           0.000    11.289    _0164_
    SLICE_X12Y104        MUXF7 (Prop_muxf7_I1_O)      0.214    11.503 r  _0929_/O
                         net (fo=1, routed)           0.000    11.503    _0163_
    SLICE_X12Y104        MUXF8 (Prop_muxf8_I1_O)      0.088    11.591 r  _0930_/O
                         net (fo=2, routed)           1.160    12.751    _0158_[1]
    SLICE_X12Y100        LUT6 (Prop_lut6_I1_O)        0.319    13.070 f  _0923_/O
                         net (fo=1, routed)           0.000    13.070    _0161_
    SLICE_X12Y100        MUXF7 (Prop_muxf7_I1_O)      0.214    13.284 f  _0924_/O
                         net (fo=1, routed)           0.000    13.284    _0160_
    SLICE_X12Y100        MUXF8 (Prop_muxf8_I1_O)      0.088    13.372 f  _0925_/O
                         net (fo=2, routed)           0.316    13.689    _0197_[4]
    SLICE_X13Y100        LUT2 (Prop_lut2_I1_O)        0.319    14.008 r  _0898_/O
                         net (fo=1, routed)           0.523    14.531    _0322_[0]
    SLICE_X13Y100        FDCE                                         r  _1212_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.509   504.921    u_cpu.clk
    SLICE_X13Y100        FDCE                                         r  _1212_/C
                         clock pessimism              0.000   504.921    
                         clock uncertainty           -0.035   504.886    
    SLICE_X13Y100        FDCE (Setup_fdce_C_D)       -0.067   504.819    _1212_
  -------------------------------------------------------------------
                         required time                        504.819    
                         arrival time                         -14.531    
  -------------------------------------------------------------------
                         slack                                490.288    

Slack (MET) :             490.597ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1239_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        9.100ns  (logic 2.181ns (23.967%)  route 6.919ns (76.033%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 504.998 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.709     5.317    _0334_
    SLICE_X5Y102         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1203_/Q
                         net (fo=110, routed)         3.103     8.877    _0165_[6]
    SLICE_X14Y107        LUT3 (Prop_lut3_I2_O)        0.124     9.001 f  _0638_/O
                         net (fo=11, routed)          2.154    11.155    _0340_[0]
    SLICE_X6Y110         LUT3 (Prop_lut3_I0_O)        0.153    11.308 f  _0663_/O
                         net (fo=1, routed)           0.569    11.876    _0072_[0]
    SLICE_X5Y110         LUT4 (Prop_lut4_I0_O)        0.331    12.207 r  _0641_/O
                         net (fo=1, routed)           0.000    12.207    _0073_
    SLICE_X5Y110         MUXF7 (Prop_muxf7_I0_O)      0.212    12.419 r  _0643_/O
                         net (fo=2, routed)           1.093    13.512    _0386_[1]
    SLICE_X4Y107         LUT3 (Prop_lut3_I2_O)        0.299    13.811 r  _1107_/O
                         net (fo=1, routed)           0.000    13.811    _0313_[0]
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    14.417 r  _1153_/O[3]
                         net (fo=2, routed)           0.000    14.417    _0315_[3]
    SLICE_X4Y107         FDCE                                         r  _1239_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.586   504.998    u_cpu.clk
    SLICE_X4Y107         FDCE                                         r  _1239_/C
                         clock pessimism              0.000   504.998    
                         clock uncertainty           -0.035   504.963    
    SLICE_X4Y107         FDCE (Setup_fdce_C_D)        0.051   505.014    _1239_
  -------------------------------------------------------------------
                         required time                        505.014    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                490.597    

Slack (MET) :             490.656ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1238_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        9.041ns  (logic 2.122ns (23.471%)  route 6.919ns (76.529%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 504.998 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.709     5.317    _0334_
    SLICE_X5Y102         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1203_/Q
                         net (fo=110, routed)         3.103     8.877    _0165_[6]
    SLICE_X14Y107        LUT3 (Prop_lut3_I2_O)        0.124     9.001 f  _0638_/O
                         net (fo=11, routed)          2.154    11.155    _0340_[0]
    SLICE_X6Y110         LUT3 (Prop_lut3_I0_O)        0.153    11.308 f  _0663_/O
                         net (fo=1, routed)           0.569    11.876    _0072_[0]
    SLICE_X5Y110         LUT4 (Prop_lut4_I0_O)        0.331    12.207 r  _0641_/O
                         net (fo=1, routed)           0.000    12.207    _0073_
    SLICE_X5Y110         MUXF7 (Prop_muxf7_I0_O)      0.212    12.419 r  _0643_/O
                         net (fo=2, routed)           1.093    13.512    _0386_[1]
    SLICE_X4Y107         LUT3 (Prop_lut3_I2_O)        0.299    13.811 r  _1107_/O
                         net (fo=1, routed)           0.000    13.811    _0313_[0]
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.358 r  _1153_/O[2]
                         net (fo=2, routed)           0.000    14.358    _0315_[2]
    SLICE_X4Y107         FDCE                                         r  _1238_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.586   504.998    u_cpu.clk
    SLICE_X4Y107         FDCE                                         r  _1238_/C
                         clock pessimism              0.000   504.998    
                         clock uncertainty           -0.035   504.963    
    SLICE_X4Y107         FDCE (Setup_fdce_C_D)        0.051   505.014    _1238_
  -------------------------------------------------------------------
                         required time                        505.014    
                         arrival time                         -14.358    
  -------------------------------------------------------------------
                         slack                                490.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 _1208_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1315_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.395ns (52.693%)  route 0.355ns (47.307%))
  Logic Levels:           4  (LUT4=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.569     1.494    _0334_
    SLICE_X13Y106        FDRE                                         r  _1208_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.141     1.635 f  _1208_/Q
                         net (fo=2, routed)           0.178     1.813    DI[4]
    SLICE_X13Y109        LUT4 (Prop_lut4_I0_O)        0.045     1.858 f  _0511_/O
                         net (fo=1, routed)           0.000     1.858    _0033_
    SLICE_X13Y109        MUXF7 (Prop_muxf7_I1_O)      0.074     1.932 f  _0512_/O
                         net (fo=1, routed)           0.000     1.932    _0030_
    SLICE_X13Y109        MUXF8 (Prop_muxf8_I0_O)      0.023     1.955 f  _0516_/O
                         net (fo=33, routed)          0.177     2.132    _0057_[0]
    SLICE_X12Y107        LUT4 (Prop_lut4_I0_O)        0.112     2.244 r  _0865_/O
                         net (fo=1, routed)           0.000     2.244    _0329_[1]
    SLICE_X12Y107        FDCE                                         r  _1315_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.839     1.994    u_cpu.clk
    SLICE_X12Y107        FDCE                                         r  _1315_/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.035     2.029    
    SLICE_X12Y107        FDCE (Hold_fdce_C_D)         0.121     2.150    _1315_
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 _1211_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1324_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.396ns (48.607%)  route 0.419ns (51.393%))
  Logic Levels:           4  (LUT4=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.569     1.494    _0334_
    SLICE_X13Y106        FDRE                                         r  _1211_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.141     1.635 r  _1211_/Q
                         net (fo=2, routed)           0.193     1.828    DI[7]
    SLICE_X14Y106        LUT4 (Prop_lut4_I0_O)        0.045     1.873 r  _0471_/O
                         net (fo=1, routed)           0.000     1.873    _0003_
    SLICE_X14Y106        MUXF7 (Prop_muxf7_I1_O)      0.075     1.948 r  _0472_/O
                         net (fo=1, routed)           0.000     1.948    _0000_
    SLICE_X14Y106        MUXF8 (Prop_muxf8_I0_O)      0.022     1.970 r  _0476_/O
                         net (fo=27, routed)          0.226     2.196    _0057_[6]
    SLICE_X11Y107        LUT5 (Prop_lut5_I1_O)        0.113     2.309 r  _0604_/O
                         net (fo=1, routed)           0.000     2.309    _0269_
    SLICE_X11Y107        FDCE                                         r  _1324_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.839     1.994    u_cpu.clk
    SLICE_X11Y107        FDCE                                         r  _1324_/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.035     2.029    
    SLICE_X11Y107        FDCE (Hold_fdce_C_D)         0.092     2.121    _1324_
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 _1209_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1308_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.591%)  route 0.577ns (73.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.569     1.494    _0334_
    SLICE_X12Y106        FDRE                                         r  _1209_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.164     1.658 r  _1209_/Q
                         net (fo=2, routed)           0.441     2.099    DI[5]
    SLICE_X14Y108        LUT3 (Prop_lut3_I1_O)        0.045     2.144 r  _0722_/O
                         net (fo=10, routed)          0.136     2.280    _0456_[1]
    SLICE_X14Y108        FDCE                                         r  _1308_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.839     1.994    u_cpu.clk
    SLICE_X14Y108        FDCE                                         r  _1308_/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.035     2.029    
    SLICE_X14Y108        FDCE (Hold_fdce_C_D)        -0.010     2.019    _1308_
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1163_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.530%)  route 0.620ns (81.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.598     1.523    _0334_
    SLICE_X5Y102         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _1203_/Q
                         net (fo=110, routed)         0.620     2.284    _0165_[6]
    SLICE_X7Y106         FDCE                                         r  _1163_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.867     2.023    u_cpu.clk
    SLICE_X7Y106         FDCE                                         r  _1163_/C
                         clock pessimism              0.000     2.023    
                         clock uncertainty            0.035     2.058    
    SLICE_X7Y106         FDCE (Hold_fdce_C_CE)       -0.039     2.019    _1163_
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 _1204_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1303_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.209ns (22.677%)  route 0.713ns (77.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.569     1.494    _0334_
    SLICE_X12Y106        FDRE                                         r  _1204_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.164     1.658 r  _1204_/Q
                         net (fo=2, routed)           0.713     2.371    DI[0]
    SLICE_X14Y107        LUT3 (Prop_lut3_I1_O)        0.045     2.416 r  _0638_/O
                         net (fo=11, routed)          0.000     2.416    _0340_[0]
    SLICE_X14Y107        FDCE                                         r  _1303_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.839     1.994    u_cpu.clk
    SLICE_X14Y107        FDCE                                         r  _1303_/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.035     2.029    
    SLICE_X14Y107        FDCE (Hold_fdce_C_D)         0.120     2.149    _1303_
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 _1206_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1305_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.209ns (22.049%)  route 0.739ns (77.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.569     1.494    _0334_
    SLICE_X12Y106        FDRE                                         r  _1206_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.164     1.658 r  _1206_/Q
                         net (fo=2, routed)           0.739     2.397    DI[2]
    SLICE_X14Y108        LUT3 (Prop_lut3_I1_O)        0.045     2.442 r  _0678_/O
                         net (fo=11, routed)          0.000     2.442    _0380_[0]
    SLICE_X14Y108        FDCE                                         r  _1305_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.839     1.994    u_cpu.clk
    SLICE_X14Y108        FDCE                                         r  _1305_/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.035     2.029    
    SLICE_X14Y108        FDCE (Hold_fdce_C_D)         0.120     2.149    _1305_
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 _1208_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1311_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.490ns (50.086%)  route 0.488ns (49.914%))
  Logic Levels:           6  (LUT3=1 LUT4=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.569     1.494    _0334_
    SLICE_X13Y106        FDRE                                         r  _1208_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.141     1.635 f  _1208_/Q
                         net (fo=2, routed)           0.178     1.813    DI[4]
    SLICE_X13Y109        LUT4 (Prop_lut4_I0_O)        0.045     1.858 f  _0511_/O
                         net (fo=1, routed)           0.000     1.858    _0033_
    SLICE_X13Y109        MUXF7 (Prop_muxf7_I1_O)      0.074     1.932 f  _0512_/O
                         net (fo=1, routed)           0.000     1.932    _0030_
    SLICE_X13Y109        MUXF8 (Prop_muxf8_I0_O)      0.023     1.955 f  _0516_/O
                         net (fo=33, routed)          0.311     2.265    _0057_[0]
    SLICE_X10Y108        LUT3 (Prop_lut3_I0_O)        0.112     2.377 r  _0578_/O
                         net (fo=1, routed)           0.000     2.377    _0060_
    SLICE_X10Y108        MUXF7 (Prop_muxf7_I0_O)      0.073     2.450 r  _0580_/O
                         net (fo=1, routed)           0.000     2.450    _0058_
    SLICE_X10Y108        MUXF8 (Prop_muxf8_I0_O)      0.022     2.472 r  _0584_/O
                         net (fo=1, routed)           0.000     2.472    _0275_
    SLICE_X10Y108        FDCE                                         r  _1311_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.839     1.994    u_cpu.clk
    SLICE_X10Y108        FDCE                                         r  _1311_/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.035     2.029    
    SLICE_X10Y108        FDCE (Hold_fdce_C_D)         0.134     2.163    _1311_
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 _1210_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1309_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.185ns (21.581%)  route 0.672ns (78.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.569     1.494    _0334_
    SLICE_X13Y106        FDRE                                         r  _1210_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.141     1.635 r  _1210_/Q
                         net (fo=2, routed)           0.332     1.967    DI[6]
    SLICE_X14Y107        LUT3 (Prop_lut3_I1_O)        0.044     2.011 r  _0734_/O
                         net (fo=11, routed)          0.340     2.351    _0427_[2]
    SLICE_X14Y107        FDCE                                         r  _1309_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.839     1.994    u_cpu.clk
    SLICE_X14Y107        FDCE                                         r  _1309_/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.035     2.029    
    SLICE_X14Y107        FDCE (Hold_fdce_C_D)        -0.010     2.019    _1309_
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 _1208_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1313_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.476ns (47.181%)  route 0.533ns (52.819%))
  Logic Levels:           6  (LUT4=1 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.569     1.494    _0334_
    SLICE_X13Y106        FDRE                                         r  _1208_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.141     1.635 f  _1208_/Q
                         net (fo=2, routed)           0.178     1.813    DI[4]
    SLICE_X13Y109        LUT4 (Prop_lut4_I0_O)        0.045     1.858 f  _0511_/O
                         net (fo=1, routed)           0.000     1.858    _0033_
    SLICE_X13Y109        MUXF7 (Prop_muxf7_I1_O)      0.074     1.932 f  _0512_/O
                         net (fo=1, routed)           0.000     1.932    _0030_
    SLICE_X13Y109        MUXF8 (Prop_muxf8_I0_O)      0.023     1.955 f  _0516_/O
                         net (fo=33, routed)          0.355     2.310    _0057_[0]
    SLICE_X12Y108        LUT6 (Prop_lut6_I2_O)        0.112     2.422 r  _0859_/O
                         net (fo=1, routed)           0.000     2.422    _0140_
    SLICE_X12Y108        MUXF7 (Prop_muxf7_I0_O)      0.062     2.484 r  _0860_/O
                         net (fo=1, routed)           0.000     2.484    _0139_
    SLICE_X12Y108        MUXF8 (Prop_muxf8_I1_O)      0.019     2.503 r  _0861_/O
                         net (fo=1, routed)           0.000     2.503    _0330_[1]
    SLICE_X12Y108        FDCE                                         r  _1313_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.839     1.994    u_cpu.clk
    SLICE_X12Y108        FDCE                                         r  _1313_/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.035     2.029    
    SLICE_X12Y108        FDCE (Hold_fdce_C_D)         0.134     2.163    _1313_
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 _1202_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1345_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.668%)  route 0.820ns (85.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.570     1.495    _0334_
    SLICE_X9Y102         FDRE                                         r  _1202_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  _1202_/Q
                         net (fo=2, routed)           0.820     2.456    _0337_[1]
    SLICE_X8Y103         FDCE                                         r  _1345_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.840     1.995    u_cpu.clk
    SLICE_X8Y103         FDCE                                         r  _1345_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X8Y103         FDCE (Hold_fdce_C_D)         0.076     2.106    _1345_
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.350    





---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      490.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             490.719ns  (required time - arrival time)
  Source:                 _1216_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1180_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 1.387ns (15.455%)  route 7.587ns (84.544%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1386_/O
                         net (fo=1, routed)           2.025     3.496    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=147, routed)         1.630     5.222    u_cpu.clk
    SLICE_X14Y103        FDCE                                         r  _1216_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDCE (Prop_fdce_C_Q)         0.518     5.740 r  _1216_/Q
                         net (fo=87, routed)          3.317     9.057    _0285_[4]
    SLICE_X12Y109        LUT5 (Prop_lut5_I3_O)        0.124     9.181 r  _0556_/O
                         net (fo=1, routed)           0.000     9.181    _0056_
    SLICE_X12Y109        MUXF7 (Prop_muxf7_I1_O)      0.214     9.395 r  _0557_/O
                         net (fo=1, routed)           0.000     9.395    _0052_
    SLICE_X12Y109        MUXF8 (Prop_muxf8_I1_O)      0.088     9.483 r  _0558_/O
                         net (fo=20, routed)          1.503    10.986    _0075_[7]
    SLICE_X2Y108         LUT6 (Prop_lut6_I5_O)        0.319    11.305 f  _0775_/O
                         net (fo=2, routed)           1.405    12.710    _0402_[3]
    SLICE_X0Y102         LUT5 (Prop_lut5_I3_O)        0.124    12.834 r  _0774_/O
                         net (fo=2, routed)           1.363    14.196    AB[0]
    SLICE_X1Y101         FDRE                                         r  _1180_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1387_/O
                         net (fo=1, routed)           1.920   503.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.590   505.018    _0334_
    SLICE_X1Y101         FDRE                                         r  _1180_/C
                         clock pessimism              0.000   505.018    
                         clock uncertainty           -0.035   504.982    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)       -0.067   504.915    _1180_
  -------------------------------------------------------------------
                         required time                        504.915    
                         arrival time                         -14.196    
  -------------------------------------------------------------------
                         slack                                490.719    

Slack (MET) :             490.842ns  (required time - arrival time)
  Source:                 _1212_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1182_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 1.493ns (16.860%)  route 7.362ns (83.140%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1386_/O
                         net (fo=1, routed)           2.025     3.496    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=147, routed)         1.631     5.223    u_cpu.clk
    SLICE_X13Y100        FDCE                                         r  _1212_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDCE (Prop_fdce_C_Q)         0.456     5.679 r  _1212_/Q
                         net (fo=103, routed)         2.822     8.501    _0217_[3]
    SLICE_X11Y109        LUT5 (Prop_lut5_I4_O)        0.124     8.625 r  _0546_/O
                         net (fo=1, routed)           0.000     8.625    _0048_
    SLICE_X11Y109        MUXF7 (Prop_muxf7_I1_O)      0.245     8.870 r  _0547_/O
                         net (fo=1, routed)           0.000     8.870    _0045_
    SLICE_X11Y109        MUXF8 (Prop_muxf8_I0_O)      0.104     8.974 r  _0551_/O
                         net (fo=17, routed)          1.235    10.210    _0075_[5]
    SLICE_X2Y108         LUT2 (Prop_lut2_I1_O)        0.316    10.526 r  _0541_/O
                         net (fo=12, routed)          1.184    11.710    _0342_[0]
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.124    11.834 f  _0788_/O
                         net (fo=2, routed)           1.442    13.276    _0403_[3]
    SLICE_X1Y103         LUT5 (Prop_lut5_I3_O)        0.124    13.400 r  _0787_/O
                         net (fo=2, routed)           0.679    14.079    AB[2]
    SLICE_X1Y104         FDRE                                         r  _1182_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1387_/O
                         net (fo=1, routed)           1.920   503.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.589   505.017    _0334_
    SLICE_X1Y104         FDRE                                         r  _1182_/C
                         clock pessimism              0.000   505.017    
                         clock uncertainty           -0.035   504.981    
    SLICE_X1Y104         FDRE (Setup_fdre_C_D)       -0.061   504.920    _1182_
  -------------------------------------------------------------------
                         required time                        504.920    
                         arrival time                         -14.079    
  -------------------------------------------------------------------
                         slack                                490.842    

Slack (MET) :             490.854ns  (required time - arrival time)
  Source:                 _1216_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1189_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 1.791ns (19.940%)  route 7.191ns (80.060%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1386_/O
                         net (fo=1, routed)           2.025     3.496    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=147, routed)         1.630     5.222    u_cpu.clk
    SLICE_X14Y103        FDCE                                         r  _1216_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDCE (Prop_fdce_C_Q)         0.518     5.740 f  _1216_/Q
                         net (fo=87, routed)          3.141     8.881    _0285_[4]
    SLICE_X9Y102         LUT1 (Prop_lut1_I0_O)        0.152     9.033 r  _1139_/O
                         net (fo=2, routed)           0.542     9.576    _0287_[4]
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.578    10.154 r  _1143_/O[0]
                         net (fo=1, routed)           0.659    10.813    _0288_[4]
    SLICE_X7Y102         LUT6 (Prop_lut6_I2_O)        0.295    11.108 f  _0835_/O
                         net (fo=9, routed)           1.326    12.433    _0335_[0]
    SLICE_X6Y104         LUT3 (Prop_lut3_I0_O)        0.124    12.557 r  _0832_/O
                         net (fo=8, routed)           1.523    14.080    _0374_[2]
    SLICE_X2Y104         LUT5 (Prop_lut5_I2_O)        0.124    14.204 r  _0838_/O
                         net (fo=1, routed)           0.000    14.204    DO[1]
    SLICE_X2Y104         FDRE                                         r  _1189_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1387_/O
                         net (fo=1, routed)           1.920   503.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.589   505.017    _0334_
    SLICE_X2Y104         FDRE                                         r  _1189_/C
                         clock pessimism              0.000   505.017    
                         clock uncertainty           -0.035   504.981    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)        0.077   505.058    _1189_
  -------------------------------------------------------------------
                         required time                        505.058    
                         arrival time                         -14.204    
  -------------------------------------------------------------------
                         slack                                490.854    

Slack (MET) :             490.868ns  (required time - arrival time)
  Source:                 _1216_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1194_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        8.972ns  (logic 1.791ns (19.962%)  route 7.181ns (80.038%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1386_/O
                         net (fo=1, routed)           2.025     3.496    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=147, routed)         1.630     5.222    u_cpu.clk
    SLICE_X14Y103        FDCE                                         r  _1216_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDCE (Prop_fdce_C_Q)         0.518     5.740 f  _1216_/Q
                         net (fo=87, routed)          3.141     8.881    _0285_[4]
    SLICE_X9Y102         LUT1 (Prop_lut1_I0_O)        0.152     9.033 r  _1139_/O
                         net (fo=2, routed)           0.542     9.576    _0287_[4]
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.578    10.154 r  _1143_/O[0]
                         net (fo=1, routed)           0.659    10.813    _0288_[4]
    SLICE_X7Y102         LUT6 (Prop_lut6_I2_O)        0.295    11.108 f  _0835_/O
                         net (fo=9, routed)           1.326    12.433    _0335_[0]
    SLICE_X6Y104         LUT3 (Prop_lut3_I0_O)        0.124    12.557 r  _0832_/O
                         net (fo=8, routed)           1.513    14.070    _0374_[2]
    SLICE_X2Y104         LUT5 (Prop_lut5_I2_O)        0.124    14.194 r  _0848_/O
                         net (fo=1, routed)           0.000    14.194    DO[6]
    SLICE_X2Y104         FDRE                                         r  _1194_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1387_/O
                         net (fo=1, routed)           1.920   503.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.589   505.017    _0334_
    SLICE_X2Y104         FDRE                                         r  _1194_/C
                         clock pessimism              0.000   505.017    
                         clock uncertainty           -0.035   504.981    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)        0.081   505.062    _1194_
  -------------------------------------------------------------------
                         required time                        505.062    
                         arrival time                         -14.194    
  -------------------------------------------------------------------
                         slack                                490.868    

Slack (MET) :             490.942ns  (required time - arrival time)
  Source:                 _1216_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1181_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 1.387ns (15.781%)  route 7.402ns (84.219%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1386_/O
                         net (fo=1, routed)           2.025     3.496    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=147, routed)         1.630     5.222    u_cpu.clk
    SLICE_X14Y103        FDCE                                         r  _1216_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDCE (Prop_fdce_C_Q)         0.518     5.740 r  _1216_/Q
                         net (fo=87, routed)          3.317     9.057    _0285_[4]
    SLICE_X12Y109        LUT5 (Prop_lut5_I3_O)        0.124     9.181 r  _0556_/O
                         net (fo=1, routed)           0.000     9.181    _0056_
    SLICE_X12Y109        MUXF7 (Prop_muxf7_I1_O)      0.214     9.395 r  _0557_/O
                         net (fo=1, routed)           0.000     9.395    _0052_
    SLICE_X12Y109        MUXF8 (Prop_muxf8_I1_O)      0.088     9.483 r  _0558_/O
                         net (fo=20, routed)          1.470    10.953    _0075_[7]
    SLICE_X2Y108         LUT6 (Prop_lut6_I5_O)        0.319    11.272 f  _0785_/O
                         net (fo=2, routed)           1.324    12.596    _0374_[3]
    SLICE_X2Y101         LUT5 (Prop_lut5_I3_O)        0.124    12.720 r  _0784_/O
                         net (fo=2, routed)           1.291    14.011    AB[1]
    SLICE_X2Y104         FDRE                                         r  _1181_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1387_/O
                         net (fo=1, routed)           1.920   503.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.589   505.017    _0334_
    SLICE_X2Y104         FDRE                                         r  _1181_/C
                         clock pessimism              0.000   505.017    
                         clock uncertainty           -0.035   504.981    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)       -0.028   504.953    _1181_
  -------------------------------------------------------------------
                         required time                        504.953    
                         arrival time                         -14.011    
  -------------------------------------------------------------------
                         slack                                490.942    

Slack (MET) :             490.972ns  (required time - arrival time)
  Source:                 _1212_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1184_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        8.758ns  (logic 1.493ns (17.048%)  route 7.265ns (82.952%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1386_/O
                         net (fo=1, routed)           2.025     3.496    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=147, routed)         1.631     5.223    u_cpu.clk
    SLICE_X13Y100        FDCE                                         r  _1212_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDCE (Prop_fdce_C_Q)         0.456     5.679 r  _1212_/Q
                         net (fo=103, routed)         2.822     8.501    _0217_[3]
    SLICE_X11Y109        LUT5 (Prop_lut5_I4_O)        0.124     8.625 r  _0546_/O
                         net (fo=1, routed)           0.000     8.625    _0048_
    SLICE_X11Y109        MUXF7 (Prop_muxf7_I1_O)      0.245     8.870 r  _0547_/O
                         net (fo=1, routed)           0.000     8.870    _0045_
    SLICE_X11Y109        MUXF8 (Prop_muxf8_I0_O)      0.104     8.974 r  _0551_/O
                         net (fo=17, routed)          1.235    10.210    _0075_[5]
    SLICE_X2Y108         LUT2 (Prop_lut2_I1_O)        0.316    10.526 r  _0541_/O
                         net (fo=12, routed)          0.864    11.389    _0342_[0]
    SLICE_X0Y108         LUT6 (Prop_lut6_I4_O)        0.124    11.513 f  _0794_/O
                         net (fo=2, routed)           1.144    12.658    _0404_[3]
    SLICE_X0Y104         LUT5 (Prop_lut5_I3_O)        0.124    12.782 r  _0793_/O
                         net (fo=2, routed)           1.199    13.981    AB[4]
    SLICE_X2Y103         FDRE                                         r  _1184_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1387_/O
                         net (fo=1, routed)           1.920   503.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.589   505.017    _0334_
    SLICE_X2Y103         FDRE                                         r  _1184_/C
                         clock pessimism              0.000   505.017    
                         clock uncertainty           -0.035   504.981    
    SLICE_X2Y103         FDRE (Setup_fdre_C_D)       -0.028   504.953    _1184_
  -------------------------------------------------------------------
                         required time                        504.953    
                         arrival time                         -13.981    
  -------------------------------------------------------------------
                         slack                                490.972    

Slack (MET) :             491.044ns  (required time - arrival time)
  Source:                 _1216_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1190_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        8.744ns  (logic 1.791ns (20.482%)  route 6.953ns (79.518%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1386_/O
                         net (fo=1, routed)           2.025     3.496    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=147, routed)         1.630     5.222    u_cpu.clk
    SLICE_X14Y103        FDCE                                         r  _1216_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDCE (Prop_fdce_C_Q)         0.518     5.740 f  _1216_/Q
                         net (fo=87, routed)          3.141     8.881    _0285_[4]
    SLICE_X9Y102         LUT1 (Prop_lut1_I0_O)        0.152     9.033 r  _1139_/O
                         net (fo=2, routed)           0.542     9.576    _0287_[4]
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.578    10.154 r  _1143_/O[0]
                         net (fo=1, routed)           0.659    10.813    _0288_[4]
    SLICE_X7Y102         LUT6 (Prop_lut6_I2_O)        0.295    11.108 f  _0835_/O
                         net (fo=9, routed)           1.326    12.433    _0335_[0]
    SLICE_X6Y104         LUT3 (Prop_lut3_I0_O)        0.124    12.557 r  _0832_/O
                         net (fo=8, routed)           1.285    13.842    _0374_[2]
    SLICE_X1Y104         LUT5 (Prop_lut5_I2_O)        0.124    13.966 r  _0840_/O
                         net (fo=1, routed)           0.000    13.966    DO[2]
    SLICE_X1Y104         FDRE                                         r  _1190_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1387_/O
                         net (fo=1, routed)           1.920   503.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.589   505.017    _0334_
    SLICE_X1Y104         FDRE                                         r  _1190_/C
                         clock pessimism              0.000   505.017    
                         clock uncertainty           -0.035   504.981    
    SLICE_X1Y104         FDRE (Setup_fdre_C_D)        0.029   505.010    _1190_
  -------------------------------------------------------------------
                         required time                        505.010    
                         arrival time                         -13.966    
  -------------------------------------------------------------------
                         slack                                491.044    

Slack (MET) :             491.048ns  (required time - arrival time)
  Source:                 _1216_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1193_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        8.742ns  (logic 1.791ns (20.487%)  route 6.951ns (79.513%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1386_/O
                         net (fo=1, routed)           2.025     3.496    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=147, routed)         1.630     5.222    u_cpu.clk
    SLICE_X14Y103        FDCE                                         r  _1216_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDCE (Prop_fdce_C_Q)         0.518     5.740 f  _1216_/Q
                         net (fo=87, routed)          3.141     8.881    _0285_[4]
    SLICE_X9Y102         LUT1 (Prop_lut1_I0_O)        0.152     9.033 r  _1139_/O
                         net (fo=2, routed)           0.542     9.576    _0287_[4]
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.578    10.154 r  _1143_/O[0]
                         net (fo=1, routed)           0.659    10.813    _0288_[4]
    SLICE_X7Y102         LUT6 (Prop_lut6_I2_O)        0.295    11.108 f  _0835_/O
                         net (fo=9, routed)           1.326    12.433    _0335_[0]
    SLICE_X6Y104         LUT3 (Prop_lut3_I0_O)        0.124    12.557 r  _0832_/O
                         net (fo=8, routed)           1.283    13.840    _0374_[2]
    SLICE_X1Y104         LUT5 (Prop_lut5_I2_O)        0.124    13.964 r  _0846_/O
                         net (fo=1, routed)           0.000    13.964    DO[5]
    SLICE_X1Y104         FDRE                                         r  _1193_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1387_/O
                         net (fo=1, routed)           1.920   503.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.589   505.017    _0334_
    SLICE_X1Y104         FDRE                                         r  _1193_/C
                         clock pessimism              0.000   505.017    
                         clock uncertainty           -0.035   504.981    
    SLICE_X1Y104         FDRE (Setup_fdre_C_D)        0.031   505.012    _1193_
  -------------------------------------------------------------------
                         required time                        505.012    
                         arrival time                         -13.964    
  -------------------------------------------------------------------
                         slack                                491.048    

Slack (MET) :             491.069ns  (required time - arrival time)
  Source:                 _1216_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1186_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 1.387ns (16.012%)  route 7.275ns (83.988%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1386_/O
                         net (fo=1, routed)           2.025     3.496    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=147, routed)         1.630     5.222    u_cpu.clk
    SLICE_X14Y103        FDCE                                         r  _1216_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDCE (Prop_fdce_C_Q)         0.518     5.740 r  _1216_/Q
                         net (fo=87, routed)          3.317     9.057    _0285_[4]
    SLICE_X12Y109        LUT5 (Prop_lut5_I3_O)        0.124     9.181 r  _0556_/O
                         net (fo=1, routed)           0.000     9.181    _0056_
    SLICE_X12Y109        MUXF7 (Prop_muxf7_I1_O)      0.214     9.395 r  _0557_/O
                         net (fo=1, routed)           0.000     9.395    _0052_
    SLICE_X12Y109        MUXF8 (Prop_muxf8_I1_O)      0.088     9.483 r  _0558_/O
                         net (fo=20, routed)          1.519    11.002    _0075_[7]
    SLICE_X1Y107         LUT6 (Prop_lut6_I5_O)        0.319    11.321 f  _0800_/O
                         net (fo=2, routed)           1.231    12.552    _0359_[3]
    SLICE_X2Y102         LUT5 (Prop_lut5_I3_O)        0.124    12.676 r  _0799_/O
                         net (fo=2, routed)           1.208    13.884    AB[6]
    SLICE_X2Y103         FDRE                                         r  _1186_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1387_/O
                         net (fo=1, routed)           1.920   503.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.589   505.017    _0334_
    SLICE_X2Y103         FDRE                                         r  _1186_/C
                         clock pessimism              0.000   505.017    
                         clock uncertainty           -0.035   504.981    
    SLICE_X2Y103         FDRE (Setup_fdre_C_D)       -0.028   504.953    _1186_
  -------------------------------------------------------------------
                         required time                        504.953    
                         arrival time                         -13.884    
  -------------------------------------------------------------------
                         slack                                491.069    

Slack (MET) :             491.115ns  (required time - arrival time)
  Source:                 _1212_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1183_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        8.598ns  (logic 1.493ns (17.364%)  route 7.105ns (82.636%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1386_/O
                         net (fo=1, routed)           2.025     3.496    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=147, routed)         1.631     5.223    u_cpu.clk
    SLICE_X13Y100        FDCE                                         r  _1212_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDCE (Prop_fdce_C_Q)         0.456     5.679 r  _1212_/Q
                         net (fo=103, routed)         2.822     8.501    _0217_[3]
    SLICE_X11Y109        LUT5 (Prop_lut5_I4_O)        0.124     8.625 r  _0546_/O
                         net (fo=1, routed)           0.000     8.625    _0048_
    SLICE_X11Y109        MUXF7 (Prop_muxf7_I1_O)      0.245     8.870 r  _0547_/O
                         net (fo=1, routed)           0.000     8.870    _0045_
    SLICE_X11Y109        MUXF8 (Prop_muxf8_I0_O)      0.104     8.974 r  _0551_/O
                         net (fo=17, routed)          1.235    10.210    _0075_[5]
    SLICE_X2Y108         LUT2 (Prop_lut2_I1_O)        0.316    10.526 r  _0541_/O
                         net (fo=12, routed)          0.871    11.397    _0342_[0]
    SLICE_X0Y108         LUT6 (Prop_lut6_I4_O)        0.124    11.521 f  _0791_/O
                         net (fo=2, routed)           1.146    12.666    _0375_[3]
    SLICE_X0Y102         LUT5 (Prop_lut5_I3_O)        0.124    12.790 r  _0790_/O
                         net (fo=2, routed)           1.031    13.822    AB[3]
    SLICE_X2Y103         FDRE                                         r  _1183_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1387_/O
                         net (fo=1, routed)           1.920   503.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.589   505.017    _0334_
    SLICE_X2Y103         FDRE                                         r  _1183_/C
                         clock pessimism              0.000   505.017    
                         clock uncertainty           -0.035   504.981    
    SLICE_X2Y103         FDRE (Setup_fdre_C_D)       -0.045   504.936    _1183_
  -------------------------------------------------------------------
                         required time                        504.936    
                         arrival time                         -13.822    
  -------------------------------------------------------------------
                         slack                                491.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 _1227_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1189_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.186ns (21.847%)  route 0.665ns (78.153%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1386_/O
                         net (fo=1, routed)           0.644     0.884    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=147, routed)         0.598     1.508    u_cpu.clk
    SLICE_X3Y103         FDCE                                         r  _1227_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  _1227_/Q
                         net (fo=4, routed)           0.665     2.314    _0366_[1]
    SLICE_X2Y104         LUT5 (Prop_lut5_I1_O)        0.045     2.359 r  _0838_/O
                         net (fo=1, routed)           0.000     2.359    DO[1]
    SLICE_X2Y104         FDRE                                         r  _1189_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.871     2.042    _0334_
    SLICE_X2Y104         FDRE                                         r  _1189_/C
                         clock pessimism              0.000     2.042    
                         clock uncertainty            0.035     2.077    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)         0.120     2.197    _1189_
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 _1226_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1188_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.567%)  route 0.718ns (79.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1386_/O
                         net (fo=1, routed)           0.644     0.884    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=147, routed)         0.598     1.508    u_cpu.clk
    SLICE_X3Y103         FDCE                                         r  _1226_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  _1226_/Q
                         net (fo=4, routed)           0.718     2.367    _0364_[1]
    SLICE_X2Y103         LUT5 (Prop_lut5_I1_O)        0.045     2.412 r  _0831_/O
                         net (fo=1, routed)           0.000     2.412    DO[0]
    SLICE_X2Y103         FDRE                                         r  _1188_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.871     2.042    _0334_
    SLICE_X2Y103         FDRE                                         r  _1188_/C
                         clock pessimism              0.000     2.042    
                         clock uncertainty            0.035     2.077    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.120     2.197    _1188_
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 _1229_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1191_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.227%)  route 0.690ns (78.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1386_/O
                         net (fo=1, routed)           0.644     0.884    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=147, routed)         0.598     1.508    u_cpu.clk
    SLICE_X3Y103         FDCE                                         r  _1229_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  _1229_/Q
                         net (fo=4, routed)           0.690     2.339    _0369_[1]
    SLICE_X4Y103         LUT5 (Prop_lut5_I1_O)        0.045     2.384 r  _0842_/O
                         net (fo=1, routed)           0.000     2.384    DO[3]
    SLICE_X4Y103         FDRE                                         r  _1191_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.867     2.039    _0334_
    SLICE_X4Y103         FDRE                                         r  _1191_/C
                         clock pessimism              0.000     2.039    
                         clock uncertainty            0.035     2.074    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.091     2.165    _1191_
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 _1232_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1194_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.186ns (20.328%)  route 0.729ns (79.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1386_/O
                         net (fo=1, routed)           0.644     0.884    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=147, routed)         0.598     1.508    u_cpu.clk
    SLICE_X3Y104         FDCE                                         r  _1232_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  _1232_/Q
                         net (fo=4, routed)           0.729     2.378    _0410_[1]
    SLICE_X2Y104         LUT5 (Prop_lut5_I1_O)        0.045     2.423 r  _0848_/O
                         net (fo=1, routed)           0.000     2.423    DO[6]
    SLICE_X2Y104         FDRE                                         r  _1194_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.871     2.042    _0334_
    SLICE_X2Y104         FDRE                                         r  _1194_/C
                         clock pessimism              0.000     2.042    
                         clock uncertainty            0.035     2.077    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)         0.121     2.198    _1194_
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 _1317_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1346_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.271ns (28.380%)  route 0.684ns (71.620%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1386_/O
                         net (fo=1, routed)           0.644     0.884    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=147, routed)         0.569     1.479    u_cpu.clk
    SLICE_X10Y104        FDCE                                         r  _1317_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDCE (Prop_fdce_C_Q)         0.164     1.643 r  _1317_/Q
                         net (fo=3, routed)           0.684     2.326    u_cpu.store
    SLICE_X7Y102         LUT6 (Prop_lut6_I0_O)        0.045     2.371 r  _0852_/O
                         net (fo=1, routed)           0.000     2.371    _0133_
    SLICE_X7Y102         MUXF7 (Prop_muxf7_I0_O)      0.062     2.433 r  _0854_/O
                         net (fo=1, routed)           0.000     2.433    WE
    SLICE_X7Y102         FDRE                                         r  _1346_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.868     2.040    _0334_
    SLICE_X7Y102         FDRE                                         r  _1346_/C
                         clock pessimism              0.000     2.040    
                         clock uncertainty            0.035     2.075    
    SLICE_X7Y102         FDRE (Hold_fdre_C_D)         0.105     2.180    _1346_
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 _1233_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1195_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.028%)  route 0.792ns (80.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1386_/O
                         net (fo=1, routed)           0.644     0.884    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=147, routed)         0.598     1.508    u_cpu.clk
    SLICE_X3Y104         FDCE                                         r  _1233_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  _1233_/Q
                         net (fo=4, routed)           0.792     2.440    _0407_[1]
    SLICE_X5Y104         LUT5 (Prop_lut5_I1_O)        0.045     2.485 r  _0850_/O
                         net (fo=1, routed)           0.000     2.485    DO[7]
    SLICE_X5Y104         FDRE                                         r  _1195_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.867     2.039    _0334_
    SLICE_X5Y104         FDRE                                         r  _1195_/C
                         clock pessimism              0.000     2.039    
                         clock uncertainty            0.035     2.074    
    SLICE_X5Y104         FDRE (Hold_fdre_C_D)         0.091     2.165    _1195_
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 _1250_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1185_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.186ns (18.823%)  route 0.802ns (81.177%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1386_/O
                         net (fo=1, routed)           0.644     0.884    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=147, routed)         0.598     1.508    u_cpu.clk
    SLICE_X1Y103         FDCE                                         r  _1250_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  _1250_/Q
                         net (fo=2, routed)           0.802     2.451    _0405_[1]
    SLICE_X1Y104         LUT5 (Prop_lut5_I1_O)        0.045     2.496 r  _0796_/O
                         net (fo=2, routed)           0.000     2.496    AB[5]
    SLICE_X1Y104         FDRE                                         r  _1185_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.871     2.042    _0334_
    SLICE_X1Y104         FDRE                                         r  _1185_/C
                         clock pessimism              0.000     2.042    
                         clock uncertainty            0.035     2.077    
    SLICE_X1Y104         FDRE (Hold_fdre_C_D)         0.092     2.169    _1185_
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 _1274_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1192_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.231ns (22.768%)  route 0.784ns (77.232%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1386_/O
                         net (fo=1, routed)           0.644     0.884    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=147, routed)         0.597     1.507    u_cpu.clk
    SLICE_X1Y109         FDCE                                         r  _1274_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  _1274_/Q
                         net (fo=2, routed)           0.349     1.996    u_cpu.AXYS[1][4]
    SLICE_X0Y108         LUT6 (Prop_lut6_I1_O)        0.045     2.041 f  _0794_/O
                         net (fo=2, routed)           0.435     2.476    _0404_[3]
    SLICE_X0Y105         LUT6 (Prop_lut6_I3_O)        0.045     2.521 r  _1364_/O
                         net (fo=1, routed)           0.000     2.521    _0324_
    SLICE_X0Y105         FDRE                                         r  _1192_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.871     2.042    _0334_
    SLICE_X0Y105         FDRE                                         r  _1192_/C
                         clock pessimism              0.000     2.042    
                         clock uncertainty            0.035     2.077    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.091     2.168    _1192_
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 _1225_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1187_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.231ns (22.599%)  route 0.791ns (77.401%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1386_/O
                         net (fo=1, routed)           0.644     0.884    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=147, routed)         0.599     1.509    u_cpu.clk
    SLICE_X3Y102         FDCE                                         r  _1225_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.650 r  _1225_/Q
                         net (fo=6, routed)           0.191     1.841    _0232_[2]
    SLICE_X6Y103         LUT6 (Prop_lut6_I1_O)        0.045     1.886 f  _0804_/O
                         net (fo=1, routed)           0.204     2.089    _0351_[4]
    SLICE_X5Y103         LUT5 (Prop_lut5_I4_O)        0.045     2.134 r  _0802_/O
                         net (fo=2, routed)           0.396     2.531    AB[7]
    SLICE_X4Y103         FDRE                                         r  _1187_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.867     2.039    _0334_
    SLICE_X4Y103         FDRE                                         r  _1187_/C
                         clock pessimism              0.000     2.039    
                         clock uncertainty            0.035     2.074    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.066     2.140    _1187_
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.531    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 _1228_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1190_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.186ns (17.643%)  route 0.868ns (82.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1386_/O
                         net (fo=1, routed)           0.644     0.884    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=147, routed)         0.598     1.508    u_cpu.clk
    SLICE_X3Y103         FDCE                                         r  _1228_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  _1228_/Q
                         net (fo=4, routed)           0.868     2.517    _0379_[1]
    SLICE_X1Y104         LUT5 (Prop_lut5_I1_O)        0.045     2.562 r  _0840_/O
                         net (fo=1, routed)           0.000     2.562    DO[2]
    SLICE_X1Y104         FDRE                                         r  _1190_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.871     2.042    _0334_
    SLICE_X1Y104         FDRE                                         r  _1190_/C
                         clock pessimism              0.000     2.042    
                         clock uncertainty            0.035     2.077    
    SLICE_X1Y104         FDRE (Hold_fdre_C_D)         0.091     2.168    _1190_
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.394    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  emu_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      495.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             495.776ns  (required time - arrival time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1280_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.456ns (12.867%)  route 3.088ns (87.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 504.999 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.631     5.239    _0334_
    SLICE_X9Y102         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  _1200_/Q
                         net (fo=136, routed)         3.088     8.783    reset
    SLICE_X0Y109         FDCE                                         f  _1280_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.587   504.999    u_cpu.clk
    SLICE_X0Y109         FDCE                                         r  _1280_/C
                         clock pessimism              0.000   504.999    
                         clock uncertainty           -0.035   504.964    
    SLICE_X0Y109         FDCE (Recov_fdce_C_CLR)     -0.405   504.559    _1280_
  -------------------------------------------------------------------
                         required time                        504.559    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                495.776    

Slack (MET) :             495.776ns  (required time - arrival time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1282_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.456ns (12.867%)  route 3.088ns (87.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 504.999 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.631     5.239    _0334_
    SLICE_X9Y102         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  _1200_/Q
                         net (fo=136, routed)         3.088     8.783    reset
    SLICE_X0Y109         FDCE                                         f  _1282_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.587   504.999    u_cpu.clk
    SLICE_X0Y109         FDCE                                         r  _1282_/C
                         clock pessimism              0.000   504.999    
                         clock uncertainty           -0.035   504.964    
    SLICE_X0Y109         FDCE (Recov_fdce_C_CLR)     -0.405   504.559    _1282_
  -------------------------------------------------------------------
                         required time                        504.559    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                495.776    

Slack (MET) :             495.780ns  (required time - arrival time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1272_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.456ns (12.883%)  route 3.084ns (87.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 504.999 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.631     5.239    _0334_
    SLICE_X9Y102         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  _1200_/Q
                         net (fo=136, routed)         3.084     8.779    reset
    SLICE_X1Y109         FDCE                                         f  _1272_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.587   504.999    u_cpu.clk
    SLICE_X1Y109         FDCE                                         r  _1272_/C
                         clock pessimism              0.000   504.999    
                         clock uncertainty           -0.035   504.964    
    SLICE_X1Y109         FDCE (Recov_fdce_C_CLR)     -0.405   504.559    _1272_
  -------------------------------------------------------------------
                         required time                        504.559    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                495.780    

Slack (MET) :             495.780ns  (required time - arrival time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1274_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.456ns (12.883%)  route 3.084ns (87.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 504.999 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.631     5.239    _0334_
    SLICE_X9Y102         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  _1200_/Q
                         net (fo=136, routed)         3.084     8.779    reset
    SLICE_X1Y109         FDCE                                         f  _1274_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.587   504.999    u_cpu.clk
    SLICE_X1Y109         FDCE                                         r  _1274_/C
                         clock pessimism              0.000   504.999    
                         clock uncertainty           -0.035   504.964    
    SLICE_X1Y109         FDCE (Recov_fdce_C_CLR)     -0.405   504.559    _1274_
  -------------------------------------------------------------------
                         required time                        504.559    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                495.780    

Slack (MET) :             496.060ns  (required time - arrival time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1277_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.456ns (13.997%)  route 2.802ns (86.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 504.997 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.631     5.239    _0334_
    SLICE_X9Y102         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  _1200_/Q
                         net (fo=136, routed)         2.802     8.497    reset
    SLICE_X4Y109         FDCE                                         f  _1277_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.585   504.997    u_cpu.clk
    SLICE_X4Y109         FDCE                                         r  _1277_/C
                         clock pessimism              0.000   504.997    
                         clock uncertainty           -0.035   504.962    
    SLICE_X4Y109         FDCE (Recov_fdce_C_CLR)     -0.405   504.557    _1277_
  -------------------------------------------------------------------
                         required time                        504.557    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                496.060    

Slack (MET) :             496.061ns  (required time - arrival time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1278_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.456ns (13.988%)  route 2.804ns (86.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.631     5.239    _0334_
    SLICE_X9Y102         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  _1200_/Q
                         net (fo=136, routed)         2.804     8.499    reset
    SLICE_X3Y108         FDCE                                         f  _1278_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.588   505.000    u_cpu.clk
    SLICE_X3Y108         FDCE                                         r  _1278_/C
                         clock pessimism              0.000   505.000    
                         clock uncertainty           -0.035   504.965    
    SLICE_X3Y108         FDCE (Recov_fdce_C_CLR)     -0.405   504.560    _1278_
  -------------------------------------------------------------------
                         required time                        504.560    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                                496.061    

Slack (MET) :             496.061ns  (required time - arrival time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1283_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.456ns (13.988%)  route 2.804ns (86.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.631     5.239    _0334_
    SLICE_X9Y102         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  _1200_/Q
                         net (fo=136, routed)         2.804     8.499    reset
    SLICE_X3Y108         FDCE                                         f  _1283_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.588   505.000    u_cpu.clk
    SLICE_X3Y108         FDCE                                         r  _1283_/C
                         clock pessimism              0.000   505.000    
                         clock uncertainty           -0.035   504.965    
    SLICE_X3Y108         FDCE (Recov_fdce_C_CLR)     -0.405   504.560    _1283_
  -------------------------------------------------------------------
                         required time                        504.560    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                                496.061    

Slack (MET) :             496.068ns  (required time - arrival time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1226_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.456ns (14.017%)  route 2.797ns (85.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 505.001 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.631     5.239    _0334_
    SLICE_X9Y102         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  _1200_/Q
                         net (fo=136, routed)         2.797     8.492    reset
    SLICE_X3Y103         FDCE                                         f  _1226_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.589   505.001    u_cpu.clk
    SLICE_X3Y103         FDCE                                         r  _1226_/C
                         clock pessimism              0.000   505.001    
                         clock uncertainty           -0.035   504.966    
    SLICE_X3Y103         FDCE (Recov_fdce_C_CLR)     -0.405   504.561    _1226_
  -------------------------------------------------------------------
                         required time                        504.561    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                496.068    

Slack (MET) :             496.068ns  (required time - arrival time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1227_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.456ns (14.017%)  route 2.797ns (85.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 505.001 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.631     5.239    _0334_
    SLICE_X9Y102         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  _1200_/Q
                         net (fo=136, routed)         2.797     8.492    reset
    SLICE_X3Y103         FDCE                                         f  _1227_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.589   505.001    u_cpu.clk
    SLICE_X3Y103         FDCE                                         r  _1227_/C
                         clock pessimism              0.000   505.001    
                         clock uncertainty           -0.035   504.966    
    SLICE_X3Y103         FDCE (Recov_fdce_C_CLR)     -0.405   504.561    _1227_
  -------------------------------------------------------------------
                         required time                        504.561    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                496.068    

Slack (MET) :             496.068ns  (required time - arrival time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1228_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.456ns (14.017%)  route 2.797ns (85.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 505.001 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.631     5.239    _0334_
    SLICE_X9Y102         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  _1200_/Q
                         net (fo=136, routed)         2.797     8.492    reset
    SLICE_X3Y103         FDCE                                         f  _1228_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1386_/O
                         net (fo=1, routed)           1.920   503.321    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=147, routed)         1.589   505.001    u_cpu.clk
    SLICE_X3Y103         FDCE                                         r  _1228_/C
                         clock pessimism              0.000   505.001    
                         clock uncertainty           -0.035   504.966    
    SLICE_X3Y103         FDCE (Recov_fdce_C_CLR)     -0.405   504.561    _1228_
  -------------------------------------------------------------------
                         required time                        504.561    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                496.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1293_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.141ns (21.866%)  route 0.504ns (78.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.570     1.495    _0334_
    SLICE_X9Y102         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     1.636 f  _1200_/Q
                         net (fo=136, routed)         0.504     2.140    reset
    SLICE_X15Y104        FDCE                                         f  _1293_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.840     1.995    u_cpu.clk
    SLICE_X15Y104        FDCE                                         r  _1293_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X15Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.938    _1293_
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1344_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.141ns (21.100%)  route 0.527ns (78.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.570     1.495    _0334_
    SLICE_X9Y102         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     1.636 f  _1200_/Q
                         net (fo=136, routed)         0.527     2.163    reset
    SLICE_X9Y103         FDCE                                         f  _1344_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.840     1.995    u_cpu.clk
    SLICE_X9Y103         FDCE                                         r  _1344_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X9Y103         FDCE (Remov_fdce_C_CLR)     -0.092     1.938    _1344_
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1216_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.156%)  route 0.559ns (79.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.570     1.495    _0334_
    SLICE_X9Y102         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     1.636 f  _1200_/Q
                         net (fo=136, routed)         0.559     2.195    reset
    SLICE_X14Y103        FDCE                                         f  _1216_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.840     1.995    u_cpu.clk
    SLICE_X14Y103        FDCE                                         r  _1216_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X14Y103        FDCE (Remov_fdce_C_CLR)     -0.067     1.963    _1216_
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1339_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.974%)  route 0.565ns (80.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.570     1.495    _0334_
    SLICE_X9Y102         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     1.636 f  _1200_/Q
                         net (fo=136, routed)         0.565     2.201    reset
    SLICE_X10Y103        FDCE                                         f  _1339_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.840     1.995    u_cpu.clk
    SLICE_X10Y103        FDCE                                         r  _1339_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X10Y103        FDCE (Remov_fdce_C_CLR)     -0.067     1.963    _1339_
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1360_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.141ns (19.674%)  route 0.576ns (80.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.570     1.495    _0334_
    SLICE_X9Y102         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     1.636 f  _1200_/Q
                         net (fo=136, routed)         0.576     2.212    reset
    SLICE_X4Y104         FDCE                                         f  _1360_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.867     2.023    u_cpu.clk
    SLICE_X4Y104         FDCE                                         r  _1360_/C
                         clock pessimism              0.000     2.023    
                         clock uncertainty            0.035     2.058    
    SLICE_X4Y104         FDCE (Remov_fdce_C_CLR)     -0.092     1.966    _1360_
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1318_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.141ns (19.675%)  route 0.576ns (80.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.570     1.495    _0334_
    SLICE_X9Y102         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     1.636 f  _1200_/Q
                         net (fo=136, routed)         0.576     2.212    reset
    SLICE_X12Y105        FDCE                                         f  _1318_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.840     1.995    u_cpu.clk
    SLICE_X12Y105        FDCE                                         r  _1318_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X12Y105        FDCE (Remov_fdce_C_CLR)     -0.067     1.963    _1318_
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1320_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.141ns (19.675%)  route 0.576ns (80.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.570     1.495    _0334_
    SLICE_X9Y102         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     1.636 f  _1200_/Q
                         net (fo=136, routed)         0.576     2.212    reset
    SLICE_X12Y105        FDCE                                         f  _1320_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.840     1.995    u_cpu.clk
    SLICE_X12Y105        FDCE                                         r  _1320_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X12Y105        FDCE (Remov_fdce_C_CLR)     -0.067     1.963    _1320_
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1217_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.974%)  route 0.565ns (80.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.570     1.495    _0334_
    SLICE_X9Y102         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     1.636 f  _1200_/Q
                         net (fo=136, routed)         0.565     2.201    reset
    SLICE_X11Y103        FDCE                                         f  _1217_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.840     1.995    u_cpu.clk
    SLICE_X11Y103        FDCE                                         r  _1217_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X11Y103        FDCE (Remov_fdce_C_CLR)     -0.092     1.938    _1217_
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1252_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.390%)  route 0.626ns (81.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.570     1.495    _0334_
    SLICE_X9Y102         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     1.636 f  _1200_/Q
                         net (fo=136, routed)         0.626     2.262    reset
    SLICE_X5Y103         FDCE                                         f  _1252_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.867     2.023    u_cpu.clk
    SLICE_X5Y103         FDCE                                         r  _1252_/C
                         clock pessimism              0.000     2.023    
                         clock uncertainty            0.035     2.058    
    SLICE_X5Y103         FDCE (Remov_fdce_C_CLR)     -0.092     1.966    _1252_
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            _1317_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.141ns (17.648%)  route 0.658ns (82.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.570     1.495    _0334_
    SLICE_X9Y102         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     1.636 f  _1200_/Q
                         net (fo=136, routed)         0.658     2.294    reset
    SLICE_X10Y104        FDCE                                         f  _1317_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1386_/O
                         net (fo=1, routed)           0.699     1.126    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=147, routed)         0.840     1.995    u_cpu.clk
    SLICE_X10Y104        FDCE                                         r  _1317_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X10Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.963    _1317_
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.331    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dut_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _1199_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.657ns  (logic 3.986ns (70.458%)  route 1.671ns (29.542%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1386_/O
                         net (fo=1, routed)           2.025     3.496    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=147, routed)         1.717     5.309    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1199_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _1199_/Q
                         net (fo=2, routed)           1.671     7.436    _0310_[3]
    H5                   OBUF (Prop_obuf_I_O)         3.530    10.966 r  _1385_/O
                         net (fo=0)                   0.000    10.966    clk_LED
    H5                                                                r  clk_LED (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _1199_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.372ns (80.223%)  route 0.338ns (19.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1386_/O
                         net (fo=1, routed)           0.644     0.884    _0321_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=147, routed)         0.602     1.512    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1199_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _1199_/Q
                         net (fo=2, routed)           0.338     1.991    _0310_[3]
    H5                   OBUF (Prop_obuf_I_O)         1.231     3.221 r  _1385_/O
                         net (fo=0)                   0.000     3.221    clk_LED
    H5                                                                r  clk_LED (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  emu_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _1164_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.661ns  (logic 3.990ns (59.906%)  route 2.671ns (40.094%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.710     5.318    _0334_
    SLICE_X1Y102         FDRE                                         r  _1164_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  _1164_/Q
                         net (fo=1, routed)           2.671     8.445    _0333_[0]
    E15                  OBUF (Prop_obuf_I_O)         3.534    11.979 r  _1377_/O
                         net (fo=0)                   0.000    11.979    Dout_emu[0]
    E15                                                               r  Dout_emu[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1167_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.369ns  (logic 3.995ns (62.725%)  route 2.374ns (37.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.709     5.317    _0334_
    SLICE_X0Y103         FDRE                                         r  _1167_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1167_/Q
                         net (fo=1, routed)           2.374     8.147    _0333_[3]
    C15                  OBUF (Prop_obuf_I_O)         3.539    11.686 r  _1380_/O
                         net (fo=0)                   0.000    11.686    Dout_emu[3]
    C15                                                               r  Dout_emu[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1165_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.358ns  (logic 4.002ns (62.945%)  route 2.356ns (37.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.709     5.317    _0334_
    SLICE_X0Y104         FDRE                                         r  _1165_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1165_/Q
                         net (fo=1, routed)           2.356     8.129    _0333_[1]
    E16                  OBUF (Prop_obuf_I_O)         3.546    11.675 r  _1378_/O
                         net (fo=0)                   0.000    11.675    Dout_emu[1]
    E16                                                               r  Dout_emu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1166_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.333ns  (logic 3.994ns (63.075%)  route 2.338ns (36.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.709     5.317    _0334_
    SLICE_X0Y104         FDRE                                         r  _1166_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1166_/Q
                         net (fo=1, routed)           2.338     8.111    _0333_[2]
    D15                  OBUF (Prop_obuf_I_O)         3.538    11.650 r  _1379_/O
                         net (fo=0)                   0.000    11.650    Dout_emu[2]
    D15                                                               r  Dout_emu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1171_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.803ns  (logic 3.988ns (68.729%)  route 1.815ns (31.271%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.709     5.317    _0334_
    SLICE_X0Y103         FDRE                                         r  _1171_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1171_/Q
                         net (fo=1, routed)           1.815     7.588    _0333_[7]
    J15                  OBUF (Prop_obuf_I_O)         3.532    11.120 r  _1384_/O
                         net (fo=0)                   0.000    11.120    Dout_emu[7]
    J15                                                               r  Dout_emu[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1169_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.682ns  (logic 3.992ns (70.254%)  route 1.690ns (29.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.709     5.317    _0334_
    SLICE_X0Y104         FDRE                                         r  _1169_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1169_/Q
                         net (fo=1, routed)           1.690     7.463    _0333_[5]
    J18                  OBUF (Prop_obuf_I_O)         3.536    10.999 r  _1382_/O
                         net (fo=0)                   0.000    10.999    Dout_emu[5]
    J18                                                               r  Dout_emu[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1168_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.667ns  (logic 3.992ns (70.430%)  route 1.676ns (29.570%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.709     5.317    _0334_
    SLICE_X0Y103         FDRE                                         r  _1168_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1168_/Q
                         net (fo=1, routed)           1.676     7.449    _0333_[4]
    J17                  OBUF (Prop_obuf_I_O)         3.536    10.984 r  _1381_/O
                         net (fo=0)                   0.000    10.984    Dout_emu[4]
    J17                                                               r  Dout_emu[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1170_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.663ns  (logic 3.991ns (70.478%)  route 1.672ns (29.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1387_/O
                         net (fo=1, routed)           2.025     3.512    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.709     5.317    _0334_
    SLICE_X0Y103         FDRE                                         r  _1170_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _1170_/Q
                         net (fo=1, routed)           1.672     7.445    _0333_[6]
    K15                  OBUF (Prop_obuf_I_O)         3.535    10.980 r  _1383_/O
                         net (fo=0)                   0.000    10.980    Dout_emu[6]
    K15                                                               r  Dout_emu[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _1168_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.704ns  (logic 1.377ns (80.822%)  route 0.327ns (19.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.598     1.523    _0334_
    SLICE_X0Y103         FDRE                                         r  _1168_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _1168_/Q
                         net (fo=1, routed)           0.327     1.991    _0333_[4]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.227 r  _1381_/O
                         net (fo=0)                   0.000     3.227    Dout_emu[4]
    J17                                                               r  Dout_emu[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1170_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.377ns (80.771%)  route 0.328ns (19.229%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.598     1.523    _0334_
    SLICE_X0Y103         FDRE                                         r  _1170_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _1170_/Q
                         net (fo=1, routed)           0.328     1.992    _0333_[6]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.228 r  _1383_/O
                         net (fo=0)                   0.000     3.228    Dout_emu[6]
    K15                                                               r  Dout_emu[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1169_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.377ns (80.012%)  route 0.344ns (19.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.598     1.523    _0334_
    SLICE_X0Y104         FDRE                                         r  _1169_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _1169_/Q
                         net (fo=1, routed)           0.344     2.008    _0333_[5]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.245 r  _1382_/O
                         net (fo=0)                   0.000     3.245    Dout_emu[5]
    J18                                                               r  Dout_emu[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1171_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.775ns  (logic 1.374ns (77.424%)  route 0.401ns (22.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.598     1.523    _0334_
    SLICE_X0Y103         FDRE                                         r  _1171_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _1171_/Q
                         net (fo=1, routed)           0.401     2.065    _0333_[7]
    J15                  OBUF (Prop_obuf_I_O)         1.233     3.298 r  _1384_/O
                         net (fo=0)                   0.000     3.298    Dout_emu[7]
    J15                                                               r  Dout_emu[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1166_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.380ns (68.273%)  route 0.641ns (31.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.598     1.523    _0334_
    SLICE_X0Y104         FDRE                                         r  _1166_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _1166_/Q
                         net (fo=1, routed)           0.641     2.306    _0333_[2]
    D15                  OBUF (Prop_obuf_I_O)         1.239     3.545 r  _1379_/O
                         net (fo=0)                   0.000     3.545    Dout_emu[2]
    D15                                                               r  Dout_emu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1165_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.040ns  (logic 1.388ns (68.036%)  route 0.652ns (31.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.598     1.523    _0334_
    SLICE_X0Y104         FDRE                                         r  _1165_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _1165_/Q
                         net (fo=1, routed)           0.652     2.316    _0333_[1]
    E16                  OBUF (Prop_obuf_I_O)         1.247     3.563 r  _1378_/O
                         net (fo=0)                   0.000     3.563    Dout_emu[1]
    E16                                                               r  Dout_emu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1167_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.058ns  (logic 1.381ns (67.098%)  route 0.677ns (32.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.598     1.523    _0334_
    SLICE_X0Y103         FDRE                                         r  _1167_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _1167_/Q
                         net (fo=1, routed)           0.677     2.341    _0333_[3]
    C15                  OBUF (Prop_obuf_I_O)         1.240     3.581 r  _1380_/O
                         net (fo=0)                   0.000     3.581    Dout_emu[3]
    C15                                                               r  Dout_emu[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1164_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            Dout_emu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.376ns (64.161%)  route 0.769ns (35.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1387_/O
                         net (fo=1, routed)           0.644     0.899    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.599     1.524    _0334_
    SLICE_X1Y102         FDRE                                         r  _1164_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  _1164_/Q
                         net (fo=1, routed)           0.769     2.434    _0333_[0]
    E15                  OBUF (Prop_obuf_I_O)         1.235     3.669 r  _1377_/O
                         net (fo=0)                   0.000     3.669    Dout_emu[0]
    E15                                                               r  Dout_emu[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  emu_clk_pin

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1353_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.457ns  (logic 1.976ns (23.371%)  route 6.481ns (76.629%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1389_/O
                         net (fo=15, routed)          4.705     6.205    _0356_[0]
    SLICE_X7Y104         LUT2 (Prop_lut2_I1_O)        0.150     6.355 r  _0569_/O
                         net (fo=10, routed)          1.064     7.419    _0465_[1]
    SLICE_X10Y103        LUT2 (Prop_lut2_I0_O)        0.326     7.745 r  _1128_/O
                         net (fo=8, routed)           0.712     8.457    _0250_
    SLICE_X12Y103        FDRE                                         r  _1353_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1387_/O
                         net (fo=1, routed)           1.920     3.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1157_/O
                         net (fo=57, routed)          1.508     4.936    _0334_
    SLICE_X12Y103        FDRE                                         r  _1353_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1347_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.455ns  (logic 1.976ns (23.377%)  route 6.478ns (76.623%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1389_/O
                         net (fo=15, routed)          4.705     6.205    _0356_[0]
    SLICE_X7Y104         LUT2 (Prop_lut2_I1_O)        0.150     6.355 r  _0569_/O
                         net (fo=10, routed)          1.064     7.419    _0465_[1]
    SLICE_X10Y103        LUT2 (Prop_lut2_I0_O)        0.326     7.745 r  _1128_/O
                         net (fo=8, routed)           0.709     8.455    _0250_
    SLICE_X11Y102        FDRE                                         r  _1347_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1387_/O
                         net (fo=1, routed)           1.920     3.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1157_/O
                         net (fo=57, routed)          1.512     4.940    _0334_
    SLICE_X11Y102        FDRE                                         r  _1347_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1348_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.455ns  (logic 1.976ns (23.377%)  route 6.478ns (76.623%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1389_/O
                         net (fo=15, routed)          4.705     6.205    _0356_[0]
    SLICE_X7Y104         LUT2 (Prop_lut2_I1_O)        0.150     6.355 r  _0569_/O
                         net (fo=10, routed)          1.064     7.419    _0465_[1]
    SLICE_X10Y103        LUT2 (Prop_lut2_I0_O)        0.326     7.745 r  _1128_/O
                         net (fo=8, routed)           0.709     8.455    _0250_
    SLICE_X11Y102        FDRE                                         r  _1348_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1387_/O
                         net (fo=1, routed)           1.920     3.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1157_/O
                         net (fo=57, routed)          1.512     4.940    _0334_
    SLICE_X11Y102        FDRE                                         r  _1348_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1349_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.455ns  (logic 1.976ns (23.377%)  route 6.478ns (76.623%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1389_/O
                         net (fo=15, routed)          4.705     6.205    _0356_[0]
    SLICE_X7Y104         LUT2 (Prop_lut2_I1_O)        0.150     6.355 r  _0569_/O
                         net (fo=10, routed)          1.064     7.419    _0465_[1]
    SLICE_X10Y103        LUT2 (Prop_lut2_I0_O)        0.326     7.745 r  _1128_/O
                         net (fo=8, routed)           0.709     8.455    _0250_
    SLICE_X11Y102        FDRE                                         r  _1349_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1387_/O
                         net (fo=1, routed)           1.920     3.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1157_/O
                         net (fo=57, routed)          1.512     4.940    _0334_
    SLICE_X11Y102        FDRE                                         r  _1349_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1162_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.397ns  (logic 1.976ns (23.539%)  route 6.420ns (76.461%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1389_/O
                         net (fo=15, routed)          4.705     6.205    _0356_[0]
    SLICE_X7Y104         LUT2 (Prop_lut2_I1_O)        0.150     6.355 r  _0569_/O
                         net (fo=10, routed)          0.631     6.986    _0465_[1]
    SLICE_X6Y103         LUT2 (Prop_lut2_I1_O)        0.326     7.312 r  _1127_/O
                         net (fo=4, routed)           1.085     8.397    _0249_
    SLICE_X5Y101         FDRE                                         r  _1162_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1387_/O
                         net (fo=1, routed)           1.920     3.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1157_/O
                         net (fo=57, routed)          1.588     5.016    _0334_
    SLICE_X5Y101         FDRE                                         r  _1162_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1350_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.266ns  (logic 1.976ns (23.912%)  route 6.289ns (76.088%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1389_/O
                         net (fo=15, routed)          4.705     6.205    _0356_[0]
    SLICE_X7Y104         LUT2 (Prop_lut2_I1_O)        0.150     6.355 r  _0569_/O
                         net (fo=10, routed)          1.064     7.419    _0465_[1]
    SLICE_X10Y103        LUT2 (Prop_lut2_I0_O)        0.326     7.745 r  _1128_/O
                         net (fo=8, routed)           0.520     8.266    _0250_
    SLICE_X10Y102        FDRE                                         r  _1350_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1387_/O
                         net (fo=1, routed)           1.920     3.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1157_/O
                         net (fo=57, routed)          1.512     4.940    _0334_
    SLICE_X10Y102        FDRE                                         r  _1350_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1351_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.266ns  (logic 1.976ns (23.912%)  route 6.289ns (76.088%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1389_/O
                         net (fo=15, routed)          4.705     6.205    _0356_[0]
    SLICE_X7Y104         LUT2 (Prop_lut2_I1_O)        0.150     6.355 r  _0569_/O
                         net (fo=10, routed)          1.064     7.419    _0465_[1]
    SLICE_X10Y103        LUT2 (Prop_lut2_I0_O)        0.326     7.745 r  _1128_/O
                         net (fo=8, routed)           0.520     8.266    _0250_
    SLICE_X10Y102        FDRE                                         r  _1351_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1387_/O
                         net (fo=1, routed)           1.920     3.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1157_/O
                         net (fo=57, routed)          1.512     4.940    _0334_
    SLICE_X10Y102        FDRE                                         r  _1351_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1352_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.266ns  (logic 1.976ns (23.912%)  route 6.289ns (76.088%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1389_/O
                         net (fo=15, routed)          4.705     6.205    _0356_[0]
    SLICE_X7Y104         LUT2 (Prop_lut2_I1_O)        0.150     6.355 r  _0569_/O
                         net (fo=10, routed)          1.064     7.419    _0465_[1]
    SLICE_X10Y103        LUT2 (Prop_lut2_I0_O)        0.326     7.745 r  _1128_/O
                         net (fo=8, routed)           0.520     8.266    _0250_
    SLICE_X10Y102        FDRE                                         r  _1352_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1387_/O
                         net (fo=1, routed)           1.920     3.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1157_/O
                         net (fo=57, routed)          1.512     4.940    _0334_
    SLICE_X10Y102        FDRE                                         r  _1352_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1354_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.266ns  (logic 1.976ns (23.912%)  route 6.289ns (76.088%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1389_/O
                         net (fo=15, routed)          4.705     6.205    _0356_[0]
    SLICE_X7Y104         LUT2 (Prop_lut2_I1_O)        0.150     6.355 r  _0569_/O
                         net (fo=10, routed)          1.064     7.419    _0465_[1]
    SLICE_X10Y103        LUT2 (Prop_lut2_I0_O)        0.326     7.745 r  _1128_/O
                         net (fo=8, routed)           0.520     8.266    _0250_
    SLICE_X10Y102        FDRE                                         r  _1354_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1387_/O
                         net (fo=1, routed)           1.920     3.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1157_/O
                         net (fo=57, routed)          1.512     4.940    _0334_
    SLICE_X10Y102        FDRE                                         r  _1354_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1159_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.888ns  (logic 1.976ns (25.056%)  route 5.912ns (74.944%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1389_/O
                         net (fo=15, routed)          4.705     6.205    _0356_[0]
    SLICE_X7Y104         LUT2 (Prop_lut2_I1_O)        0.150     6.355 r  _0569_/O
                         net (fo=10, routed)          0.631     6.986    _0465_[1]
    SLICE_X6Y103         LUT2 (Prop_lut2_I1_O)        0.326     7.312 r  _1127_/O
                         net (fo=4, routed)           0.576     7.888    _0249_
    SLICE_X8Y102         FDRE                                         r  _1159_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1387_/O
                         net (fo=1, routed)           1.920     3.337    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1157_/O
                         net (fo=57, routed)          1.509     4.937    _0334_
    SLICE_X8Y102         FDRE                                         r  _1159_/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Din_emu[1]
                            (input port)
  Destination:            _1160_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.283ns (22.857%)  route 0.955ns (77.143%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  Din_emu[1] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  _1370_/O
                         net (fo=2, routed)           0.955     1.238    _0332_[1]
    SLICE_X8Y102         FDRE                                         r  _1160_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.841     2.012    _0334_
    SLICE_X8Y102         FDRE                                         r  _1160_/C

Slack:                    inf
  Source:                 Din_emu[3]
                            (input port)
  Destination:            _1162_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.282ns (21.494%)  route 1.029ns (78.506%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  Din_emu[3] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  _1372_/O
                         net (fo=2, routed)           1.029     1.310    _0332_[3]
    SLICE_X5Y101         FDRE                                         r  _1162_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.868     2.040    _0334_
    SLICE_X5Y101         FDRE                                         r  _1162_/C

Slack:                    inf
  Source:                 Din_emu[4]
                            (input port)
  Destination:            _1351_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.328ns  (logic 0.265ns (19.976%)  route 1.063ns (80.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Din_emu[4] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[4]
    U14                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  _1373_/O
                         net (fo=1, routed)           1.063     1.328    _0332_[4]
    SLICE_X10Y102        FDRE                                         r  _1351_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.841     2.012    _0334_
    SLICE_X10Y102        FDRE                                         r  _1351_/C

Slack:                    inf
  Source:                 Din_emu[5]
                            (input port)
  Destination:            _1352_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.335ns  (logic 0.267ns (20.005%)  route 1.068ns (79.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Din_emu[5] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[5]
    V14                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  _1374_/O
                         net (fo=1, routed)           1.068     1.335    _0332_[5]
    SLICE_X10Y102        FDRE                                         r  _1352_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.841     2.012    _0334_
    SLICE_X10Y102        FDRE                                         r  _1352_/C

Slack:                    inf
  Source:                 Din_emu[0]
                            (input port)
  Destination:            _1159_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.291ns (21.111%)  route 1.087ns (78.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  Din_emu[0] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[0]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  _1369_/O
                         net (fo=2, routed)           1.087     1.378    _0332_[0]
    SLICE_X8Y102         FDRE                                         r  _1159_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.841     2.012    _0334_
    SLICE_X8Y102         FDRE                                         r  _1159_/C

Slack:                    inf
  Source:                 Din_emu[2]
                            (input port)
  Destination:            _1161_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.292ns (21.004%)  route 1.096ns (78.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  Din_emu[2] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  _1371_/O
                         net (fo=2, routed)           1.096     1.388    _0332_[2]
    SLICE_X8Y102         FDRE                                         r  _1161_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.841     2.012    _0334_
    SLICE_X8Y102         FDRE                                         r  _1161_/C

Slack:                    inf
  Source:                 Din_emu[7]
                            (input port)
  Destination:            _1354_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.389ns  (logic 0.266ns (19.168%)  route 1.123ns (80.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  Din_emu[7] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[7]
    U13                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  _1376_/O
                         net (fo=1, routed)           1.123     1.389    _0332_[7]
    SLICE_X10Y102        FDRE                                         r  _1354_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.841     2.012    _0334_
    SLICE_X10Y102        FDRE                                         r  _1354_/C

Slack:                    inf
  Source:                 Din_emu[2]
                            (input port)
  Destination:            _1349_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.396ns  (logic 0.292ns (20.889%)  route 1.104ns (79.111%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  Din_emu[2] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  _1371_/O
                         net (fo=2, routed)           1.104     1.396    _0332_[2]
    SLICE_X11Y102        FDRE                                         r  _1349_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.841     2.012    _0334_
    SLICE_X11Y102        FDRE                                         r  _1349_/C

Slack:                    inf
  Source:                 Din_emu[0]
                            (input port)
  Destination:            _1347_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.426ns  (logic 0.291ns (20.391%)  route 1.135ns (79.609%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  Din_emu[0] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[0]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  _1369_/O
                         net (fo=2, routed)           1.135     1.426    _0332_[0]
    SLICE_X11Y102        FDRE                                         r  _1347_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.841     2.012    _0334_
    SLICE_X11Y102        FDRE                                         r  _1347_/C

Slack:                    inf
  Source:                 Din_emu[6]
                            (input port)
  Destination:            _1353_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.448ns  (logic 0.270ns (18.627%)  route 1.178ns (81.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  Din_emu[6] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[6]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  _1375_/O
                         net (fo=1, routed)           1.178     1.448    _0332_[6]
    SLICE_X12Y103        FDRE                                         r  _1353_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1387_/O
                         net (fo=1, routed)           0.699     1.142    _0320_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.840     2.011    _0334_
    SLICE_X12Y103        FDRE                                         r  _1353_/C





