.device LFE5U-85F

.comment Part: LFE5U-85F-6CABGA381

.tile CIB_R10C100:CIB_DSP
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0401
arc: H00R0000 H02W0601
arc: H00R0100 V02S0501
arc: H01W0000 JF7
arc: H01W0100 JQ7
arc: JB0 V02S0301
arc: JB1 H00R0100
arc: JB4 H02W0301
arc: JB5 E1_H02W0101
arc: JB6 V00B0100
arc: JB7 S1_V02N0701
arc: JCE0 H00R0000
arc: JCE1 H00R0000
arc: JCE2 H00R0000
arc: JCE3 H00R0000
arc: JD0 N1_V01S0000
arc: JD1 V02N0201
arc: JD4 V00B0000
arc: JD5 H02W0001
arc: JD6 N1_V02S0401
arc: JD7 H02E0201
arc: N1_V01N0001 JF4
arc: N1_V01N0101 JF5
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 JF6
arc: V00B0000 H02E0401
arc: V00B0100 V02N0301
arc: V01S0000 JF7
arc: V01S0100 JQ6
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 JQ4
arc: W3_H06W0303 JQ5
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R10C101:CIB_DSP
arc: E1_H01E0001 JF3
arc: E1_H01E0101 JF6
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0201
arc: H00R0000 H02W0601
arc: H00R0100 V02N0701
arc: H01W0000 JQ7
arc: H01W0100 JQ1
arc: JB0 H00R0100
arc: JB1 V02N0301
arc: JB2 H00R0000
arc: JB3 V01N0001
arc: JB4 H00L0000
arc: JB5 W1_H02E0301
arc: JB6 V00T0000
arc: JB7 H02W0301
arc: JD0 W1_H02E0001
arc: JD1 V00T0100
arc: JD2 H02E0001
arc: JD3 V02N0001
arc: JD4 N1_V02S0601
arc: JD5 V00B0000
arc: JD6 N1_V02S0401
arc: JD7 E1_H02W0001
arc: N1_V01N0001 JF7
arc: N1_V01N0101 JQ5
arc: N1_V02N0001 JF2
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 JF5
arc: S3_V06S0003 JF0
arc: S3_V06S0103 JQ2
arc: S3_V06S0203 JQ4
arc: S3_V06S0303 JQ6
arc: V00B0000 N1_V02S0001
arc: V00T0000 E1_H02W0201
arc: V00T0100 N1_V02S0701
arc: V01S0000 JF4
arc: V01S0100 JQ3
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 JF1
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JC4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA2MUX 0

.tile CIB_R10C102:CIB_DSP
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF1
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0001
arc: H01W0000 JF3
arc: H01W0100 JF0
arc: JB0 H02W0101
arc: JB1 E1_H02W0301
arc: JB2 N1_V02S0101
arc: JB3 H00L0000
arc: JB6 E1_H02W0101
arc: JB7 V00T0000
arc: JD0 V00B0100
arc: JD1 H02E0201
arc: JD2 N1_V02S0201
arc: JD3 V02S0201
arc: JD6 V02N0401
arc: JD7 V00B0000
arc: JLSR0 H02E0501
arc: JLSR1 H02E0501
arc: N1_V01N0001 JQ5
arc: N1_V01N0101 JQ7
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 JQ1
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 JF7
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 JF2
arc: S3_V06S0203 JQ4
arc: S3_V06S0303 JF5
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02N0601
arc: V01S0000 JQ6
arc: V01S0100 JQ3
arc: W1_H02W0001 JQ2
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 JQ0
arc: W3_H06W0203 JF4
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC1MUX 0

.tile CIB_R10C103:CIB_DSP
arc: E1_H01E0001 JF3
arc: E1_H01E0101 JF6
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02S0301
arc: H00R0000 E1_H02W0601
arc: H01W0000 JF5
arc: H01W0100 JF4
arc: JB0 V00B0000
arc: JB1 S1_V02N0301
arc: JB2 E1_H02W0301
arc: JB3 E1_H02W0101
arc: JB4 H00R0000
arc: JB5 H02E0101
arc: JB6 V00T0000
arc: JB7 V02S0501
arc: JD0 W1_H02E0001
arc: JD1 V00T0100
arc: JD2 V02N0201
arc: JD3 H02W0001
arc: JD4 H02E0201
arc: JD5 H00L0100
arc: JD6 H02W0201
arc: JD7 S1_V02N0401
arc: JLSR1 V00B0100
arc: N1_V01N0001 JQ7
arc: N1_V01N0101 JQ6
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 JF1
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 JQ4
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 JQ0
arc: S3_V06S0103 JF2
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 JQ5
arc: V00B0000 W1_H02E0401
arc: V00B0100 E1_H02W0701
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02S0701
arc: V01S0000 JQ2
arc: V01S0100 JF0
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 JQ3
arc: W3_H06W0103 JQ1
arc: W3_H06W0203 JF7
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JC4MUX 0
enum: CIB.JA5MUX 0

.tile CIB_R10C104:CIB_DSP
arc: E1_H01E0001 JF2
arc: E1_H01E0101 JF3
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 N3_V06S0303
arc: H00R0000 H02W0401
arc: H00R0100 H02W0501
arc: H01W0000 JF0
arc: H01W0100 JQ1
arc: JB0 H02E0301
arc: JB1 W1_H02E0301
arc: JB2 H00R0100
arc: JB3 S1_V02N0301
arc: JB4 V02S0701
arc: JB5 H02E0101
arc: JCE3 E1_H02W0101
arc: JD0 V00B0100
arc: JD1 V01S0100
arc: JD2 H00R0000
arc: JD3 H02W0001
arc: JD4 N1_V02S0601
arc: JD5 E1_H02W0201
arc: JLSR0 E1_H02W0501
arc: JLSR1 E1_H02W0501
arc: N1_V01N0001 JQ3
arc: N1_V01N0101 JF1
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 S1_V02N0101
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 JQ2
arc: W3_H06W0203 S3_V06N0203
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA3MUX 0

.tile CIB_R10C105:CIB_DSP
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 JQ1
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 JQ7
arc: E3_H06E0103 JQ2
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 JQ5
arc: H01W0100 JQ0
arc: N1_V01N0001 JQ6
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 V01N0001
arc: S1_V02S0301 JQ3
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 W3_H06E0303
arc: V01S0000 S3_V06N0103
arc: V01S0100 JQ4
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0303 E1_H02W0501
enum: CIB.JC5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA2MUX 0

.tile CIB_R10C106:CIB_DSP
arc: E1_H01E0101 JQ3
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 JQ0
arc: E3_H06E0103 JQ2
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H01W0100 JQ1
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 H06W0303
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N1_V01S0100
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JC5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC1MUX 0

.tile CIB_R10C107:CIB_DSP
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W1_H02E0601
arc: H00R0000 S1_V02N0401
arc: H00R0100 W1_H02E0501
arc: H01W0100 W3_H06E0303
arc: JB3 H02W0101
arc: JB5 H00R0000
arc: JB7 E1_H02W0101
arc: JD2 V00T0100
arc: JD4 H00R0100
arc: JD6 V02S0601
arc: JLSR0 H02E0501
arc: JLSR1 H02E0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 H06E0303
arc: V00T0100 S1_V02N0701
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 V01N0001
arc: W3_H06W0303 V06S0303
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JD3MUX 1
enum: CIB.JB2MUX 1

.tile CIB_R10C108:CIB_DSP
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00R0100 V02S0701
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: JB1 H00R0100
arc: JB3 S1_V02N0301
arc: JD0 V00B0100
arc: JD2 W1_H02E0001
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 S1_V02N0101
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H02W0701
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD7MUX 0

.tile CIB_R10C109:CIB_DSP
arc: E1_H01E0001 JF4
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 JF7
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 JQ7
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 W1_H02E0501
arc: H01W0100 W3_H06E0303
arc: JB5 N1_V02S0701
arc: JB7 V02N0701
arc: JCE0 H00R0100
arc: JCE1 H00R0100
arc: JCE2 H00R0100
arc: JCE3 H00R0100
arc: JD4 H02E0001
arc: JD6 V00B0000
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JQ6
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 JF6
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V01S0000 JQ4
arc: V01S0100 JQ5
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0303 S3_V06N0303
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JD5MUX 1
enum: CIB.JB4MUX 1

.tile CIB_R10C10:CIB_DSP
arc: E3_H06E0103 W3_H06E0103

.tile CIB_R10C110:CIB_DSP
arc: E1_H01E0001 JF7
arc: E1_H01E0101 JF3
arc: E1_H02E0001 JF0
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 JQ3
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 JF5
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 JF6
arc: H00L0100 V02S0301
arc: H01W0000 JQ2
arc: H01W0100 JF4
arc: JB1 V00T0000
arc: JB3 W1_H02E0301
arc: JB5 V02N0701
arc: JB7 N1_V01S0000
arc: JD0 H02E0001
arc: JD2 H02W0201
arc: JD4 H00L0100
arc: JD6 N1_V02S0401
arc: N1_V01N0001 JQ4
arc: N1_V01N0101 JQ1
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 JQ0
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 JQ6
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 JQ5
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 JQ7
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H01E0001
arc: V00T0000 W1_H02E0201
arc: V01S0000 JF1
arc: V01S0100 JF2
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0203 E1_H01W0000
enum: CIB.JC5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA3MUX 0

.tile CIB_R10C111:CIB_DSP
arc: E1_H01E0001 JF7
arc: E1_H01E0101 JF3
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 JF5
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 N1_V02S0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 JF4
arc: JB1 H00R0100
arc: JB3 W1_H02E0101
arc: JB5 H02W0301
arc: JB7 S1_V02N0701
arc: JD0 V00T0100
arc: JD2 S1_V02N0001
arc: JD4 S1_V02N0401
arc: JD6 V00B0000
arc: JLSR0 E1_H02W0501
arc: JLSR1 E1_H02W0501
arc: N1_V01N0001 JF6
arc: N1_V01N0101 JQ6
arc: N1_V02N0001 JQ0
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 JF1
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 JQ2
arc: S1_V02S0001 JF0
arc: S1_V02S0101 JQ1
arc: S1_V02S0201 JF2
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 JQ4
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 JQ3
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02E0601
arc: V00T0100 H02W0101
arc: V01S0000 JQ7
arc: V01S0100 JQ5
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V01N0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
enum: CIB.JD7MUX 1
enum: CIB.JB6MUX 1
enum: CIB.JC5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA3MUX 0

.tile CIB_R10C112:CIB_DSP
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0001
arc: H00R0100 V02S0501
arc: JB1 H02E0301
arc: JB3 H00L0000
arc: JB5 V00B0100
arc: JB7 S1_V02N0501
arc: JD0 S1_V02N0201
arc: JD2 H02W0001
arc: JD4 H00R0100
arc: JD6 W1_H02E0201
arc: JLSR1 H02W0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 V01N0001
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 H02W0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 V01N0101
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA5MUX 0

.tile CIB_R10C113:CIB_DSP
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V06N0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02E0401
arc: H00R0100 H02W0501
arc: JB1 H02E0301
arc: JB3 H00R0100
arc: JB5 W1_H02E0101
arc: JB7 V00T0000
arc: JCE3 H00R0000
arc: JD0 S1_V02N0201
arc: JD2 N1_V02S0001
arc: JD4 H02W0001
arc: JD6 H00L0100
arc: JLSR0 V00B0000
arc: JLSR1 V00B0000
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0401
arc: V00T0000 S1_V02N0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD3MUX 0

.tile CIB_R10C114:CIB_DSP
arc: E1_H01E0101 JF7
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 V06N0203
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02N0001
arc: H00R0100 W1_H02E0701
arc: H01W0000 JF4
arc: H01W0100 JF1
arc: JB1 H02E0301
arc: JB3 H00R0100
arc: JB5 H00L0000
arc: JB7 V00B0000
arc: JCE0 H02E0101
arc: JD0 V02N0201
arc: JD2 V00T0100
arc: JD4 S1_V02N0601
arc: JD6 S1_V02N0401
arc: JLSR0 V00B0100
arc: JLSR1 V00B0100
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 V01N0001
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0701
arc: V00T0100 V02S0701
arc: V01S0000 JF0
arc: V01S0100 JF6
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 JF2
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 JF5
arc: W3_H06W0003 JF3
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD1MUX 1
enum: CIB.JB0MUX 1
enum: CIB.JC4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA3MUX 0

.tile CIB_R10C115:CIB_DSP
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 W1_H02E0201
arc: H00R0000 H02W0401
arc: H00R0100 H02W0501
arc: H01W0000 JF7
arc: H01W0100 JF0
arc: JB1 H00R0100
arc: JB3 V02N0301
arc: JB5 H00R0000
arc: JB7 H02E0301
arc: JD0 N1_V02S0001
arc: JD2 N1_V02S0201
arc: JD4 H02W0001
arc: JD6 V02S0401
arc: JLSR1 V00B0100
arc: N1_V01N0001 JF5
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 JF2
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 W1_H02E0701
arc: V01S0000 JF1
arc: V01S0100 JF4
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 JF3
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V01N0101
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 JF6
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA3MUX 0

.tile CIB_R10C116:CIB_DSP
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: H01W0000 JF2
arc: H01W0100 W3_H06E0303
arc: JB1 V00T0000
arc: JD0 W1_H02E0001
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: V00T0000 W1_H02E0201
arc: V01S0000 JF1
arc: V01S0100 JF3
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 JF0
arc: W3_H06W0103 E3_H06W0103
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA5MUX 0

.tile CIB_R10C117:CIB_DSP
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 V06S0003
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 V06N0203

.tile CIB_R10C118:CIB_DSP
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 V02S0601
arc: E3_H06E0303 W3_H06E0203
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0303 V01N0101

.tile CIB_R10C119:CIB_DSP
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0103 W1_H02E0201
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V02N0401
arc: W3_H06W0003 V06S0003
arc: W3_H06W0303 E1_H01W0100

.tile CIB_R10C120:CIB_DSP
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 V02S0501
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W1_H02E0101
arc: H01W0100 W3_H06E0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 H06E0303
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R10C121:CIB_DSP
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V01N0001
arc: E1_H02E0301 V01N0101
arc: E1_H02E0701 V02N0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 N1_V01S0000

.tile CIB_R10C122:CIB_DSP
arc: E1_H02E0001 W1_H02E0001
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0203 H01E0001
arc: V01S0000 S3_V06N0103
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 N1_V01S0000

.tile CIB_R10C123:CIB_DSP
arc: E1_H02E0701 V06N0203
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N1_V01S0000
arc: V01S0100 S3_V06N0303
arc: W1_H02W0601 S1_V02N0601

.tile CIB_R10C124:CIB_DSP
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 H02E0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0303 N3_V06S0203
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0103 V01N0101

.tile CIB_R10C16:CIB_DSP
arc: E3_H06E0103 W3_H06E0103

.tile CIB_R10C1:CIB_LR_S
arc: N1_V02N0101 S3_V06N0103
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R10C22:CIB_DSP
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R10C28:CIB_DSP
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 W3_H06E0203
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R10C34:CIB_DSP
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303

.tile CIB_R10C3:PVT_COUNT2
unknown: F2B0
unknown: F3B0
unknown: F5B0
unknown: F11B0
unknown: F13B0

.tile CIB_R10C40:CIB_DSP
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303

.tile CIB_R10C46:CIB_DSP
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203

.tile CIB_R10C4:CIB_DSP
arc: E3_H06E0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R10C52:CIB_DSP
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303

.tile CIB_R10C58:CIB_DSP
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303

.tile CIB_R10C64:CIB_DSP
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103

.tile CIB_R10C70:CIB_DSP
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R10C76:CIB_DSP
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R10C79:CIB_DSP
arc: S3_V06S0203 E3_H06W0203

.tile CIB_R10C80:CIB_DSP
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203

.tile CIB_R10C81:CIB_DSP
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0401 E1_H01W0000
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303

.tile CIB_R10C82:CIB_DSP
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V02N0501
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0001
arc: H00R0000 H02W0601
arc: H00R0100 H02W0501
arc: H01W0000 JQ5
arc: H01W0100 JQ7
arc: JB4 V02S0701
arc: JB5 H00L0000
arc: JB6 H02W0101
arc: JB7 N1_V02S0501
arc: JCE2 H00R0000
arc: JCE3 H00R0000
arc: JD4 V00B0000
arc: JD5 V02S0601
arc: JD6 V02N0401
arc: JD7 H00R0100
arc: N1_V01N0001 JQ6
arc: N1_V01N0101 JQ4
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 W3_H06E0203
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 JF5
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 JF4
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02N0201
arc: V01S0000 JF7
arc: V01S0100 JF6

.tile CIB_R10C83:CIB_DSP
arc: E1_H01E0101 JF3
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 H01E0001
arc: H00R0000 H02W0401
arc: H00R0100 H02W0701
arc: H01W0000 JF0
arc: H01W0100 JF1
arc: JB0 H00R0100
arc: JB1 H02E0301
arc: JB2 V02N0301
arc: JB3 V02N0101
arc: JB4 H00R0000
arc: JB5 S1_V02N0701
arc: JB6 H02W0301
arc: JB7 S1_V02N0501
arc: JD0 V00B0100
arc: JD1 H02W0001
arc: JD2 S1_V02N0201
arc: JD3 H02W0201
arc: JD4 S1_V02N0401
arc: JD5 V00B0000
arc: JD6 S1_V02N0601
arc: JD7 V02S0401
arc: N1_V01N0001 JQ5
arc: N1_V01N0101 JQ2
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0001 JF2
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 JQ3
arc: S1_V02S0401 JF6
arc: S1_V02S0501 JF5
arc: S1_V02S0601 JQ4
arc: S1_V02S0701 JQ7
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 JF4
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02N0201
arc: V00B0100 H02E0501
arc: V01S0000 JQ6
arc: V01S0100 JF7
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 JQ0
arc: W1_H02W0301 JQ1
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 H01E0001
enum: CIB.JC5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA3MUX 0

.tile CIB_R10C84:CIB_DSP
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0303 S3_V06N0303
arc: H00R0100 H02W0701
arc: H01W0000 JF1
arc: H01W0100 JF4
arc: JB0 V02S0301
arc: JB1 H02E0101
arc: JB2 V02S0101
arc: JB3 S1_V02N0101
arc: JB6 W1_H02E0101
arc: JB7 V00B0000
arc: JD0 H02E0001
arc: JD1 V00T0100
arc: JD2 S1_V02N0201
arc: JD3 V00B0100
arc: JD6 V02N0601
arc: JD7 H00R0100
arc: JLSR0 V00T0000
arc: JLSR1 V00T0000
arc: N1_V01N0001 JQ6
arc: N1_V01N0101 JQ4
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 JF0
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 JQ2
arc: S1_V02S0101 JQ1
arc: S1_V02S0201 JQ0
arc: S1_V02S0301 JQ3
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 JF7
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 JF5
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 JQ5
arc: V00B0000 V02N0201
arc: V00B0100 N1_V02S0101
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02N0501
arc: V01S0000 JQ7
arc: V01S0100 JF3
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 V02S0701
enum: CIB.JC5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA3MUX 0

.tile CIB_R10C85:CIB_DSP
arc: E1_H01E0001 JF0
arc: E1_H01E0101 JF3
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0103 V06N0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 S3_V06N0303
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0501
arc: H01W0000 JF1
arc: H01W0100 JQ7
arc: JB0 H00R0100
arc: JB1 V00T0000
arc: JB2 H02W0101
arc: JB3 S1_V02N0101
arc: JB4 V00B0100
arc: JB5 V02N0701
arc: JB6 W1_H02E0301
arc: JB7 H02E0301
arc: JD0 V00T0100
arc: JD1 H00R0000
arc: JD2 H02E0001
arc: JD3 V02N0001
arc: JD4 S1_V02N0601
arc: JD5 W1_H02E0201
arc: JD6 V02N0401
arc: JD7 H02W0001
arc: JLSR1 V00B0000
arc: N1_V01N0001 JQ2
arc: N1_V01N0101 JQ4
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 JQ0
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 JF2
arc: S1_V02S0101 JQ1
arc: S1_V02S0201 JF2
arc: S1_V02S0301 JQ3
arc: S1_V02S0401 JF4
arc: S1_V02S0501 JF7
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 JQ5
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 JF5
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02N0301
arc: V00T0000 H02E0201
arc: V00T0100 V02N0501
arc: V01S0000 JQ6
arc: V01S0100 JF6
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0701 V06N0203
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H02W0501
enum: CIB.JC4MUX 0
enum: CIB.JA5MUX 0

.tile CIB_R10C86:CIB_DSP
arc: E1_H01E0101 JF3
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 V06N0103
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 E1_H02W0001
arc: H00R0000 V02N0601
arc: H00R0100 V02N0501
arc: H01W0000 JF1
arc: H01W0100 JQ1
arc: JB0 V02S0101
arc: JB1 H02E0101
arc: JB2 H00R0100
arc: JB3 V02S0301
arc: JB4 S1_V02N0501
arc: JB5 V02N0701
arc: JCE3 H00L0000
arc: JD0 H02E0201
arc: JD1 H00R0000
arc: JD2 H02E0001
arc: JD3 V00B0100
arc: JD4 V01N0001
arc: JD5 V00B0000
arc: JLSR0 V00T0000
arc: JLSR1 V00T0000
arc: N1_V01N0001 JF2
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 JF0
arc: S1_V02S0101 JQ3
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 JQ0
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H01E0101
arc: V00B0000 H02W0601
arc: V00B0100 V02N0101
arc: V00T0000 E1_H02W0001
arc: V01S0000 S3_V06N0103
arc: V01S0100 JQ2
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0501 S3_V06N0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA3MUX 0

.tile CIB_R10C87:CIB_DSP
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02N0501
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 S3_V06N0303
arc: H01W0000 JQ3
arc: H01W0100 JQ7
arc: N1_V01N0001 JQ2
arc: N1_V01N0101 JQ4
arc: N1_V02N0001 JQ2
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 JQ6
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 JQ5
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 JQ7
arc: S3_V06S0303 H01E0101
arc: V01S0000 JQ0
arc: V01S0100 JQ1
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0401 JQ4
arc: W1_H02W0501 JQ5
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 JQ1
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 JQ6
enum: CIB.JC5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA2MUX 0

.tile CIB_R10C88:CIB_DSP
arc: E1_H01E0101 JQ6
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H01W0000 JQ2
arc: H01W0100 JQ0
arc: N1_V01N0101 JQ3
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 JQ0
arc: S3_V06S0103 JQ1
arc: S3_V06S0203 JQ4
arc: S3_V06S0303 E1_H01W0100
arc: V01S0000 JQ5
arc: V01S0100 JQ7
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 JQ3
arc: W3_H06W0103 JQ1
arc: W3_H06W0203 JQ4
arc: W3_H06W0303 JQ5
enum: CIB.JC5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC1MUX 0

.tile CIB_R10C89:CIB_DSP
arc: E1_H01E0001 JQ6
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 V06N0303
arc: H00L0100 H02W0101
arc: H00R0000 H02W0601
arc: H00R0100 H02W0701
arc: H01W0000 JQ6
arc: H01W0100 JQ7
arc: JB2 N1_V02S0301
arc: JB3 H00R0100
arc: JB4 N1_V02S0701
arc: JB5 W1_H02E0301
arc: JB6 V00T0000
arc: JB7 V00B0000
arc: JD2 H00R0000
arc: JD3 W1_H02E0201
arc: JD4 H02W0001
arc: JD5 N1_V02S0601
arc: JD6 H00L0100
arc: JD7 H02E0201
arc: JLSR0 H02E0301
arc: JLSR1 H02E0301
arc: N1_V01N0001 JQ1
arc: N1_V01N0101 JQ2
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 JQ3
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 JQ5
arc: S3_V06S0003 JQ0
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02N0201
arc: V00T0000 N1_V02S0401
arc: V01S0000 N3_V06S0103
arc: V01S0100 JQ4
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 JQ3
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 JQ4
arc: W3_H06W0303 JQ5

.tile CIB_R10C90:CIB_DSP
arc: E1_H01E0001 JQ7
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 V02S0001
arc: H00R0000 W1_H02E0601
arc: H01W0000 JQ6
arc: H01W0100 JQ1
arc: JB0 V00B0000
arc: JB1 W1_H02E0101
arc: JB2 H02E0101
arc: JB3 H02W0301
arc: JB4 H00L0000
arc: JB5 H00R0000
arc: JB6 H02E0301
arc: JB7 V00T0000
arc: JD0 W1_H02E0001
arc: JD1 H02E0201
arc: JD2 V02N0201
arc: JD3 V00B0100
arc: JD4 H02W0201
arc: JD5 S1_V02N0601
arc: JD6 N1_V02S0601
arc: JD7 N1_V02S0401
arc: N1_V01N0101 JQ0
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 JQ3
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 JQ3
arc: S3_V06S0103 JQ1
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 H02E0401
arc: V00B0100 H02E0701
arc: V00T0000 V02S0601
arc: V01S0000 JQ2
arc: V01S0100 JQ5
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 JQ0
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 JQ4
arc: W3_H06W0303 JQ5
enum: CIB.JA7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA3MUX 0

.tile CIB_R10C91:CIB_DSP
arc: E1_H01E0101 JQ7
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 JQ5
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 H02E0301
arc: H00R0000 H02E0601
arc: H00R0100 V02N0701
arc: H01W0000 JF6
arc: H01W0100 JF7
arc: JB0 V00T0000
arc: JB1 H02W0101
arc: JB4 V00B0100
arc: JB5 H00R0000
arc: JB6 V02S0501
arc: JB7 V00B0000
arc: JCE0 H00L0100
arc: JCE1 H00L0100
arc: JCE2 H00L0100
arc: JCE3 H00L0100
arc: JD0 V02N0001
arc: JD1 H02E0201
arc: JD4 N1_V02S0401
arc: JD5 H00R0100
arc: JD6 N1_V02S0601
arc: JD7 V02N0601
arc: N1_V01N0001 JF4
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0101
arc: V00T0000 V02S0401
arc: V01S0000 JQ4
arc: V01S0100 JQ6
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 JF5
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H02W0501
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R10C92:CIB_DSP
arc: E1_H01E0001 JF3
arc: E1_H01E0101 JQ2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 S3_V06N0203
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02N0701
arc: H01W0000 JF2
arc: H01W0100 JF7
arc: JB0 V02S0301
arc: JB1 V00T0000
arc: JB2 V02N0101
arc: JB3 S1_V02N0101
arc: JB4 N1_V01S0000
arc: JB5 H00R0000
arc: JB6 V02S0501
arc: JB7 H02W0101
arc: JD0 V00B0100
arc: JD1 H02E0201
arc: JD2 V02N0201
arc: JD3 V02N0001
arc: JD4 H00R0100
arc: JD5 V00B0000
arc: JD6 H00L0100
arc: JD7 V02N0401
arc: N1_V01N0001 JQ0
arc: N1_V01N0101 JQ7
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 JF0
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 JQ5
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H06W0303
arc: S3_V06S0003 JQ3
arc: S3_V06S0103 JQ1
arc: S3_V06S0203 JQ4
arc: S3_V06S0303 H01E0101
arc: V00B0000 H02W0401
arc: V00B0100 H02E0501
arc: V00T0000 S1_V02N0401
arc: V01S0000 JQ6
arc: V01S0100 JF6
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 JF4
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 JF1
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 JF5
enum: CIB.JC4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA2MUX 0

.tile CIB_R10C93:CIB_DSP
arc: E1_H01E0001 JF3
arc: E1_H01E0101 JQ1
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 JQ2
arc: E3_H06E0203 JQ4
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02S0501
arc: H01W0000 JF7
arc: JB0 H00R0100
arc: JB1 H02E0301
arc: JB2 V02N0301
arc: JB3 H00R0000
arc: JB6 V00T0000
arc: JB7 W1_H02E0301
arc: JD0 V00B0100
arc: JD1 V02S0001
arc: JD2 N1_V01S0000
arc: JD3 V02N0001
arc: JD6 V00B0000
arc: JD7 N1_V02S0401
arc: JLSR0 V00T0100
arc: JLSR1 V00T0100
arc: N1_V01N0001 JF6
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 JQ0
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 JF1
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 JQ5
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 JQ3
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 JQ7
arc: S3_V06S0303 H01E0101
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02E0501
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02W0101
arc: V01S0000 JF4
arc: V01S0100 JQ6
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 JF5
arc: W3_H06W0003 JF0
arc: W3_H06W0103 JF2
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC1MUX 0

.tile CIB_R10C94:CIB_DSP
arc: E1_H01E0001 JQ0
arc: E1_H01E0101 JQ3
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 JQ1
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 V02N0101
arc: H00R0000 W1_H02E0401
arc: H01W0000 JF1
arc: H01W0100 JF2
arc: JB0 V00B0000
arc: JB1 E1_H02W0301
arc: JB2 V02N0301
arc: JB3 H00R0000
arc: JB4 N1_V02S0501
arc: JB5 W1_H02E0101
arc: JB6 V00T0000
arc: JB7 V02N0501
arc: JD0 V00T0100
arc: JD1 V00B0100
arc: JD2 V02N0201
arc: JD3 N1_V02S0001
arc: JD4 H00L0100
arc: JD5 H02E0001
arc: JD6 W1_H02E0201
arc: JD7 W1_H02E0001
arc: JLSR1 H02E0501
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JF7
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 JF6
arc: N1_V02N0701 JQ7
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 JQ2
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 JQ6
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 JQ4
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 H02W0601
arc: V00B0100 W1_H02E0701
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02E0301
arc: V01S0000 JQ5
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 JF0
arc: W1_H02W0301 JF3
arc: W1_H02W0401 JF4
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JC4MUX 0
enum: CIB.JA5MUX 0

.tile CIB_R10C95:CIB_DSP
arc: E1_H01E0001 JQ2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 JQ3
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0201
arc: H00R0000 H02E0601
arc: H00R0100 S1_V02N0501
arc: H01W0000 JF1
arc: H01W0100 JF3
arc: JB0 V00T0000
arc: JB1 V02S0301
arc: JB2 H00L0000
arc: JB3 V02N0101
arc: JB4 H00R0000
arc: JB5 V02S0501
arc: JCE3 H02W0101
arc: JD0 N1_V02S0201
arc: JD1 V00T0100
arc: JD2 W1_H02E0201
arc: JD3 N1_V02S0001
arc: JD4 H02E0001
arc: JD5 H00R0100
arc: JLSR0 H02E0301
arc: JLSR1 H02E0301
arc: N1_V01N0001 JF0
arc: N1_V01N0101 JF2
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 JQ0
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02N0701
arc: V01S0000 S3_V06N0103
arc: V01S0100 JQ1
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 S3_V06N0303
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA3MUX 0

.tile CIB_R10C96:CIB_DSP
arc: E1_H01E0101 JF3
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02E0001
arc: H00L0100 V02S0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02N0501
arc: H01W0000 JF1
arc: H01W0100 JF0
arc: JB0 H02E0301
arc: JB1 H00R0100
arc: JB2 N1_V02S0101
arc: JB3 N1_V02S0301
arc: JB4 E1_H02W0301
arc: JB5 H00R0000
arc: JB6 V02S0701
arc: JB7 V00T0000
arc: JCE0 H00L0000
arc: JD0 N1_V02S0001
arc: JD1 E1_H02W0001
arc: JD2 V02S0001
arc: JD3 V00B0100
arc: JD4 N1_V02S0601
arc: JD5 H00L0100
arc: JD6 E1_H02W0201
arc: JD7 V00B0000
arc: JLSR0 W1_H02E0301
arc: JLSR1 W1_H02E0301
arc: N1_V01N0001 JQ1
arc: N1_V01N0101 JQ2
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 JF2
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 JQ3
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 JF5
arc: S3_V06S0003 JQ0
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 JQ6
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02E0701
arc: V00T0000 V02N0601
arc: V01S0000 JQ5
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 JQ7
arc: W1_H02W0601 JQ4
arc: W1_H02W0701 JF7
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 JF4
arc: W3_H06W0303 JF6
enum: CIB.JC4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA2MUX 0

.tile CIB_R10C97:CIB_DSP
arc: E1_H01E0001 JF7
arc: E1_H01E0101 JF0
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 W1_H02E0201
arc: H00R0000 H02E0601
arc: H00R0100 H02W0701
arc: H01W0000 JF6
arc: H01W0100 JF3
arc: JB0 E1_H02W0101
arc: JB1 H02E0301
arc: JB2 H00R0100
arc: JB3 H02E0101
arc: JB4 H00R0000
arc: JB5 H00L0000
arc: JB6 V00B0000
arc: JB7 V02N0701
arc: JD0 E1_H02W0001
arc: JD1 V00B0100
arc: JD2 N1_V02S0001
arc: JD3 H02E0201
arc: JD4 S1_V02N0401
arc: JD5 V02N0401
arc: JD6 N1_V02S0401
arc: JD7 E1_H02W0201
arc: JLSR1 H02E0501
arc: N1_V01N0001 JQ4
arc: N1_V01N0101 JQ2
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 JQ1
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 JF1
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 JQ6
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 JQ3
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 JQ7
arc: S3_V06S0303 JQ5
arc: V00B0000 N1_V02S0201
arc: V00B0100 E1_H02W0501
arc: V01S0000 JQ0
arc: V01S0100 JF7
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 JF4
arc: W1_H02W0501 V06N0303
arc: W1_H02W0701 JF5
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 JF2
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JC4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC1MUX 0

.tile CIB_R10C98:CIB_DSP
arc: E1_H01E0001 JF4
arc: E1_H01E0101 JF1
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 JQ0
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 N1_V02S0201
arc: H00R0000 V02N0401
arc: H00R0100 V02N0501
arc: H01W0000 JF3
arc: H01W0100 JQ1
arc: JB2 V02S0101
arc: JB3 H02W0301
arc: JB4 H00R0000
arc: JB5 H00L0000
arc: JB6 S1_V02N0701
arc: JB7 N1_V02S0701
arc: JD2 V00B0100
arc: JD3 V02N0001
arc: JD4 N1_V02S0401
arc: JD5 V02S0601
arc: JD6 W1_H02E0001
arc: JD7 H00R0100
arc: JLSR0 E1_H02W0501
arc: JLSR1 E1_H02W0501
arc: N1_V01N0001 JF6
arc: N1_V01N0101 JQ3
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 JQ5
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 JQ2
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 JQ6
arc: S1_V02S0701 JF5
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 JQ4
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 V02N0101
arc: V01S0000 JF7
arc: V01S0100 JQ7
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 JF0
arc: W3_H06W0103 JF2
arc: W3_H06W0203 JF7
arc: W3_H06W0303 S3_V06N0303
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA5MUX 0

.tile CIB_R10C99:CIB_DSP
arc: E1_H01E0001 JF0
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 JF1
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 JF4
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 W1_H02E0201
arc: H00R0000 H02W0401
arc: H01W0000 JQ6
arc: H01W0100 JQ0
arc: JB0 E1_H02W0101
arc: JB1 W1_H02E0301
arc: JB2 H02W0301
arc: JB3 H02W0101
arc: JB4 V02N0501
arc: JB5 H00L0000
arc: JB6 V00T0000
arc: JB7 S1_V02N0701
arc: JD0 V00B0100
arc: JD1 H02W0001
arc: JD2 H00R0000
arc: JD3 V00T0100
arc: JD4 V00B0000
arc: JD5 H02W0201
arc: JD6 V01N0001
arc: JD7 H02E0201
arc: N1_V01N0001 JF6
arc: N1_V01N0101 JQ3
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 JQ2
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 JQ5
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 JF3
arc: S1_V02S0201 JF2
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 JQ4
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 JF7
arc: S3_V06S0303 JF5
arc: V00B0000 E1_H02W0401
arc: V00B0100 E1_H02W0701
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02S0501
arc: V01S0000 JQ1
arc: V01S0100 JQ7
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 JF2
arc: W3_H06W0203 JF7
arc: W3_H06W0303 E1_H02W0601
enum: CIB.JA7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA3MUX 0

.tile CIB_R11C125:CIB_LR
arc: H01W0000 W3_H06E0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 V06S0003

.tile CIB_R11C1:CIB_LR
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R12C125:CIB_LR
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0501 S1_V02N0501

.tile CIB_R13C125:CIB_LR
arc: H01W0000 W3_H06E0103
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 W3_H06E0203

.tile CIB_R14C125:CIB_LR
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S1_V02N0401
arc: W1_H02W0701 V02N0701

.tile CIB_R15C125:CIB_LR
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0701 W1_H02E0701
arc: W1_H02W0301 V02N0301

.tile CIB_R16C125:CIB_LR
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 W3_H06E0203
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02N0501

.tile CIB_R16C1:CIB_LR
arc: N3_V06N0103 H06W0103

.tile CIB_R17C125:CIB_LR
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H01E0101
arc: N3_V06N0203 W3_H06E0203
arc: W1_H02W0101 V02N0101
arc: W1_H02W0501 H01E0101

.tile CIB_R17C1:CIB_LR
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R18C125:CIB_LR
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 W3_H06E0103
arc: N3_V06N0103 W3_H06E0103

.tile CIB_R1C105:CIB
arc: E3_H06E0303 W3_H06E0303

.tile CIB_R1C106:CIB
arc: S1_V02S0701 S3_V06N0203

.tile CIB_R1C108:CIB
arc: E1_H02E0301 S1_V02N0301

.tile CIB_R1C109:CIB
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 H02E0301

.tile CIB_R1C111:CIB
arc: E3_H06E0303 W3_H06E0303
arc: S1_V02S0101 V01N0101
arc: S1_V02S0701 V01N0101

.tile CIB_R1C112:CIB
arc: W3_H06W0003 V01N0001

.tile CIB_R1C114:CIB
arc: S1_V02S0501 V01N0101

.tile CIB_R1C116:CIB
arc: S1_V02S0301 E1_H01W0100

.tile CIB_R1C117:CIB
arc: H01W0100 W3_H06E0303

.tile CIB_R1C122:CIB
arc: S1_V02S0001 V01N0001

.tile CIB_R1C63:CIB
arc: E3_H06E0003 JQ0

.tile CIB_R1C65:CIB
arc: JA0 V02N0701
enum: CIB.JB0MUX 0

.tile CIB_R1C69:CIB
arc: E3_H06E0103 W3_H06E0003

.tile CIB_R1C75:CIB
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R1C81:CIB
arc: E3_H06E0303 W3_H06E0203

.tile CIB_R1C87:CIB
arc: E3_H06E0303 W3_H06E0303

.tile CIB_R1C88:CIB
arc: S1_V02S0401 S3_V06N0203

.tile CIB_R1C90:CIB
arc: S1_V02S0601 H06W0303

.tile CIB_R1C91:CIB
arc: S1_V02S0601 E1_H02W0601

.tile CIB_R1C92:CIB
arc: E1_H02E0701 S3_V06N0203
arc: S1_V02S0401 S3_V06N0203

.tile CIB_R1C93:CIB
arc: E3_H06E0303 W3_H06E0303
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 S3_V06N0303
arc: V01S0100 S3_V06N0303
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R1C94:CIB
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 V02N0701
arc: E3_H06E0303 S3_V06N0303
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 W1_H02E0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0401 V06N0203

.tile CIB_R1C95:CIB
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 H02E0701

.tile CIB_R1C96:CIB
arc: S1_V02S0401 S3_V06N0203

.tile CIB_R1C97:CIB
arc: S1_V02S0501 H06E0303

.tile CIB_R1C99:CIB
arc: E3_H06E0303 W3_H06E0303
arc: V01S0100 S3_V06N0303

.tile CIB_R22C100:CIB_EBR
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0003 H06E0003
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N1_V02S0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 N3_V06S0303

.tile CIB_R22C101:CIB_EBR
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 V02S0101
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 H06W0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0303
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 N3_V06S0303

.tile CIB_R22C102:CIB_EBR
arc: E1_H02E0301 N1_V02S0301
arc: E3_H06E0103 N3_V06S0103
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0401
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 N3_V06S0203

.tile CIB_R22C103:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 E3_H06W0203
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 V06N0003

.tile CIB_R22C104:CIB_EBR
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0201 V06S0103
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V06S0203
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V06N0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 V06N0203

.tile CIB_R22C105:CIB_EBR
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0303 V06S0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 V06S0303
arc: W3_H06W0103 V06S0103
arc: W3_H06W0303 V06S0303

.tile CIB_R22C106:CIB_EBR
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0401
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V06N0203
arc: W3_H06W0103 N1_V01S0100

.tile CIB_R22C107:CIB_EBR
arc: E1_H02E0501 V06S0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0701 V02N0701

.tile CIB_R22C108:CIB_EBR
arc: E1_H02E0401 V06S0203
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 H02E0501
arc: S3_V06S0203 N1_V01S0000
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R22C109:CIB_EBR
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V01S0000
arc: S3_V06S0003 N3_V06S0303
arc: W1_H02W0301 S3_V06N0003
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R22C10:CIB_EBR
arc: E3_H06E0103 W3_H06E0103

.tile CIB_R22C110:CIB_EBR
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0501 H02W0501
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 E1_H02W0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 V06S0203

.tile CIB_R22C111:CIB_EBR
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 E1_H01W0000
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 N1_V01S0100
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0501 N3_V06S0303

.tile CIB_R22C112:CIB_EBR
arc: E1_H02E0201 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 N3_V06S0003
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 S3_V06N0103

.tile CIB_R22C113:CIB_EBR
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V01S0100
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 N3_V06S0303
arc: W3_H06W0103 E3_H06W0003

.tile CIB_R22C114:CIB_EBR
arc: N1_V02N0201 W1_H02E0201
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 N3_V06S0003
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0203 S3_V06N0203

.tile CIB_R22C115:CIB_EBR
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0103 S3_V06N0103

.tile CIB_R22C116:CIB_EBR
arc: E3_H06E0003 S3_V06N0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V01S0000 N3_V06S0103

.tile CIB_R22C117:CIB_EBR
arc: E3_H06E0303 S3_V06N0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: V01S0100 N3_V06S0303
arc: W3_H06W0103 S3_V06N0103

.tile CIB_R22C118:CIB_EBR
arc: E1_H01E0101 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0401 W3_H06E0203
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: V01S0100 N3_V06S0303

.tile CIB_R22C119:CIB_EBR
arc: N1_V02N0001 H06E0003
arc: N1_V02N0501 H01E0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103
arc: W3_H06W0003 S3_V06N0003

.tile CIB_R22C120:CIB_EBR
arc: N1_V02N0501 N3_V06S0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R22C121:CIB_EBR
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H06E0303
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303

.tile CIB_R22C122:CIB_EBR
arc: E1_H02E0701 N3_V06S0203
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R22C123:CIB_EBR
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0203 N3_V06S0203

.tile CIB_R22C124:CIB_EBR
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0103 N3_V06S0003

.tile CIB_R22C16:CIB_EBR
arc: E3_H06E0103 W3_H06E0103

.tile CIB_R22C22:CIB_EBR
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R22C28:CIB_EBR
arc: E3_H06E0303 W3_H06E0203

.tile CIB_R22C34:CIB_EBR
arc: E3_H06E0303 W3_H06E0303

.tile CIB_R22C40:CIB_EBR
arc: E3_H06E0003 W3_H06E0303

.tile CIB_R22C46:CIB_EBR
arc: E3_H06E0003 W3_H06E0003

.tile CIB_R22C4:CIB_EBR
arc: E3_H06E0103 S3_V06N0103
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R22C52:CIB_EBR
arc: E3_H06E0003 W3_H06E0003

.tile CIB_R22C58:CIB_EBR
arc: E3_H06E0103 W3_H06E0003

.tile CIB_R22C64:CIB_EBR
arc: E3_H06E0103 W3_H06E0103

.tile CIB_R22C70:CIB_EBR
arc: E3_H06E0103 W3_H06E0103

.tile CIB_R22C76:CIB_EBR
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R22C82:CIB_EBR
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 V06N0303
arc: N1_V02N0201 S1_V02N0701
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0601 N3_V06S0303

.tile CIB_R22C83:CIB_EBR
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R22C84:CIB_EBR
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 V01N0101
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0301 H02W0301

.tile CIB_R22C85:CIB_EBR
arc: N1_V02N0401 H06E0203
arc: N3_V06N0103 V01N0101
arc: N3_V06N0303 H06E0303
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0301 N3_V06S0003

.tile CIB_R22C86:CIB_EBR
arc: E1_H02E0101 E3_H06W0103
arc: E3_H06E0103 N3_V06S0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0401 E3_H06W0203
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V06N0103

.tile CIB_R22C87:CIB_EBR
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 E3_H06W0103
arc: E3_H06E0203 N3_V06S0203
arc: N1_V02N0101 H02E0101
arc: N1_V02N0701 H02W0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0201 E3_H06W0103
arc: V01S0100 N3_V06S0303

.tile CIB_R22C88:CIB_EBR
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0701 E3_H06W0203
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0303 V06N0303

.tile CIB_R22C89:CIB_EBR
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001

.tile CIB_R22C90:CIB_EBR
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 H02E0701
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 H01E0101
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H02E0501
arc: V01S0100 N3_V06S0303

.tile CIB_R22C91:CIB_EBR
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0301 H06E0003
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 N3_V06S0203
arc: W3_H06W0303 V06N0303

.tile CIB_R22C92:CIB_EBR
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0601
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203

.tile CIB_R22C93:CIB_EBR
arc: E1_H02E0501 N3_V06S0303
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E3_H06W0003

.tile CIB_R22C94:CIB_EBR
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0303 W3_H06E0303
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 N1_V02S0601
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R22C95:CIB_EBR
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0203 W3_H06E0203
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0501
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 N3_V06S0303
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R22C96:CIB_EBR
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N1_V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H02W0601

.tile CIB_R22C97:CIB_EBR
arc: E3_H06E0003 W3_H06E0003
arc: H01W0000 W3_H06E0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 H06E0003
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 N3_V06S0203

.tile CIB_R22C98:CIB_EBR
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 W1_H02E0401
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06W0303
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 N3_V06S0303

.tile CIB_R22C99:CIB_EBR
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 N1_V01S0100
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 E3_H06W0303
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R23C1:CIB_LR
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R29C1:CIB_LR
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R34C100:CIB_DSP
arc: E3_H06E0003 W3_H06E0303
arc: N1_V02N0501 W3_H06E0303

.tile CIB_R34C106:CIB_DSP
arc: E3_H06E0003 W3_H06E0003
arc: N1_V02N0301 W3_H06E0003

.tile CIB_R34C10:CIB_DSP
arc: E3_H06E0103 W3_H06E0003

.tile CIB_R34C112:CIB_DSP
arc: E3_H06E0103 W3_H06E0003

.tile CIB_R34C118:CIB_DSP
arc: N1_V02N0201 W3_H06E0103

.tile CIB_R34C16:CIB_DSP
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R34C22:CIB_DSP
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R34C28:CIB_DSP
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R34C34:CIB_DSP
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R34C40:CIB_DSP
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R34C46:CIB_DSP
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R34C4:CIB_DSP
arc: E3_H06E0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R34C52:CIB_DSP
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R34C58:CIB_DSP
arc: E3_H06E0303 W3_H06E0203

.tile CIB_R34C64:CIB_DSP
arc: E3_H06E0003 W3_H06E0303

.tile CIB_R34C70:CIB_DSP
arc: E3_H06E0103 W3_H06E0003

.tile CIB_R34C76:CIB_DSP
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R34C82:CIB_DSP
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R34C88:CIB_DSP
arc: E3_H06E0303 W3_H06E0203

.tile CIB_R34C94:CIB_DSP
arc: E3_H06E0303 W3_H06E0303

.tile CIB_R35C1:CIB_LR
arc: N3_V06N0003 S3_V06N0003

.tile CIB_R41C1:CIB_LR
arc: N3_V06N0003 S3_V06N0303

.tile CIB_R46C4:CIB_EBR
arc: N3_V06N0003 S3_V06N0003

.tile CIB_R47C1:CIB_LR
arc: N3_V06N0303 JF5

.tile CIB_R4C1:CIB_PLL0
arc: JA4 V00T0000
arc: JB1 S1_V02N0101
arc: JB4 V01S0000
arc: JC2 V02N0401
arc: JC4 S1_V02N0001
arc: JCLK1 V02N0701
arc: JD2 V02N0001
arc: JD3 H02W0201
arc: JD4 H02W0201
arc: JLSR0 V00B0100
arc: S1_V02S0001 JF0
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02N0401
arc: V01S0000 S3_V06N0103
arc: PLLCSOUT_PLLREFCS CLK1_PLLREFCS

.tile CIB_R58C4:CIB_DSP
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R5C125:CIB_PLL1
arc: W1_H02W0601 H01E0001
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R5C1:CIB_PLL1
arc: JCLK0 V00B0000
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0701 S3_V06N0203
arc: V00B0000 V02S0001
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R6C125:CIB_LR
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 H01E0001

.tile CIB_R6C1:CIB_LR
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S1_V02N0101

.tile CIB_R70C4:CIB_EBR
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R7C125:CIB_LR
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 S1_V02N0501

.tile CIB_R82C4:CIB_EBR
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R8C125:CIB_LR
arc: S3_V06S0003 W3_H06E0003
arc: W1_H02W0101 H01E0101

.tile CIB_R8C1:CIB_LR
arc: N1_V02N0101 S1_V02N0101

.tile CIB_R94C123:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R94C3:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R94C4:CIB
arc: N3_V06N0003 JQ0

.tile CIB_R94C6:CIB_EFB0
enum: CIB.JB3MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C7:CIB_EFB1
enum: CIB.JA3MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD5MUX 0

.tile CIB_R9C125:CIB_LR
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0501 H06E0303
arc: W1_H02W0601 W3_H06E0303

.tile MIB_R0C3:BANKREF0
enum: BANK.VCCIO 3V3

.tile MIB_R0C63:PIOT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R0C65:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R0C67:TMID_0
arc: G_TDCC0CLKI G_JULCPLL0CLKOP

.tile MIB_R10C114:MIB_DSP0
arc: JMULTA0 JMUIA0
arc: JMULTA1 JMUIA1
arc: JMULTA10 JMUIA10
arc: JMULTA11 JMUIA11
arc: JMULTA12 JMUIA12
arc: JMULTA13 JMUIA13
arc: JMULTA14 JMUIA14
arc: JMULTA15 JMUIA15
arc: JMULTA16 JMUIA16
arc: JMULTA17 JMUIA17
arc: JMULTA2 JMUIA2
arc: JMULTA3 JMUIA3
arc: JMULTA4 JMUIA4
arc: JMULTA5 JMUIA5
arc: JMULTA6 JMUIA6
arc: JMULTA7 JMUIA7
arc: JMULTA8 JMUIA8
arc: JMULTA9 JMUIA9

.tile MIB_R10C96:MIB_DSP0
arc: JMULTA0 JMUIA0
arc: JMULTA1 JMUIA1
arc: JMULTA10 JMUIA10
arc: JMULTA11 JMUIA11
arc: JMULTA12 JMUIA12
arc: JMULTA13 JMUIA13
arc: JMULTA14 JMUIA14
arc: JMULTA15 JMUIA15
arc: JMULTA2 JMUIA2
arc: JMULTA3 JMUIA3
arc: JMULTA4 JMUIA4
arc: JMULTA5 JMUIA5
arc: JMULTA6 JMUIA6
arc: JMULTA7 JMUIA7
arc: JMULTA8 JMUIA8
arc: JMULTA9 JMUIA9

.tile MIB_R1C63:PICT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C65:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R22C113:EBR_SPINE_UR2
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R22C67:CMUX_UL_0
arc: G_DCS0CLK0 G_VPFN0000
arc: G_ULPCLK0 G_VPFS0000

.tile MIB_R22C68:CMUX_UR_0
arc: G_DCS0CLK1 G_VPFN0000
arc: G_URPCLK0 G_VPFS0000

.tile MIB_R22C77:EBR_SPINE_UR0
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R22C95:EBR_SPINE_UR1
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R47C0:PICL0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R48C0:PICL1
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE

.tile MIB_R4C0:PLL0_UL
arc: E1_CLKFB E1_JCLKFB3
arc: E1_REFCLK1 E1_JREFCLK1_0

.tile MIB_R70C67:CMUX_LL_0
arc: G_DCS1CLK0 G_VPFN0000
arc: G_LLPCLK0 G_VPFS0000

.tile MIB_R70C68:CMUX_LR_0
arc: G_DCS1CLK1 G_VPFN0000
arc: G_LRPCLK0 G_VPFS0000

.tile MIB_R95C101:PICB0
unknown: F0B1

.tile MIB_R95C102:PICB1
unknown: F0B1

.tile MIB_R95C103:PICB0
unknown: F0B1

.tile MIB_R95C104:PICB1
unknown: F0B1

.tile MIB_R95C105:PICB0
unknown: F0B1

.tile MIB_R95C106:PICB1
unknown: F0B1

.tile MIB_R95C107:PICB0
unknown: F0B1

.tile MIB_R95C108:PICB1
unknown: F0B1

.tile MIB_R95C110:PICB0
unknown: F0B1

.tile MIB_R95C111:PICB1
unknown: F0B1

.tile MIB_R95C112:PICB0
unknown: F0B1

.tile MIB_R95C113:PICB1
unknown: F0B1

.tile MIB_R95C114:PICB0
unknown: F0B1

.tile MIB_R95C115:PICB1
unknown: F0B1

.tile MIB_R95C116:PICB0
unknown: F0B1

.tile MIB_R95C117:PICB1
unknown: F0B1

.tile MIB_R95C119:PICB0
unknown: F0B1

.tile MIB_R95C120:PICB1
unknown: F0B1

.tile MIB_R95C121:PICB0
unknown: F0B1

.tile MIB_R95C122:PICB1
unknown: F0B1

.tile MIB_R95C4:EFB0_PICB0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE DOWN
enum: PIOA.DRIVE 4
unknown: F54B1
unknown: F56B1
unknown: F82B1
unknown: F94B1

.tile MIB_R95C96:PICB0
unknown: F0B1

.tile MIB_R95C97:PICB1
unknown: F0B1

.tile MIB_R95C98:PICB0
unknown: F0B1

.tile MIB_R95C99:PICB1
unknown: F0B1

.tile R11C100:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0201
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02S0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02W0601
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 E3_H06W0203
arc: C0 S1_V02N0601
arc: C2 S1_V02N0601
arc: C3 H00R0100
arc: C4 V02N0001
arc: C5 V00T0000
arc: C6 V00B0100
arc: C7 N1_V02S0201
arc: D0 H02E0001
arc: D2 S1_V02N0001
arc: D3 H00R0000
arc: D4 N1_V02S0601
arc: D5 V00B0000
arc: D6 H02W0001
arc: D7 V02N0401
arc: E1_H01E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 W1_H02E0601
arc: M1 H00L0000
arc: M2 W1_H02E0601
arc: N1_V01N0001 F6
arc: N1_V01N0101 F7
arc: N1_V02N0501 F5
arc: N1_V02N0601 F4
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R11C101:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 H01E0001
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02N0101
arc: H00R0000 H02W0601
arc: H00R0100 H02E0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 V01N0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02S0001
arc: V00B0100 H02W0501
arc: V00T0000 W1_H02E0201
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 V01N0101
arc: A1 N1_V02S0501
arc: A6 H00R0000
arc: B1 H02W0101
arc: B6 H02E0301
arc: B7 V01S0000
arc: C1 W1_H02E0601
arc: C2 N1_V02S0401
arc: C3 S1_V02N0401
arc: C4 S1_V02N0201
arc: C5 V00T0100
arc: C6 V00T0000
arc: C7 E1_H02W0401
arc: CE3 S1_V02N0601
arc: CLK1 G_HPBX0000
arc: D1 H01E0101
arc: D2 H02W0201
arc: D3 V00B0100
arc: D4 H00L0100
arc: D5 V02N0401
arc: D6 H00R0100
arc: D7 V02S0601
arc: E1_H01E0001 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F2
arc: LSR1 V00B0000
arc: M0 H02E0601
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F5
arc: N1_V02N0101 F3
arc: N1_V02N0601 F4
arc: N3_V06N0003 F0
arc: S1_V02S0001 F0
arc: V01S0000 Q7
arc: W3_H06W0003 F0
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 1100000011111111
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1110110010100000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R11C102:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 V06S0303
arc: H00L0100 V02S0101
arc: H00R0000 V02N0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H06W0303
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0201
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0401
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E3_H06W0303
arc: A4 H02W0501
arc: A5 V00B0000
arc: B4 E1_H02W0301
arc: B5 E1_H02W0101
arc: C0 S1_V02N0601
arc: C1 H00L0100
arc: C2 V02S0601
arc: C3 N1_V02S0401
arc: C4 S1_V02N0201
arc: C5 S1_V02N0201
arc: C6 V00T0000
arc: C7 S1_V02N0001
arc: D0 H02W0001
arc: D1 E1_H02W0201
arc: D2 V00B0100
arc: D3 H00R0000
arc: D4 H02W0201
arc: D5 H02W0201
arc: D6 V02N0401
arc: D7 H00R0100
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: H01W0100 F4
arc: N1_V01N0001 F4
arc: N1_V01N0101 F6
arc: N1_V02N0001 F2
arc: N1_V02N0101 F1
arc: N1_V02N0301 F3
arc: N1_V02N0701 F7
arc: N3_V06N0003 F0
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1100101000000000
word: SLICEC.K1.INIT 1010110000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R11C103:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 V06S0303
arc: H00L0000 H02E0201
arc: H00L0100 H02E0301
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02S0601
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 S3_V06N0303
arc: B7 H02E0101
arc: C0 H00L0100
arc: C1 H00L0000
arc: C2 H02W0601
arc: C3 H00R0100
arc: C4 V00T0100
arc: C5 H02E0601
arc: C6 E1_H01E0101
arc: C7 H02W0401
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 V02N0001
arc: D1 N1_V02S0201
arc: D2 V00B0100
arc: D3 V02N0201
arc: D4 H02W0001
arc: D5 V02N0601
arc: D6 E1_H02W0201
arc: D7 V00B0000
arc: E1_H01E0101 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: LSR0 V00T0000
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F6
arc: N1_V02N0101 F1
arc: N1_V02N0301 F3
arc: N1_V02N0601 F4
arc: N1_V02N0701 F5
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0000000011000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R11C104:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 H02E0101
arc: H00R0000 H02E0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0401
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02E0001
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: C0 H00L0100
arc: C2 S1_V02N0401
arc: C3 H00L0100
arc: C5 H02E0401
arc: C6 N1_V02S0001
arc: C7 V00T0100
arc: D0 W1_H02E0001
arc: D2 V01S0100
arc: D3 V00B0100
arc: D5 H00R0100
arc: D6 V01N0001
arc: D7 V02N0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F6
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: S1_V02S0301 F1
arc: V01S0100 F5
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000011110000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R11C105:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0201
arc: H00R0000 H02W0601
arc: H00R0100 V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02N0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V06N0303
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: C0 H02W0401
arc: C1 V02S0601
arc: C2 H00L0000
arc: C3 N1_V01N0001
arc: C4 H02E0401
arc: C5 V00T0100
arc: C6 V02S0001
arc: C7 H02E0601
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 H02W0201
arc: D1 E1_H02W0201
arc: D2 V00B0100
arc: D3 V02N0001
arc: D4 V01N0001
arc: D5 V02N0401
arc: D6 E1_H02W0001
arc: D7 H00R0100
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: LSR1 V00T0000
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V02N0201 F0
arc: N1_V02N0301 F1
arc: N3_V06N0203 F4
arc: V01S0000 Q7
arc: W1_H02W0101 F3
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R11C106:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 S1_V02N0301
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 N1_V02S0001
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02S0401
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: CE0 H02W0101
arc: CE1 H00L0100
arc: CLK1 G_HPBX0000
arc: LSR0 H02W0301
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M2 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q0
arc: S3_V06S0103 Q2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R11C107:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02S0501
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 E1_H01W0100
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V06N0303
arc: W3_H06W0003 E1_H02W0301

.tile R11C108:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 E1_H02W0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 V01N0001
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N1_V02S0501
arc: V00T0000 V02S0401
arc: V00T0100 H02W0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V02N0601
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 V01N0101
arc: A2 H02W0501
arc: B0 H01W0100
arc: B1 H02E0301
arc: B2 S1_V02N0301
arc: B3 V02S0101
arc: B4 V02S0501
arc: B5 N1_V02S0501
arc: B6 V00B0100
arc: B7 W1_H02E0301
arc: C0 H00L0100
arc: C1 S1_V02N0601
arc: C2 H00L0000
arc: C3 V02S0601
arc: C4 V00T0100
arc: C5 V02N0001
arc: C6 H02W0401
arc: C7 S1_V02N0001
arc: CE0 H02E0101
arc: CE1 V02S0201
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK1 G_HPBX0000
arc: D0 V02S0001
arc: D1 N1_V02S0201
arc: D2 H00R0000
arc: D3 W1_H02E0201
arc: D4 H00R0100
arc: D5 V01N0001
arc: D6 H00R0100
arc: D7 V01N0001
arc: E1_H01E0101 Q3
arc: E1_H02E0001 F0
arc: E3_H06E0103 Q1
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q1
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q5
arc: N1_V02N0101 Q1
arc: N1_V02N0601 F4
arc: N1_V02N0701 Q5
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q7
arc: S1_V02S0501 Q5
arc: S1_V02S0701 Q7
arc: S3_V06S0203 Q7
arc: V00B0100 Q7
arc: V01S0000 F2
arc: V01S0100 Q1
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0000110011111100
word: SLICEC.K0.INIT 0011001100001111
word: SLICEC.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0011001100001111
word: SLICEA.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0011001100001111
word: SLICED.K1.INIT 1111000011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1

.tile R11C109:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 W1_H02E0001
arc: H00L0100 H02E0301
arc: H00R0000 W1_H02E0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V06S0303
arc: W3_H06W0203 E1_H01W0000
arc: A0 V02S0701
arc: A2 H00L0100
arc: A3 W1_H02E0501
arc: A4 V00B0000
arc: A5 V02N0301
arc: A6 H00L0000
arc: A7 H00R0000
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: N1_V01N0001 F6
arc: N1_V01N0101 F4
arc: N1_V02N0301 F3
arc: N1_V02N0501 F7
arc: N3_V06N0303 F5
arc: S1_V02S0501 F5
arc: V01S0000 F2
arc: V01S0100 F4
arc: W1_H02W0701 F7
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R11C110:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0303
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 H01E0101
arc: V00B0000 H02E0401
arc: V00T0000 N1_V02S0601
arc: V00T0100 H02W0301
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 W1_H02E0501
arc: A1 H02W0701
arc: A2 V00T0000
arc: A3 H01E0001
arc: A4 V02N0301
arc: A5 V00B0000
arc: A6 V00T0100
arc: A7 N1_V02S0101
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: N1_V02N0001 F2
arc: N1_V02N0201 F0
arc: N1_V02N0301 F1
arc: N1_V02N0501 F7
arc: N3_V06N0003 F3
arc: N3_V06N0303 F6
arc: S1_V02S0201 F0
arc: S3_V06S0003 F3
arc: V01S0000 F2
arc: V01S0100 F5
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R11C111:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02E0601
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 W1_H02E0601
arc: V00T0000 H02W0001
arc: V00T0100 V02S0701
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0303
arc: A0 H00R0000
arc: A1 V02S0501
arc: A2 H00L0100
arc: A3 V00T0000
arc: A4 V00B0000
arc: A5 W1_H02E0501
arc: A6 W1_H02E0701
arc: A7 V00T0100
arc: B4 H02E0101
arc: B5 H02W0101
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F7
arc: N1_V01N0001 F1
arc: N1_V01N0101 F0
arc: N1_V02N0001 F2
arc: N1_V02N0401 F4
arc: N3_V06N0003 F3
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: V01S0000 F6
arc: V01S0100 F3
arc: W1_H02W0501 F5
arc: W3_H06W0103 F1
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R11C112:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02S0301
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 V01N0001
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0401
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 H01E0101
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A1 W1_H02E0501
arc: A2 V00B0000
arc: A3 H00L0100
arc: A4 V00T0000
arc: A5 H02W0501
arc: A6 H00R0000
arc: A7 W1_H02E0701
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F2
arc: N1_V01N0001 F5
arc: N1_V01N0101 F0
arc: N1_V02N0101 F3
arc: N1_V02N0301 F1
arc: N1_V02N0701 F7
arc: N3_V06N0003 F0
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: S1_V02S0401 F6
arc: V01S0000 F1
arc: V01S0100 F7
arc: W1_H02W0301 F3
arc: W1_H02W0501 F5
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R11C113:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 N1_V02S0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 W1_H02E0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 S1_V02N0001
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02N0701
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 S3_V06N0103
arc: A0 H00L0000
arc: A1 H00L0100
arc: A2 N1_V02S0501
arc: A3 V00B0000
arc: A4 V00T0100
arc: A5 W1_H02E0501
arc: A6 W1_H02E0701
arc: A7 H00R0000
arc: B6 S1_V02N0701
arc: B7 V00T0000
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F6
arc: N1_V01N0001 F4
arc: N1_V01N0101 F7
arc: N1_V02N0201 F2
arc: N1_V02N0601 F6
arc: N3_V06N0003 F3
arc: N3_V06N0303 F5
arc: S1_V02S0501 F5
arc: V01S0000 F1
arc: V01S0100 F0
arc: W1_H02W0001 F2
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R11C114:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0201
arc: H00R0000 V02S0601
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E1_H02W0301
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H06W0303
arc: V00T0000 W1_H02E0001
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0501 H01E0101
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0303 N1_V01S0100
arc: A0 W1_H02E0701
arc: A1 V02S0501
arc: A2 V00T0000
arc: A3 E1_H02W0701
arc: A4 V00T0100
arc: A5 V02S0101
arc: A6 H00R0000
arc: A7 H00L0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F2
arc: N1_V01N0001 F6
arc: N1_V01N0101 F3
arc: N1_V02N0401 F4
arc: N1_V02N0501 F5
arc: N1_V02N0701 F7
arc: N3_V06N0103 F1
arc: S1_V02S0201 F0
arc: S1_V02S0501 F5
arc: V01S0000 F4
arc: V01S0100 F1
arc: W1_H02W0701 F7
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R11C115:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0601
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 E1_H02W0601
arc: V00T0000 W1_H02E0001
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 N1_V01S0000
arc: A0 V02S0501
arc: A1 V02N0501
arc: A2 V00T0000
arc: A3 V00B0000
arc: A4 V00T0100
arc: A5 E1_H02W0501
arc: A6 V02S0101
arc: A7 W1_H02E0701
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F4
arc: N1_V01N0001 F6
arc: N1_V01N0101 F0
arc: N1_V02N0001 F2
arc: N1_V02N0701 F7
arc: N3_V06N0203 F4
arc: S1_V02S0101 F1
arc: S1_V02S0501 F5
arc: V01S0000 F5
arc: V01S0100 F3
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R11C116:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 W1_H02E0301
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00R0000 V02S0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 H06W0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 H06W0303
arc: V00B0000 W1_H02E0601
arc: V00T0000 E1_H02W0201
arc: V00T0100 H02E0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 V06N0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H02W0601
arc: A0 H02E0501
arc: A1 V02S0701
arc: A2 H02W0701
arc: A3 V00B0000
arc: A4 V00T0100
arc: A5 V00T0000
arc: A6 N1_V02S0101
arc: A7 H00R0000
arc: B0 H02W0101
arc: B1 V02S0301
arc: E1_H01E0001 F3
arc: E1_H01E0101 F1
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F1
arc: N1_V01N0101 F6
arc: N1_V02N0001 F2
arc: N1_V02N0501 F5
arc: N1_V02N0701 F7
arc: N3_V06N0203 F4
arc: V01S0000 F6
arc: V01S0100 F0
arc: W1_H02W0201 F2
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R11C117:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 H01E0001
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 V02S0201
arc: H00L0100 V02N0301
arc: H00R0000 E1_H02W0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02W0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V02S0101
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A1 H00R0000
arc: A2 V00B0000
arc: A3 E1_H02W0701
arc: B7 V00B0100
arc: C7 S1_V02N0201
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: D7 V01N0001
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F3
arc: LSR0 V00T0000
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q7
arc: N1_V02N0201 F0
arc: V01S0100 F1
arc: W1_H02W0201 F2
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R11C118:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 W1_H02E0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02S0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02S0001
arc: V00T0000 H02W0201
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H02W0201
arc: B0 H01W0100
arc: B1 V02S0101
arc: B2 H00R0100
arc: B3 H02W0301
arc: B4 V02N0701
arc: B5 H02E0301
arc: B6 V00B0100
arc: B7 V00T0000
arc: C0 H00L0100
arc: C1 V02N0401
arc: C2 S1_V02N0601
arc: C3 V02S0401
arc: C4 V02N0201
arc: C5 S1_V02N0001
arc: C6 V00T0100
arc: C7 H02W0601
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 V02N0001
arc: D2 H00R0000
arc: D3 V02N0001
arc: D4 S1_V02N0401
arc: D5 V01N0001
arc: D6 S1_V02N0401
arc: D7 V01N0001
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q3
arc: E1_H02E0701 Q7
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q1
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q3
arc: N1_V02N0001 F2
arc: N1_V02N0401 F4
arc: N3_V06N0203 Q7
arc: S3_V06S0003 F0
arc: V00B0100 Q7
arc: V01S0000 Q1
arc: V01S0100 Q5
arc: W1_H02W0501 Q7
arc: W3_H06W0203 Q7
word: SLICEB.K0.INIT 0011001100001111
word: SLICEB.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0011001100001111
word: SLICEC.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0011001100001111
word: SLICED.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0011001100001111
word: SLICEA.K1.INIT 1111000011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1

.tile R11C119:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 H01E0001
arc: H00L0000 V02S0001
arc: H00L0100 V02N0301
arc: H00R0100 V02N0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H06W0003
arc: V00B0000 V02S0201
arc: V00T0000 V02S0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E1_H01W0100
arc: B0 V02N0101
arc: B1 V02S0301
arc: B2 H01W0100
arc: B3 H00R0100
arc: B4 V01S0000
arc: B5 E1_H02W0101
arc: B6 V00B0100
arc: B7 H02W0101
arc: C0 H00L0100
arc: C1 H02E0401
arc: C2 V02N0601
arc: C3 W1_H02E0401
arc: C4 S1_V02N0201
arc: C5 V00T0100
arc: C6 H02W0401
arc: C7 V02N0001
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 V02S0201
arc: D1 S1_V02N0001
arc: D2 V02S0201
arc: D3 W1_H02E0001
arc: D4 W1_H02E0201
arc: D5 W1_H02E0001
arc: D6 V00B0000
arc: D7 W1_H02E0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q3
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q3
arc: LSR0 V00T0000
arc: LSR1 H02E0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q7
arc: N1_V02N0101 Q1
arc: N1_V02N0201 F0
arc: N1_V02N0401 F6
arc: N1_V02N0501 Q5
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q7
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q5
arc: V00B0100 Q7
arc: V01S0000 Q5
arc: V01S0100 Q1
arc: W3_H06W0003 Q3
arc: W3_H06W0203 Q7
arc: W3_H06W0303 Q5
word: SLICEB.K0.INIT 0011001100001111
word: SLICEB.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0011001100001111
word: SLICEC.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0011001100001111
word: SLICED.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0011001100001111
word: SLICEA.K1.INIT 1111000011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1

.tile R11C120:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0601 V02N0601
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 H02E0201
arc: H00L0100 V02N0101
arc: H00R0100 H02W0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 H01E0001
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02S0001
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02N0701
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0701 N3_V06S0203
arc: B0 H02W0301
arc: B1 H00R0100
arc: B3 N1_V02S0101
arc: B4 V02S0501
arc: B5 W1_H02E0101
arc: B6 V00B0100
arc: B7 V00T0000
arc: C0 H02W0601
arc: C1 W1_H02E0601
arc: C3 V02N0401
arc: C4 S1_V02N0001
arc: C5 V02N0201
arc: C6 S1_V02N0201
arc: C7 V00T0100
arc: CE0 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 H02W0201
arc: D1 V02N0001
arc: D2 W1_H02E0001
arc: D3 H00R0000
arc: D4 H02W0201
arc: D5 H00L0100
arc: D6 H02W0201
arc: D7 H00L0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0100 Q5
arc: LSR0 E1_H02W0501
arc: LSR1 V00B0000
arc: M2 E1_H02W0601
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q5
arc: N3_V06N0203 Q7
arc: S1_V02S0701 Q7
arc: V00B0100 Q7
arc: V01S0100 Q5
arc: W1_H02W0201 F2
arc: W3_H06W0103 Q1
arc: W3_H06W0203 Q7
word: SLICED.K0.INIT 0011001100001111
word: SLICED.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0011001100001111
word: SLICEA.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0011001100001111
word: SLICEC.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111001100000011
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1

.tile R11C121:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V01N0001
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02S0001
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0701 H01E0101
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H06E0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00B0100 V02S0301
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 W3_H06E0203
arc: B0 H01W0100
arc: B1 H02E0301
arc: B2 V02S0101
arc: B3 H00R0100
arc: B4 V01S0000
arc: B5 H02W0101
arc: B6 V02N0701
arc: B7 H02W0301
arc: C0 V02N0601
arc: C1 S1_V02N0601
arc: C2 E1_H02W0601
arc: C3 V02N0401
arc: C4 S1_V02N0001
arc: C5 W1_H02E0401
arc: C6 H02W0401
arc: C7 H02E0601
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 H02W0201
arc: D1 V02N0001
arc: D2 H02W0201
arc: D3 V02N0001
arc: D4 H02W0201
arc: D5 V00B0000
arc: D6 H02W0201
arc: D7 V00B0000
arc: E1_H01E0101 F4
arc: E1_H02E0501 Q7
arc: E1_H02E0701 Q5
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q3
arc: N1_V02N0201 F2
arc: N1_V02N0601 F6
arc: S3_V06S0303 Q5
arc: V01S0000 Q5
arc: V01S0100 Q7
arc: W1_H02W0001 F0
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q1
arc: W3_H06W0203 Q7
arc: W3_H06W0303 Q5
word: SLICEB.K0.INIT 0011001100001111
word: SLICEB.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0011001100001111
word: SLICEC.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0011001100001111
word: SLICEA.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0011001100001111
word: SLICED.K1.INIT 1111000011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1

.tile R11C122:PLC2
arc: E1_H02E0301 V02S0301
arc: H00L0000 S1_V02N0001
arc: H00R0000 H02E0601
arc: H00R0100 N1_V02S0701
arc: H01W0100 W3_H06E0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H02E0701
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 E1_H01W0100
arc: V00B0100 H02W0701
arc: V00T0000 H02W0001
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0301
arc: A2 V00T0000
arc: B2 H02W0101
arc: C2 H00L0000
arc: D2 V00B0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H00R0100
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: N3_V06N0003 F3
arc: W3_H06W0003 F3
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111000001111
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R11C123:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: H00L0000 S1_V02N0201
arc: H00L0100 H02W0101
arc: H00R0000 H02W0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 H06E0203
arc: V00B0000 H02W0401
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02S0601
arc: V00T0100 H02E0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V01S0100
arc: B0 V02N0301
arc: B1 V00B0000
arc: B2 V02S0301
arc: B3 W1_H02E0301
arc: C0 E1_H02W0401
arc: C1 H00L0000
arc: C2 E1_H02W0601
arc: C3 H00L0100
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 H02W0201
arc: D1 W1_H02E0001
arc: D2 H02W0201
arc: D3 W1_H02E0001
arc: E1_H01E0101 Q6
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0100 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0000
arc: M4 E1_H01E0101
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q3
arc: N1_V02N0201 F2
arc: N1_V02N0301 Q3
arc: N3_V06N0103 Q1
arc: S3_V06S0103 Q1
arc: V01S0100 Q1
arc: W1_H02W0301 Q3
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q1
arc: W3_H06W0203 Q4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0011001100001111
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0011001100001111
word: SLICEB.K1.INIT 1111000011001100
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1

.tile R11C124:PLC2
arc: H00R0000 H02E0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 H02E0301
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0101
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 N1_V01S0000
arc: CE1 V02S0201
arc: CE2 H00R0000
arc: CLK1 G_HPBX0000
arc: H01W0000 Q4
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M2 V00B0100
arc: M4 V00T0000
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: V00T0000 Q2
arc: W3_H06W0203 Q4
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R11C81:PLC2
arc: E1_H02E0601 V02N0601

.tile R11C82:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0601 E3_H06W0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S3_V06N0303
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V02S0501

.tile R11C83:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0303 S3_V06N0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0601

.tile R11C84:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 V06S0003
arc: H00L0000 V02N0001
arc: H00L0100 S1_V02N0101
arc: H00R0100 V02N0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02W0601
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V01S0100
arc: V00T0100 V02N0501
arc: W1_H02W0301 S1_V02N0301
arc: A3 V00T0000
arc: A5 V00T0000
arc: B2 F3
arc: B3 E1_H01W0100
arc: B4 V00B0100
arc: B5 H00R0000
arc: C2 H00R0100
arc: C3 H00L0000
arc: C4 V00T0100
arc: C5 H02W0401
arc: CE0 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK1 G_HPBX0000
arc: D2 S1_V02N0001
arc: D3 H02W0001
arc: D4 H00L0100
arc: D5 H02W0001
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0000 Q6
arc: H01W0000 F4
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 H02E0601
arc: M6 H02E0401
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F2
arc: V00B0100 F5
arc: V00T0000 Q0
arc: V01S0000 F2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000011000000
word: SLICEB.K1.INIT 1111111111001010
word: SLICEC.K0.INIT 1111000000110000
word: SLICEC.K1.INIT 1111111110101100
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1

.tile R11C85:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 V02N0201
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 V06S0103
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0701
arc: V00T0000 E1_H02W0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q4
arc: H01W0100 Q0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0100
arc: M2 V00T0000
arc: M4 V00B0100
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q0
arc: N3_V06N0103 Q2
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R11C86:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W1_H02E0601
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 E1_H02W0601
arc: V00B0100 H02W0701
arc: V00T0000 E1_H02W0201
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0501 V02S0501
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 H02W0601
arc: M2 V00B0100
arc: M4 V00T0000
arc: M6 H02W0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q6
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R11C87:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 V06S0303
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02S0201
arc: V00B0100 H02W0701
arc: V00T0000 H02E0201
arc: V00T0100 E1_H02W0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V02N0701
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: E3_H06E0003 Q0
arc: E3_H06E0203 Q4
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0000
arc: M2 V00T0100
arc: M4 V00T0000
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N3_V06N0103 Q2
arc: N3_V06N0303 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R11C88:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 V06N0003
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 S3_V06N0303
arc: H00L0100 H02E0301
arc: H00R0000 H02W0601
arc: H00R0100 S1_V02N0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 V02N0201
arc: V00B0100 H02W0501
arc: V00T0000 V02S0601
arc: V00T0100 V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 S3_V06N0303
arc: C0 H00R0100
arc: C1 H00L0100
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 V02N0001
arc: D1 V00B0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 F0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M2 V00B0000
arc: M4 V00T0100
arc: M6 H02E0401
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0301 F1
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R11C89:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 V06S0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 V02N0101
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0501
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 S3_V06N0103
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02W0601
arc: V00B0100 H02W0701
arc: V00T0100 H02E0301
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E3_H06W0303
arc: C0 H00L0100
arc: C1 H02W0601
arc: C2 H00R0100
arc: C3 N1_V01N0001
arc: C4 V00B0100
arc: C5 H02W0401
arc: C6 V02N0001
arc: C7 V00T0100
arc: D0 H00R0000
arc: D1 V02N0201
arc: D2 N1_V01S0000
arc: D3 N1_V02S0201
arc: D4 V00B0000
arc: D5 N1_V02S0601
arc: D6 H02W0201
arc: D7 H02W0001
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F4
arc: N1_V02N0001 F0
arc: N1_V02N0101 F1
arc: N1_V02N0301 F3
arc: N1_V02N0401 F6
arc: N1_V02N0501 F5
arc: N1_V02N0701 F7
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R11C90:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 V06N0003
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 V02N0001
arc: H00R0100 V02N0501
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 V02N0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02E0201
arc: V00T0100 N1_V02S0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: C0 S1_V02N0601
arc: C1 H00L0000
arc: C2 V02N0401
arc: C3 N1_V02S0401
arc: C4 S1_V02N0201
arc: C5 H02W0601
arc: C6 V00T0000
arc: C7 S1_V02N0001
arc: D0 S1_V02N0001
arc: D1 V00T0100
arc: D2 H02W0001
arc: D3 V00B0100
arc: D4 N1_V02S0401
arc: D5 H00R0100
arc: D6 V00B0000
arc: D7 W1_H02E0201
arc: E1_H01E0101 F6
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F2
arc: N1_V01N0101 F4
arc: N1_V02N0001 F0
arc: N1_V02N0101 F3
arc: N1_V02N0301 F1
arc: N1_V02N0701 F7
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R11C91:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02W0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 E1_H02W0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 V01N0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 H01E0001
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 E3_H06W0303
arc: C0 H00L0100
arc: C1 H02E0601
arc: C2 H02W0601
arc: C3 H00L0000
arc: C4 V02N0201
arc: C5 E1_H02W0401
arc: C6 V00T0000
arc: C7 W1_H02E0601
arc: D0 V01S0100
arc: D1 H00R0000
arc: D2 S1_V02N0001
arc: D3 V00B0100
arc: D4 H02E0201
arc: D5 H00R0100
arc: D6 H02W0201
arc: D7 N1_V02S0601
arc: E1_H01E0101 F6
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F2
arc: N1_V02N0201 F0
arc: N1_V02N0301 F3
arc: N1_V02N0401 F4
arc: N3_V06N0103 F1
arc: N3_V06N0303 F5
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R11C92:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 W1_H02E0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02N0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02W0501
arc: V00T0000 H02W0001
arc: V00T0100 V02N0701
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 E1_H02W0601
arc: A5 F7
arc: A6 H00R0000
arc: B5 H02E0301
arc: B6 W1_H02E0301
arc: B7 V00B0000
arc: C0 S1_V02N0601
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C5 H01E0001
arc: C6 V00T0100
arc: C7 S1_V02N0001
arc: D0 V02S0001
arc: D2 V00B0100
arc: D3 E1_H02W0001
arc: D5 E1_H01W0100
arc: D6 H02E0201
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: M0 H01E0001
arc: M1 H00L0100
arc: M2 H02W0601
arc: M4 V00T0000
arc: S1_V02S0301 F1
word: SLICED.K0.INIT 0000000010101100
word: SLICED.K1.INIT 0000111100110011
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000100110001
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1

.tile R11C93:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 H02W0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 W1_H02E0401
arc: V00B0100 E1_H02W0501
arc: V00T0000 S1_V02N0601
arc: V00T0100 H02E0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0100
arc: A1 H00L0000
arc: A3 S1_V02N0701
arc: A6 N1_V01N0101
arc: B0 W1_H02E0301
arc: B1 H00R0100
arc: B3 E1_H02W0101
arc: B4 H00R0000
arc: B6 H02W0101
arc: B7 V01S0000
arc: C0 H02W0401
arc: C1 S1_V02N0401
arc: C3 N1_V01N0001
arc: C4 N1_V02S0201
arc: C5 F4
arc: C6 V00T0100
arc: C7 H02E0401
arc: CE3 W1_H02E0101
arc: CLK1 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 V00B0100
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 S1_V02N0401
arc: D5 N1_V02S0601
arc: D6 E1_H01W0100
arc: D7 V02S0601
arc: E1_H01E0001 F1
arc: E1_H02E0001 F0
arc: E1_H02E0701 Q7
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F4
arc: LSR1 V00B0000
arc: M2 V00T0000
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q7
arc: S1_V02S0201 F2
arc: V01S0000 Q7
arc: W1_H02W0501 F5
word: SLICEC.K0.INIT 0000111100110011
word: SLICEC.K1.INIT 0000111100000000
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 1100000011111111
word: SLICEA.K0.INIT 0000000010111111
word: SLICEA.K1.INIT 1100101000000000
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0100010111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R11C94:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 H02E0001
arc: H00L0100 N1_V02S0101
arc: H00R0100 W1_H02E0701
arc: H01W0000 W3_H06E0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02W0501
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 N1_V01S0100
arc: A1 S1_V02N0501
arc: A5 H02E0701
arc: B1 V00T0000
arc: B3 E1_H02W0301
arc: B4 V01S0000
arc: B5 W1_H02E0301
arc: C1 H00L0000
arc: C2 H00L0100
arc: C3 H00R0100
arc: C4 V00T0100
arc: C5 N1_V02S0001
arc: C6 H02W0401
arc: C7 E1_H02W0401
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 V01S0100
arc: D3 V00B0100
arc: D4 H02W0001
arc: D5 E1_H02W0001
arc: D6 H01W0000
arc: D7 S1_V02N0601
arc: E1_H01E0001 F5
arc: E1_H01E0101 F2
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: M0 V00B0000
arc: N1_V01N0001 F3
arc: N1_V01N0101 F6
arc: N1_V02N0701 F7
arc: V00T0000 F2
arc: V01S0100 F3
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 0000110000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0011111100000000
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0100010111111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R11C95:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 V06S0303
arc: H00L0000 W1_H02E0201
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02W0601
arc: H00R0100 H02W0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 V01N0001
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 V02S0101
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 V06N0003
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H02W0501
arc: A4 H02E0701
arc: B3 Q3
arc: B4 H02W0101
arc: B7 H02E0101
arc: C0 H00R0100
arc: C1 H00L0000
arc: C2 N1_V01N0001
arc: C3 E1_H02W0401
arc: C4 N1_V02S0001
arc: C7 W1_H02E0401
arc: CE1 H00L0100
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 H00R0000
arc: D2 H02W0001
arc: D3 V00T0100
arc: D4 E1_H02W0001
arc: D7 H02E0201
arc: E1_H01E0001 F2
arc: E1_H02E0401 F4
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: LSR1 W1_H02E0501
arc: M4 V00T0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q3
arc: N1_V02N0001 F0
arc: N1_V02N0301 F1
arc: V00T0000 F2
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1100110011110000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1100000011111111
word: SLICEC.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R11C96:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 V01N0101
arc: H00L0000 V02N0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 V01N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02E0701
arc: V00T0100 E1_H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 S3_V06N0303
arc: A4 F5
arc: B4 H02W0301
arc: B5 H00L0000
arc: C0 V02N0401
arc: C1 N1_V01N0001
arc: C2 S1_V02N0601
arc: C3 V02S0601
arc: C4 H02E0601
arc: C5 V02N0201
arc: C6 H02W0601
arc: C7 V00B0100
arc: D0 V00T0100
arc: D1 H00R0000
arc: D2 H02E0001
arc: D3 H02W0201
arc: D4 H00R0100
arc: D5 W1_H02E0201
arc: D6 V00B0000
arc: D7 H00L0100
arc: E1_H01E0001 F5
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F7
arc: N1_V01N0101 F0
arc: N1_V02N0001 F2
arc: N1_V02N0301 F1
arc: N1_V02N0401 F6
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0000101111111111
word: SLICEC.K1.INIT 0011001100001111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R11C97:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 V06S0303
arc: H00L0100 V02N0101
arc: H00R0000 H02W0401
arc: H00R0100 V02N0701
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 V01N0001
arc: N3_V06N0103 V01N0101
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 H02E0701
arc: V00T0000 V02S0401
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E3_H06W0203
arc: B3 H00R0000
arc: C0 S1_V02N0401
arc: C1 H02E0601
arc: C3 E1_H02W0601
arc: C4 V00T0000
arc: C5 N1_V02S0201
arc: C6 S1_V02N0201
arc: C7 S1_V02N0001
arc: D0 H02W0001
arc: D1 V02N0201
arc: D2 H01E0101
arc: D3 V00T0100
arc: D4 H00L0100
arc: D5 H02W0201
arc: D6 H00R0100
arc: D7 V02N0601
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M2 V00B0100
arc: N1_V01N0101 F4
arc: N1_V02N0101 F1
arc: N1_V02N0201 F0
arc: N1_V02N0501 F7
arc: N1_V02N0601 F6
arc: N3_V06N0303 F5
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 0000110000111111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1

.tile R11C98:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 V01N0101
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02E0201
arc: H00L0100 H02W0101
arc: H00R0000 V02N0401
arc: H00R0100 H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 W1_H02E0501
arc: N3_V06N0103 V01N0101
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 S1_V02N0601
arc: V00T0100 E1_H02W0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 V06N0303
arc: A1 H00L0000
arc: A6 H02E0501
arc: B1 V00T0000
arc: B6 V01S0000
arc: C1 E1_H01W0000
arc: C2 S1_V02N0401
arc: C3 H02E0401
arc: C4 N1_V02S0201
arc: C5 N1_V02S0001
arc: C6 V00T0100
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 H02W0001
arc: D3 H00R0000
arc: D4 H00L0100
arc: D5 V02N0601
arc: D6 H00R0100
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M6 V00B0100
arc: N1_V02N0201 F2
arc: N1_V02N0301 F3
arc: N1_V02N0601 F4
arc: N1_V02N0701 F5
arc: S3_V06S0003 F0
arc: V01S0100 F6
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0101000111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R11C99:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 V06S0303
arc: H00L0000 W1_H02E0201
arc: H00R0000 V02N0401
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 V01N0101
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 H02W0401
arc: V00B0100 H02E0701
arc: V00T0000 S1_V02N0601
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V06N0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 E1_H02W0601
arc: A1 H00L0000
arc: B1 N1_V02S0301
arc: B4 E1_H02W0101
arc: B6 V00B0100
arc: C1 F6
arc: C2 H02E0401
arc: C3 N1_V02S0401
arc: C4 V02N0201
arc: C5 N1_V02S0001
arc: C6 E1_H02W0401
arc: C7 W1_H02E0601
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 H02W0001
arc: D3 H00R0000
arc: D4 H00R0100
arc: D5 V00B0000
arc: D6 W1_H02E0001
arc: D7 H02W0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0100 F5
arc: H01W0000 F6
arc: M0 V00T0000
arc: M6 V00T0100
arc: N1_V02N0001 F2
arc: N1_V02N0101 F3
arc: V01S0100 F4
arc: W3_H06W0003 F0
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0000000000111111
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0101000111111111
word: SLICED.K0.INIT 0011000000000000
word: SLICED.K1.INIT 0000111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R12C100:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02N0301
arc: H00R0100 V02N0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 H06W0203
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 E1_H02W0701
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02N0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0203 E1_H01W0000
arc: A0 W1_H02E0501
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 H00L0100
arc: A4 W1_H02E0701
arc: A5 V02N0101
arc: A6 E1_H02W0501
arc: A7 V00T0100
arc: B0 N1_V02S0301
arc: B1 H02E0101
arc: B2 S1_V02N0101
arc: B3 H02W0301
arc: B4 V02S0501
arc: B5 S1_V02N0501
arc: B6 W1_H02E0101
arc: B7 H02W0101
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q6
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q1
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 Q5
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F5
arc: N1_V02N0101 F3
arc: N1_V02N0301 Q3
arc: N1_V02N0601 F6
arc: N3_V06N0003 Q0
arc: N3_V06N0103 F2
arc: N3_V06N0203 Q4
arc: S1_V02S0201 Q0
arc: S1_V02S0401 Q4
arc: S3_V06S0003 Q3
arc: V01S0000 Q7
arc: V01S0100 Q5
arc: W3_H06W0103 Q2
arc: W3_H06W0303 Q6
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C101:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 V06S0103
arc: E3_H06E0303 V06S0303
arc: H00L0000 W1_H02E0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02S0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 H06E0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02N0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203
arc: A0 V02N0501
arc: A1 E1_H02W0701
arc: A2 W1_H02E0501
arc: A3 H00L0100
arc: A4 V00T0100
arc: A5 V00B0000
arc: A6 H00L0000
arc: A7 W1_H02E0701
arc: B0 S1_V02N0301
arc: B1 V00T0000
arc: B2 V02N0301
arc: B3 H00R0000
arc: B4 S1_V02N0501
arc: B5 N1_V02S0501
arc: B6 S1_V02N0701
arc: B7 E1_H02W0101
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: E1_H02E0101 Q1
arc: E1_H02E0601 Q4
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F6
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q4
arc: N1_V02N0001 F0
arc: N1_V02N0601 F4
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q7
arc: N3_V06N0303 F5
arc: S1_V02S0201 Q0
arc: S1_V02S0501 Q7
arc: S3_V06S0103 Q2
arc: V01S0000 Q5
arc: V01S0100 Q3
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
arc: W3_H06W0303 Q6
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C102:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02S0601
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H06E0303
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 W3_H06E0103
arc: V00T0000 H02E0201
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 S3_V06N0203
arc: A0 S1_V02N0501
arc: A1 S1_V02N0701
arc: A2 V00T0000
arc: A3 V02N0701
arc: A4 S1_V02N0301
arc: A5 V02S0301
arc: A6 N1_V01S0100
arc: A7 H00R0000
arc: B0 H00R0100
arc: B1 V02N0101
arc: B2 S1_V02N0101
arc: B3 V02N0301
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q2
arc: E1_H02E0101 Q3
arc: E1_H02E0301 Q1
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 Q3
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: N3_V06N0003 Q0
arc: N3_V06N0103 F2
arc: N3_V06N0203 F7
arc: N3_V06N0303 F6
arc: S1_V02S0201 Q0
arc: S1_V02S0601 Q6
arc: S1_V02S0701 Q5
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q5
arc: V01S0100 Q4
arc: W1_H02W0101 F1
arc: W1_H02W0301 F3
arc: W3_H06W0103 Q2
arc: W3_H06W0303 Q5
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C103:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0203 H01E0001
arc: H00L0000 H02E0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02N0601
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 W1_H02E0401
arc: V00T0000 W1_H02E0001
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 V01N0001
arc: A0 S1_V02N0501
arc: A1 E1_H02W0701
arc: A2 V00T0000
arc: A3 H00L0100
arc: A4 V00B0000
arc: A5 V00T0100
arc: A6 H00R0000
arc: A7 H00L0000
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q2
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q3
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F5
arc: N1_V02N0101 Q1
arc: N3_V06N0003 F0
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q4
arc: S1_V02S0401 Q4
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
arc: V01S0000 Q5
arc: V01S0100 Q7
arc: W1_H02W0601 F4
arc: W3_H06W0003 Q0
arc: W3_H06W0303 Q6
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C104:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 W1_H02E0601
arc: H00R0000 V02S0401
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H01E0101
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02N0201
arc: W1_H02W0101 E1_H02W0101
arc: W3_H06W0003 E1_H02W0001
arc: A0 S1_V02N0701
arc: A1 H00R0000
arc: A2 V00B0000
arc: A3 S1_V02N0501
arc: A4 W1_H02E0501
arc: A5 S1_V02N0301
arc: A6 S1_V02N0101
arc: A7 V02N0301
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F1
arc: E1_H02E0101 Q3
arc: E1_H02E0501 F7
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 Q1
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q2
arc: N1_V02N0601 F4
arc: N1_V02N0701 Q5
arc: N3_V06N0203 F7
arc: N3_V06N0303 Q6
arc: S1_V02S0201 Q0
arc: S1_V02S0501 Q5
arc: S1_V02S0601 Q6
arc: S3_V06S0303 Q6
arc: V01S0000 Q7
arc: V01S0100 Q4
arc: W1_H02W0001 F0
arc: W1_H02W0201 F0
arc: W1_H02W0601 F6
arc: W1_H02W0701 Q5
arc: W3_H06W0103 F1
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C105:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 V06S0303
arc: H00L0000 V02N0001
arc: H00R0000 V02S0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 V01N0001
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 H02W0601
arc: V00T0000 H02E0001
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 V02N0701
arc: W3_H06W0203 E1_H02W0401
arc: A0 S1_V02N0501
arc: A1 H00R0000
arc: A2 V00B0000
arc: A3 V00T0000
arc: A4 V02N0301
arc: A5 W1_H02E0501
arc: A6 H00L0000
arc: A7 W1_H02E0701
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q3
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q3
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 F6
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V02N0001 F2
arc: N1_V02N0101 F1
arc: N1_V02N0301 F3
arc: N1_V02N0401 F4
arc: N1_V02N0701 Q7
arc: N3_V06N0003 Q0
arc: N3_V06N0203 Q4
arc: S1_V02S0601 Q4
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q5
arc: V01S0000 Q2
arc: W3_H06W0003 Q0
arc: W3_H06W0303 Q6
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C106:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0201
arc: H00L0100 V02N0301
arc: H00R0100 V02N0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 V02S0301
arc: V00T0100 E1_H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 S1_V02N0601
arc: A0 H02W0701
arc: A1 H00L0000
arc: CE0 H00R0100
arc: CE2 E1_H02W0101
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0100 Q0
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M4 V00T0100
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q4
arc: N1_V02N0001 Q0
arc: V01S0000 F1
arc: W3_H06W0103 Q1
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C107:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 V02S0201
arc: H00L0100 V02N0101
arc: H00R0000 H02E0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 W1_H02E0701
arc: V00T0000 E1_H02W0001
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0303 E1_H01W0100
arc: A1 V01N0101
arc: B1 H00R0100
arc: B5 E1_H02W0101
arc: C1 H00L0100
arc: C5 E1_H02W0601
arc: CE1 H00R0000
arc: CE2 H00L0000
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: D1 V00T0100
arc: D4 V01N0001
arc: D5 F0
arc: E1_H01E0101 Q6
arc: F0 F5A_SLICE
arc: F4 F5C_SLICE
arc: H01W0100 Q4
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 E1_H02W0601
arc: M2 V00B0100
arc: M4 V00T0000
arc: M6 V00B0000
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: V01S0100 Q2
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1010101011001010
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.A1MUX 1

.tile R12C108:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 H02E0201
arc: H00R0000 H02E0601
arc: H00R0100 H02E0501
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0401
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02S0401
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 S1_V02N0701
arc: A0 H00L0000
arc: A2 V00B0000
arc: A3 V00T0000
arc: A4 H02W0701
arc: A5 H02W0501
arc: A6 W1_H02E0501
arc: A7 H02E0701
arc: B2 H00R0100
arc: B3 H00R0000
arc: B4 V00B0100
arc: B5 V02N0701
arc: B6 V02S0701
arc: B7 V02S0501
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C109:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 H02W0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02N0401
arc: H00R0100 H02E0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 H06W0303
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H02W0501
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 N1_V02S0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02W0001
arc: V00T0100 H02W0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0203 E1_H02W0701
arc: A0 H00L0000
arc: A1 H00L0100
arc: A2 V00T0000
arc: A3 V02N0701
arc: A4 V00T0100
arc: A5 H02W0701
arc: A6 V02S0301
arc: A7 V02N0101
arc: B0 H00R0100
arc: B1 V00B0000
arc: B2 S1_V02N0301
arc: B3 H00R0000
arc: B4 S1_V02N0501
arc: B5 S1_V02N0701
arc: B6 V00B0100
arc: B7 V02N0501
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C110:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 W1_H02E0201
arc: H00R0000 H02W0401
arc: H00R0100 V02N0701
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06W0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 E3_H06W0003
arc: A0 N1_V02S0501
arc: A1 H00L0000
arc: A2 V02S0701
arc: A3 H02W0501
arc: A4 V00T0000
arc: A5 V00T0100
arc: A6 H00R0000
arc: A7 V02S0101
arc: B0 H00R0100
arc: B1 V00B0000
arc: B2 V02N0301
arc: B3 V02N0101
arc: B4 V00B0100
arc: B5 S1_V02N0701
arc: B6 S1_V02N0501
arc: B7 H02W0101
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C111:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0001
arc: H00L0100 V02S0301
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0101 V06N0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0303 S3_V06N0303
arc: A0 W1_H02E0501
arc: A1 H00L0000
arc: A2 V02S0701
arc: A3 H00L0100
arc: A4 V00B0000
arc: A5 V00T0100
arc: A6 H00R0000
arc: A7 H02W0501
arc: B0 S1_V02N0101
arc: B1 V02N0101
arc: B2 H00R0100
arc: B3 N1_V02S0301
arc: B4 V00B0100
arc: B5 H02W0301
arc: B6 H02W0101
arc: B7 V00T0000
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C112:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 H02W0201
arc: H00L0100 H02W0101
arc: H00R0000 V02S0601
arc: H00R0100 H02E0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 V02N0301
arc: V00T0000 H02W0001
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 S3_V06N0303
arc: A0 H00L0100
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 V02S0501
arc: A4 V00T0000
arc: A5 H02W0501
arc: A6 V02S0101
arc: A7 H00R0000
arc: B0 V02N0101
arc: B1 H00R0100
arc: B2 S1_V02N0301
arc: B3 H02W0301
arc: B4 W1_H02E0101
arc: B5 N1_V02S0701
arc: B6 V00B0100
arc: B7 V02S0701
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C113:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 H02W0201
arc: H00L0100 V02S0301
arc: H00R0000 E1_H02W0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 H02W0601
arc: V00B0100 H02E0501
arc: V00T0000 V02S0601
arc: V00T0100 V02S0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0303 N3_V06S0303
arc: A0 H00L0000
arc: A1 H02W0701
arc: A2 H00L0100
arc: A3 V00T0000
arc: A4 V00B0000
arc: A5 H02W0501
arc: A6 H00R0000
arc: A7 V00T0100
arc: B0 H02W0101
arc: B1 N1_V02S0101
arc: B2 S1_V02N0301
arc: B3 N1_V02S0301
arc: B4 V02N0501
arc: B5 N1_V02S0501
arc: B6 H02E0101
arc: B7 V00B0100
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C114:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 V01N0001
arc: H00L0000 H02W0201
arc: H00L0100 H02W0101
arc: H00R0000 V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0001
arc: V00T0000 H02E0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0203 E1_H02W0401
arc: A0 N1_V02S0701
arc: A1 H00L0100
arc: A2 V00B0000
arc: A3 H02W0701
arc: A4 V02S0301
arc: A5 H02W0501
arc: A6 H00L0000
arc: A7 H00R0000
arc: B0 N1_V02S0301
arc: B1 V02S0101
arc: B2 H02E0301
arc: B3 H00R0100
arc: B4 H01E0101
arc: B5 E1_H02W0301
arc: B6 V00T0000
arc: B7 H02W0301
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C115:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0201
arc: H00R0100 H02W0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00B0100 H02E0501
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 N1_V01S0100
arc: A0 H02W0701
arc: A1 V02S0701
arc: A2 V00B0000
arc: A3 E1_H01E0001
arc: A4 V00T0000
arc: A5 E1_H02W0501
arc: A6 H00L0000
arc: A7 V00T0100
arc: B0 V02S0301
arc: B1 H02W0101
arc: B2 W1_H02E0101
arc: B3 H00R0100
arc: B4 S1_V02N0501
arc: B5 V00B0100
arc: B6 E1_H02W0101
arc: B7 H02E0301
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C116:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0201
arc: H00L0100 V02S0301
arc: H00R0000 N1_V02S0401
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02W0001
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 E1_H02W0101
arc: A0 H00L0000
arc: A1 H02W0701
arc: A2 V00B0000
arc: A3 H00L0100
arc: B0 E1_H01W0100
arc: B1 V00T0000
arc: B2 H02E0101
arc: B3 H00R0000
arc: B4 V02N0501
arc: B5 V00B0100
arc: B6 N1_V02S0501
arc: B7 V01S0000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C117:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 N1_V02S0401
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 S1_V02N0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 N1_V01S0000
arc: B0 V00T0000
arc: B1 V00B0000
arc: B2 H00R0000
arc: B3 V02N0101
arc: B4 V02S0701
arc: B5 V00B0100
arc: B6 E1_H02W0301
arc: B7 V02N0501
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C118:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0201
arc: H00R0100 S1_V02N0701
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: V00B0100 V02N0301
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 H01E0001
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 N1_V01S0100
arc: B0 V02S0301
arc: B1 H00R0100
arc: B2 S1_V02N0101
arc: B3 H00L0000
arc: B4 V02N0701
arc: B5 V00B0100
arc: B6 V01S0000
arc: B7 H02E0101
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C119:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0501 S3_V06N0303
arc: E3_H06E0203 N1_V01S0000
arc: H00R0000 V02S0401
arc: H00R0100 V02N0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 N1_V02S0601
arc: V00B0000 V02S0001
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V06N0003
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 N1_V01S0100
arc: B0 S1_V02N0101
arc: B1 E1_H02W0101
arc: B2 V02N0301
arc: B3 H00R0100
arc: B4 H02W0101
arc: B5 H00R0000
arc: B6 S1_V02N0501
arc: B7 V00B0000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C120:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02S0001
arc: H00R0000 V02N0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 W1_H02E0701
arc: V00B0100 V02S0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V06S0203
arc: W3_H06W0003 V06S0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 N1_V01S0100
arc: B0 V02N0301
arc: B1 V02S0101
arc: B2 H00R0000
arc: B3 H00L0000
arc: B4 V00B0100
arc: B5 V02N0501
arc: B6 N1_V02S0701
arc: B7 S1_V02N0501
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C121:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 V06S0303
arc: H00R0000 V02S0401
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 N1_V02S0201
arc: V00T0000 E1_H02W0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 N1_V01S0100
arc: B0 V00T0000
arc: B1 V02S0301
arc: B2 V02N0301
arc: B3 H00R0000
arc: B4 V02N0701
arc: B5 N1_V02S0501
arc: B6 N1_V02S0701
arc: B7 V00B0000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C122:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 W1_H02E0201
arc: H00L0000 V02S0001
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 H06E0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 V02N0201
arc: V00B0100 V02N0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0701 S1_V02N0701
arc: B0 H00R0100
arc: B1 V02N0301
arc: B2 N1_V02S0101
arc: B3 H00R0000
arc: B4 V02N0501
arc: B5 H00L0000
arc: B6 V00B0100
arc: B7 V00B0000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C123:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: H00L0000 S1_V02N0201
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H02W0701
arc: V00B0100 E1_H02W0501
arc: V00T0000 N1_V02S0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0303 N1_V01S0100
arc: B0 S1_V02N0101
arc: B1 V00T0000
arc: B2 H00L0000
arc: B3 N1_V02S0101
arc: B4 S1_V02N0501
arc: B5 H02W0301
arc: B6 E1_H02W0101
arc: B7 V00B0100
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C124:PLC2
arc: H00R0100 V02N0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0401 W3_H06E0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 H01E0101
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0701 V02S0701
arc: W3_H06W0203 V06S0203
arc: B0 V01N0001
arc: B1 H00R0100
arc: F2 F2_SLICE
arc: N1_V01N0101 F2
arc: N1_V02N0001 F2
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C81:PLC2
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0401

.tile R12C82:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0701 V06N0203
arc: N1_V02N0101 S3_V06N0103
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0501

.tile R12C83:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0701 S1_V02N0701
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0601
arc: V01S0100 N3_V06S0303

.tile R12C84:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W1_H02E0201
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0601

.tile R12C85:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W1_H02E0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0501

.tile R12C86:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 V06S0303
arc: H00R0100 V02S0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 E1_H02W0401
arc: V00B0100 H02E0501
arc: V00T0000 W1_H02E0201
arc: V00T0100 H02W0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0601 V06N0303
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 H02W0601
arc: M2 V00B0000
arc: M4 V00B0100
arc: M6 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q4
arc: V01S0100 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R12C87:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 W1_H02E0101
arc: H00R0000 V02S0601
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02N0001
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02W0001
arc: V00T0100 E1_H02W0301
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 H01E0001
arc: W3_H06W0303 E3_H06W0303
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK1 G_HPBX0000
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M2 V00T0100
arc: M4 V00B0000
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0401 Q4
arc: N1_V02N0601 Q6
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R12C88:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0301
arc: H00R0000 V02N0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02W0001
arc: V00T0100 E1_H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
arc: C0 E1_H02W0601
arc: C1 H00L0000
arc: C2 H00R0100
arc: C3 W1_H02E0401
arc: C4 V00T0100
arc: C5 V00T0000
arc: C6 H02W0601
arc: C7 H02E0401
arc: D0 V02S0001
arc: D1 V00B0100
arc: D2 H00R0000
arc: D3 E1_H02W0201
arc: D4 H00L0100
arc: D5 V02S0401
arc: D6 W1_H02E0001
arc: D7 H02W0201
arc: E1_H01E0001 F1
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F3
arc: N3_V06N0203 F4
arc: N3_V06N0303 F5
arc: W1_H02W0701 F7
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R12C89:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 V01N0101
arc: H00L0000 V02S0201
arc: H00R0100 V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 H02W0401
arc: V00T0000 H02W0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E1_H02W0501
arc: A4 V02S0101
arc: A5 E1_H02W0501
arc: B4 W1_H02E0301
arc: B5 W1_H02E0101
arc: B6 H02E0301
arc: C0 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 H02W0401
arc: C5 H02W0401
arc: C6 V00T0000
arc: C7 F6
arc: D0 H00R0000
arc: D2 H02E0001
arc: D3 V00B0100
arc: D4 H00R0100
arc: D5 H00R0100
arc: D6 V00B0000
arc: D7 H00R0100
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F7
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 V00T0100
arc: N1_V01N0001 F5
arc: V00B0100 F5
arc: V01S0000 F1
arc: V01S0100 F6
word: SLICED.K0.INIT 0000111100110011
word: SLICED.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 1100101000000000
word: SLICEC.K1.INIT 1100101000000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R12C90:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V06S0303
arc: H00L0100 H02W0101
arc: H00R0100 V02N0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 W1_H02E0601
arc: V00T0100 V02N0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 E3_H06W0103
arc: A0 E1_H01E0001
arc: A2 V02S0701
arc: A3 H00L0100
arc: A4 S1_V02N0101
arc: A5 V00T0100
arc: A6 N1_V01S0100
arc: A7 W1_H02E0501
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: E1_H02E0501 Q5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q3
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q2
arc: N1_V02N0701 Q7
arc: N3_V06N0003 F3
arc: N3_V06N0103 F2
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: S3_V06S0003 Q3
arc: S3_V06S0203 Q7
arc: V01S0000 Q6
arc: V01S0100 F7
arc: W1_H02W0501 Q5
arc: W3_H06W0103 F2
arc: W3_H06W0303 F5
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C91:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 V06N0203
arc: E3_H06E0303 V06N0303
arc: H00L0000 N1_V02S0001
arc: H00R0000 V02N0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 N1_V02S0201
arc: V00T0000 H02E0201
arc: V00T0100 V02S0501
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E1_H02W0601
arc: A0 H00L0000
arc: A1 H02W0501
arc: A2 V00B0000
arc: A3 V02N0501
arc: A4 W1_H02E0701
arc: A5 V00T0100
arc: A6 S1_V02N0101
arc: A7 S1_V02N0301
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 Q3
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F7
arc: N1_V02N0001 F2
arc: N1_V02N0101 F1
arc: N1_V02N0301 F3
arc: N1_V02N0401 F6
arc: N1_V02N0601 F4
arc: N1_V02N0701 Q5
arc: N3_V06N0303 F5
arc: S1_V02S0001 Q2
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
arc: V01S0000 Q0
arc: V01S0100 Q7
arc: W1_H02W0301 Q1
arc: W1_H02W0601 Q4
arc: W1_H02W0701 F5
arc: W3_H06W0003 Q0
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C92:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 H02W0001
arc: H00L0100 H02W0301
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 H01E0101
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02S0001
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0103
arc: A0 H02E0701
arc: A1 H02W0501
arc: A2 H00L0100
arc: A3 V00B0000
arc: A4 N1_V02S0101
arc: A5 H02W0701
arc: A6 H00L0000
arc: A7 V00T0100
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 F5
arc: E1_H01E0101 F4
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q0
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F3
arc: N1_V02N0001 F0
arc: N1_V02N0201 F2
arc: N1_V02N0301 F1
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q4
arc: N3_V06N0303 F6
arc: S3_V06S0003 Q3
arc: V01S0000 Q7
arc: V01S0100 Q6
arc: W1_H02W0101 Q1
arc: W1_H02W0301 F1
arc: W1_H02W0601 Q6
arc: W3_H06W0203 F7
arc: W3_H06W0303 F5
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C93:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 H02W0201
arc: H00L0100 N1_V02S0301
arc: H00R0100 V02S0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 H01E0001
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 H02E0601
arc: V00T0000 H02E0001
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: A0 H00L0000
arc: A1 H00L0100
arc: A2 V00B0000
arc: A3 V00T0000
arc: A4 N1_V01S0100
arc: A5 V00T0100
arc: A6 H02W0701
arc: A7 V02S0301
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q1
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q6
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F1
arc: N1_V02N0001 F2
arc: N1_V02N0201 Q2
arc: N1_V02N0301 F3
arc: N1_V02N0501 F7
arc: N3_V06N0303 F5
arc: S1_V02S0201 Q2
arc: S1_V02S0601 Q4
arc: S3_V06S0003 Q0
arc: S3_V06S0303 Q5
arc: V01S0000 Q3
arc: V01S0100 F6
arc: W1_H02W0401 Q6
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C94:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W1_H02E0401
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02E0401
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 S1_V02N0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0100
arc: A1 V02S0701
arc: A2 S1_V02N0501
arc: A3 V00B0000
arc: A4 V00T0100
arc: A5 H02E0701
arc: A6 W1_H02E0701
arc: A7 W1_H02E0501
arc: B2 V02N0101
arc: B3 H02W0101
arc: B4 N1_V02S0701
arc: B5 H00R0000
arc: B6 V02N0701
arc: B7 V00T0000
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 F3
arc: E1_H02E0201 Q2
arc: E3_H06E0003 Q3
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 Q1
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q5
arc: N1_V02N0001 F0
arc: N1_V02N0101 Q3
arc: N1_V02N0401 F6
arc: N1_V02N0501 Q7
arc: N1_V02N0701 F7
arc: N3_V06N0303 F5
arc: S1_V02S0001 Q2
arc: S1_V02S0201 Q0
arc: S1_V02S0401 Q6
arc: S3_V06S0103 Q1
arc: V01S0000 Q4
arc: V01S0100 Q7
arc: W1_H02W0601 Q6
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C95:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V01N0101
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 E1_H02W0001
arc: H00L0100 H02E0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02S0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 H01E0001
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02W0501
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V06N0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: A0 H00L0100
arc: A1 H00R0000
arc: A2 V02N0701
arc: A3 W1_H02E0501
arc: A4 E1_H01W0000
arc: A5 V00T0100
arc: A6 E1_H02W0701
arc: A7 E1_H02W0501
arc: B0 E1_H02W0101
arc: B1 H00R0100
arc: B2 H00L0000
arc: B3 V02S0101
arc: B4 V02S0501
arc: B5 N1_V02S0501
arc: B6 V00B0100
arc: B7 S1_V02N0501
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q5
arc: E3_H06E0003 Q3
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 Q3
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q2
arc: N1_V02N0301 Q1
arc: N1_V02N0401 F6
arc: N1_V02N0601 F4
arc: N1_V02N0701 F7
arc: N3_V06N0003 F3
arc: N3_V06N0303 F5
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q2
arc: V01S0000 Q4
arc: V01S0100 Q1
arc: W1_H02W0701 Q5
arc: W3_H06W0203 Q7
arc: W3_H06W0303 Q6
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C96:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 V06S0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 E1_H02W0001
arc: H00R0000 H02W0401
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N3_V06N0003 H01E0001
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 H01E0101
arc: V00B0000 W1_H02E0601
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E3_H06W0103
arc: A0 W1_H02E0701
arc: A1 V02S0701
arc: A2 V02N0701
arc: A3 V00T0000
arc: A4 V00B0000
arc: A5 H02E0501
arc: A6 V02N0301
arc: A7 W1_H02E0501
arc: B0 V02S0301
arc: B1 S1_V02N0301
arc: B2 H02E0101
arc: B3 S1_V02N0101
arc: B4 H00R0000
arc: B5 V02N0501
arc: B6 N1_V01S0000
arc: B7 S1_V02N0501
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 F3
arc: E3_H06E0103 Q1
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q7
arc: N1_V02N0001 Q2
arc: N1_V02N0101 Q1
arc: N1_V02N0301 F1
arc: N1_V02N0601 F6
arc: N1_V02N0701 F7
arc: N3_V06N0103 F2
arc: N3_V06N0203 Q4
arc: N3_V06N0303 F5
arc: S1_V02S0601 F4
arc: S3_V06S0003 Q0
arc: V01S0000 F0
arc: V01S0100 Q6
arc: W3_H06W0303 Q5
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C97:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 H02W0001
arc: H00R0000 W1_H02E0601
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 H01E0101
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 E1_H01W0100
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0601
arc: V00B0100 V02N0301
arc: V00T0000 H02E0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E3_H06W0303
arc: A0 S1_V02N0501
arc: A1 V02N0701
arc: A2 N1_V02S0501
arc: A3 H02E0501
arc: A4 W1_H02E0701
arc: A5 V00T0000
arc: A6 V02N0101
arc: A7 H00R0000
arc: B0 E1_H02W0101
arc: B1 H02W0301
arc: B2 S1_V02N0301
arc: B3 H02W0101
arc: B4 N1_V02S0701
arc: B5 V02S0701
arc: B6 V00B0100
arc: B7 V02N0501
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F3
arc: E1_H02E0201 Q0
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: N1_V02N0001 F0
arc: N1_V02N0301 F1
arc: N1_V02N0501 Q7
arc: N3_V06N0003 Q3
arc: N3_V06N0203 F7
arc: N3_V06N0303 F6
arc: S1_V02S0501 Q5
arc: S1_V02S0601 Q4
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q2
arc: S3_V06S0203 Q7
arc: V01S0000 Q1
arc: V01S0100 Q7
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C98:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 E1_H02W0601
arc: V00B0100 W1_H02E0701
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V06N0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0701
arc: A0 V02N0501
arc: A1 H00R0000
arc: A2 H00L0100
arc: A3 S1_V02N0701
arc: A4 V02N0301
arc: A5 V00T0000
arc: A6 H00L0000
arc: A7 V02N0101
arc: B0 V00B0000
arc: B1 E1_H02W0301
arc: B2 N1_V02S0101
arc: B3 H02W0301
arc: B4 H02E0301
arc: B5 W1_H02E0301
arc: B6 H02E0101
arc: B7 V02S0501
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q0
arc: E1_H02E0401 Q6
arc: E3_H06E0003 Q3
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F3
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q2
arc: N1_V02N0001 F0
arc: N1_V02N0101 Q1
arc: N1_V02N0301 F1
arc: N3_V06N0303 Q5
arc: S1_V02S0101 Q1
arc: S3_V06S0103 F1
arc: V01S0000 F2
arc: V01S0100 Q5
arc: W1_H02W0601 F6
arc: W1_H02W0701 F7
arc: W3_H06W0303 Q6
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C99:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 V01N0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0000 W1_H02E0001
arc: H00L0100 V02N0101
arc: H00R0000 H02E0601
arc: H00R0100 H02W0501
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 H01E0001
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 W1_H02E0601
arc: V00B0100 W1_H02E0501
arc: V00T0000 S1_V02N0601
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 V06N0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H02W0601
arc: A0 H00L0100
arc: A1 H00R0000
arc: A2 V02N0701
arc: A3 W1_H02E0701
arc: A4 V02S0301
arc: A5 V00B0000
arc: A6 H00L0000
arc: A7 E1_H02W0501
arc: B0 V02N0301
arc: B1 S1_V02N0301
arc: B2 H02W0101
arc: B3 N1_V02S0301
arc: B4 S1_V02N0701
arc: B5 N1_V02S0501
arc: B6 V00T0000
arc: B7 V00B0100
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q0
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: N1_V02N0001 F0
arc: N1_V02N0101 F3
arc: N1_V02N0301 F1
arc: N1_V02N0601 Q4
arc: N3_V06N0103 F2
arc: N3_V06N0203 Q7
arc: N3_V06N0303 F6
arc: S1_V02S0601 Q4
arc: S3_V06S0203 Q7
arc: V01S0000 Q1
arc: V01S0100 Q5
arc: W1_H02W0401 F4
arc: W1_H02W0601 F6
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R13C100:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 E1_H02W0101
arc: H00R0000 V02S0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 H06W0203
arc: V00B0000 V02N0001
arc: V00T0000 E1_H02W0001
arc: V00T0100 V02S0501
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 V06S0203
arc: W3_H06W0303 V01N0101
arc: A4 N1_V01S0100
arc: A5 V00T0000
arc: A6 E1_H02W0701
arc: A7 H00R0000
arc: B4 W1_H02E0301
arc: B5 H02E0301
arc: B6 V00B0000
arc: B7 V02N0701
arc: C4 V00T0000
arc: C5 W1_H02E0601
arc: C6 V00T0000
arc: C7 V00T0100
arc: D0 H02E0001
arc: D1 V01S0100
arc: D2 V00B0100
arc: D3 H02W0001
arc: D4 H02W0201
arc: D5 H02W0201
arc: D6 H02W0201
arc: D7 H02W0201
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: M0 E1_H02W0601
arc: M1 H00L0100
arc: M2 E1_H02W0601
arc: N1_V02N0401 F6
arc: S3_V06S0103 F1
arc: V00B0100 F5
arc: V01S0100 F6
word: SLICED.K0.INIT 1100101000000000
word: SLICED.K1.INIT 1011100000000000
word: SLICEC.K0.INIT 1010110000000000
word: SLICEC.K1.INIT 1101100000000000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R13C101:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 S1_V02N0301
arc: H00R0100 E1_H02W0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 S1_V02N0001
arc: V00B0100 W1_H02E0501
arc: V00T0100 V02S0701
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 V06N0003
arc: W3_H06W0103 V06S0103
arc: W3_H06W0303 V06S0303
arc: A6 H02E0701
arc: B5 V02S0701
arc: B6 V00B0000
arc: B7 N1_V02S0701
arc: C0 E1_H02W0601
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C4 V00T0100
arc: C5 V02N0201
arc: C6 H02E0601
arc: C7 S1_V02N0001
arc: D0 V00B0100
arc: D2 H00R0000
arc: D3 V01S0100
arc: D4 H00L0100
arc: D5 S1_V02N0601
arc: D6 H00R0100
arc: D7 H00R0100
arc: E1_H01E0101 F4
arc: E1_H02E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 F6
arc: M0 H02W0601
arc: M1 E1_H02W0001
arc: M2 H02W0601
arc: N1_V01N0001 F5
arc: V01S0000 F1
arc: V01S0100 F7
arc: W3_H06W0203 F7
word: SLICEC.K0.INIT 0000111100000000
word: SLICEC.K1.INIT 1111001111000000
word: SLICED.K0.INIT 1011100000000000
word: SLICED.K1.INIT 0000110000000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R13C102:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 V06N0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 S1_V02N0101
arc: H01W0000 W3_H06E0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 V01N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 W1_H02E0401
arc: V00T0000 N1_V02S0401
arc: V00T0100 S1_V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 V06S0003
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: A4 V00T0100
arc: A5 N1_V01S0100
arc: B4 S1_V02N0701
arc: B5 E1_H02W0301
arc: B6 S1_V02N0701
arc: C0 H02W0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 E1_H02W0601
arc: C5 S1_V02N0001
arc: C6 V00T0000
arc: C7 F6
arc: D0 H00R0000
arc: D2 V01S0100
arc: D3 V00B0100
arc: D4 V02N0401
arc: D5 V02N0401
arc: D6 V00B0000
arc: D7 V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0100 F6
arc: M0 H02E0601
arc: M1 H00L0100
arc: M2 H02E0601
arc: S1_V02S0701 F5
arc: V00B0100 F5
arc: V01S0100 F7
word: SLICED.K0.INIT 0000110000111111
word: SLICED.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 1011100000000000
word: SLICEC.K1.INIT 1100101000000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R13C103:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V01N0101
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 V02N0201
arc: H00L0100 H02W0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 V02N0201
arc: V00T0000 H02W0201
arc: V00T0100 W1_H02E0101
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 H01E0101
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 V06N0003
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E1_H02W0501
arc: B1 V00B0000
arc: B4 H00R0000
arc: B5 H00R0000
arc: C0 H00L0000
arc: C1 N1_V02S0401
arc: C4 V00T0100
arc: C5 H01E0001
arc: C6 V00B0100
arc: C7 V02N0001
arc: CE0 H02W0101
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: D0 V02S0001
arc: D1 H02E0001
arc: D4 E1_H02W0201
arc: D5 E1_H02W0001
arc: D6 H00L0100
arc: D7 V02N0401
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q7
arc: E1_H02E0101 Q1
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F4
arc: N3_V06N0303 F6
arc: S1_V02S0101 F1
arc: S3_V06S0203 F4
arc: S3_V06S0303 F5
arc: V00B0100 Q7
word: SLICEC.K0.INIT 1100000011111111
word: SLICEC.K1.INIT 1100000011111111
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R13C104:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 S1_V02N0101
arc: H00R0100 H02W0701
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02S0301
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: E1_H02E0401 Q6
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M2 V00T0100
arc: M4 V00B0100
arc: M6 V00T0000
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q4
arc: V01S0100 Q2
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R13C105:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 V06S0303
arc: H00L0100 V02N0301
arc: H00R0000 H02E0401
arc: H00R0100 H02E0501
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V02S0501
arc: V00T0000 H02W0001
arc: V00T0100 V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 S3_V06N0303
arc: A0 H00L0100
arc: A6 H00L0000
arc: B0 V02N0101
arc: B5 H00R0000
arc: B6 V02S0701
arc: C0 E1_H02W0601
arc: C4 V00B0100
arc: C5 S1_V02N0201
arc: C6 V00T0100
arc: CE1 S1_V02N0201
arc: CE2 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 W1_H02E0201
arc: D4 H02W0201
arc: D5 V02S0401
arc: D6 E1_H02W0201
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 Q2
arc: H01W0000 F0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M2 H02W0601
arc: M6 V00B0000
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q5
arc: V00B0000 F4
arc: V00B0100 Q5
arc: V01S0000 F6
arc: W3_H06W0003 F0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1100000011111111
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R13C106:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 V02N0001
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02W0701
arc: V00T0000 W1_H02E0001
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 E1_H02W0501
arc: A0 H02W0501
arc: B0 N1_V02S0101
arc: B7 V02N0701
arc: C0 H02W0601
arc: C6 E1_H01E0101
arc: C7 H02E0401
arc: CE1 V02N0201
arc: CE2 H00L0000
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D6 V02S0401
arc: D7 V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q7
arc: F0 F5A_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00B0000
arc: M2 V00T0000
arc: M4 V00B0100
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V00B0000 F6
arc: V01S0100 Q2
arc: W1_H02W0601 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1100000011111111
word: SLICEA.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R13C107:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0001
arc: H00L0100 H02W0101
arc: H00R0100 H02W0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 E1_H02W0501
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 N1_V02S0001
arc: V00B0100 E1_H02W0501
arc: V00T0100 S1_V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0203 N1_V01S0000
arc: A3 V02N0701
arc: A5 V00T0100
arc: B0 H01W0100
arc: B1 V00B0000
arc: B3 H02W0301
arc: B4 S1_V02N0501
arc: B5 N1_V02S0501
arc: B7 S1_V02N0701
arc: C0 H00L0100
arc: C1 H00R0100
arc: C3 V02S0401
arc: C4 H02W0601
arc: C5 S1_V02N0201
arc: C7 E1_H02W0601
arc: CE0 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 H02E0001
arc: D3 V02N0001
arc: D4 H02E0001
arc: D5 H02W0001
arc: D7 H02E0001
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q7
arc: N1_V02N0001 F0
arc: N1_V02N0601 Q4
arc: N3_V06N0203 Q7
arc: S1_V02S0301 F3
arc: S1_V02S0701 F5
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q7
arc: V01S0100 Q1
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0011001100001111
word: SLICEA.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 0000000000000001
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1

.tile R13C108:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0001
arc: H00L0100 V02N0101
arc: H00R0000 H02E0401
arc: H00R0100 S1_V02N0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 H02W0401
arc: V00B0100 H02E0501
arc: V00T0000 W1_H02E0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: A0 H02W0701
arc: A3 H00L0100
arc: A4 S1_V02N0301
arc: A5 V00B0000
arc: A6 N1_V02S0101
arc: A7 H00L0000
arc: B2 H02W0301
arc: B3 H00R0100
arc: B4 H00R0000
arc: B5 V00B0100
arc: B6 V00T0000
arc: B7 S1_V02N0701
arc: E1_H01E0001 F2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: N1_V01N0001 F7
arc: S1_V02S0601 F4
arc: V01S0000 F3
arc: W1_H02W0701 F5
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R13C109:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02W0301
arc: H00R0000 S1_V02N0401
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 V01N0101
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0101
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02E0501
arc: V00T0000 V02S0401
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 N3_V06S0103
arc: A0 V02S0501
arc: A1 W1_H02E0701
arc: A2 H00L0100
arc: A3 N1_V02S0701
arc: A4 V00T0000
arc: A5 S1_V02N0301
arc: A6 H02W0501
arc: A7 V00T0100
arc: B0 V00B0000
arc: B1 V02S0101
arc: B2 W1_H02E0101
arc: B3 H00L0000
arc: B4 H00R0000
arc: B5 H02E0301
arc: B6 V00B0100
arc: B7 S1_V02N0501
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: N1_V01N0001 F7
arc: N3_V06N0103 F1
arc: S1_V02S0401 F4
arc: S1_V02S0601 F6
arc: V01S0000 F5
arc: V01S0100 F3
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R13C110:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02E0001
arc: H00R0000 V02N0401
arc: H00R0100 H02W0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 V01N0001
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H02E0501
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0501
arc: V00T0000 N1_V02S0601
arc: V00T0100 E1_H02W0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V06N0203
arc: A0 V02S0501
arc: A1 H00L0000
arc: A2 E1_H02W0701
arc: A3 W1_H02E0701
arc: A4 N1_V02S0301
arc: A5 V00T0000
arc: A6 V02S0101
arc: A7 V00T0100
arc: B0 S1_V02N0101
arc: B1 H00R0100
arc: B2 V02N0101
arc: B3 H02E0101
arc: B4 W1_H02E0101
arc: B5 H00R0000
arc: B6 V00B0000
arc: B7 V00B0100
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: N1_V01N0001 F3
arc: S1_V02S0201 F0
arc: S1_V02S0601 F4
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V01S0000 F1
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R13C111:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 S1_V02N0401
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 H02W0401
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02N0301
arc: V00T0000 S1_V02N0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02E0501
arc: A1 V02S0701
arc: A2 V00B0000
arc: A3 V02N0501
arc: A4 H02E0701
arc: A5 E1_H02W0501
arc: A6 V02S0301
arc: A7 E1_H02W0701
arc: B0 S1_V02N0301
arc: B1 V00T0000
arc: B2 H00R0000
arc: B3 V02S0101
arc: B4 V02S0501
arc: B5 S1_V02N0701
arc: B6 H02E0301
arc: B7 V00B0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: N1_V01N0001 F5
arc: N1_V01N0101 F1
arc: N3_V06N0003 F3
arc: S3_V06S0203 F4
arc: V01S0000 F2
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R13C112:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 W1_H02E0001
arc: H00L0100 N1_V02S0301
arc: H00R0100 V02N0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 W1_H02E0401
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 V01N0101
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 N1_V02S0201
arc: V00T0000 H02W0201
arc: V00T0100 H02E0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 E1_H02W0701
arc: A0 H00L0100
arc: A1 S1_V02N0501
arc: A2 V00B0000
arc: A3 V00T0000
arc: A4 V00T0100
arc: A5 N1_V01N0101
arc: A6 N1_V01S0100
arc: A7 H00L0000
arc: B0 S1_V02N0301
arc: B1 H02W0101
arc: B2 V02S0101
arc: B3 H00R0100
arc: B4 S1_V02N0701
arc: B5 V02N0701
arc: B6 H02W0301
arc: B7 E1_H02W0101
arc: E1_H01E0001 F3
arc: E1_H01E0101 F2
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F6
arc: N1_V02N0501 F5
arc: N3_V06N0203 F4
arc: V01S0000 F7
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R13C113:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W1_H02E0601
arc: H00L0100 W1_H02E0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02S0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 V01N0001
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 N1_V02S0401
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0203 E1_H01W0000
arc: A0 E1_H02W0501
arc: A1 H02W0501
arc: A2 H00L0100
arc: A3 V02S0701
arc: A4 V00B0000
arc: A5 E1_H02W0701
arc: A6 W1_H02E0501
arc: A7 V02S0101
arc: B0 V00T0000
arc: B1 V02S0301
arc: B2 H00R0100
arc: B3 H02W0301
arc: B4 V00B0100
arc: B5 H00R0000
arc: B6 S1_V02N0501
arc: B7 S1_V02N0701
arc: E1_H01E0001 F0
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F7
arc: N1_V01N0101 F5
arc: S1_V02S0301 F1
arc: S3_V06S0003 F3
arc: V01S0000 F2
arc: V01S0100 F4
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R13C114:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 W1_H02E0201
arc: H00L0100 W1_H02E0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02N0501
arc: H01W0000 W3_H06E0103
arc: N1_V01N0101 S3_V06N0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H01E0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02W0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02W0201
arc: V00T0100 H02E0301
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 N3_V06S0203
arc: A0 H00L0100
arc: A1 H00R0000
arc: A2 V02S0701
arc: A3 V02S0501
arc: A4 H02E0501
arc: A5 V00B0000
arc: A6 V02S0301
arc: A7 V00T0100
arc: B0 H02W0101
arc: B1 V00T0000
arc: B2 H00R0100
arc: B3 H00L0000
arc: B4 V02N0701
arc: B5 S1_V02N0501
arc: B6 V00B0100
arc: B7 S1_V02N0701
arc: E1_H01E0001 F5
arc: E1_H01E0101 F6
arc: E1_H02E0401 F4
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F2
arc: N1_V02N0301 F1
arc: S3_V06S0003 F0
arc: V01S0100 F3
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R13C115:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 H01E0101
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02E0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02E0701
arc: H01W0000 W3_H06E0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 V01N0101
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 V02N0201
arc: V00T0000 V02S0601
arc: V00T0100 S1_V02N0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 V01N0001
arc: A0 E1_H02W0501
arc: A1 H00L0000
arc: A2 H00L0100
arc: A3 V00T0000
arc: A4 V02N0301
arc: A5 V00T0100
arc: A6 H02W0501
arc: A7 H00R0000
arc: B0 V00B0000
arc: B1 H00R0100
arc: B2 S1_V02N0101
arc: B3 V02S0301
arc: B4 S1_V02N0501
arc: B5 V02N0701
arc: B6 H02W0101
arc: B7 E1_H02W0101
arc: E1_H01E0101 F0
arc: E1_H02E0601 F6
arc: E3_H06E0003 F3
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F1
arc: N1_V01N0101 F5
arc: N1_V02N0001 F2
arc: N3_V06N0203 F4
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R13C116:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 H02W0001
arc: H00L0100 V02S0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 S1_V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H01E0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0101
arc: V00T0000 V02S0601
arc: V00T0100 H02W0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0003 V01N0001
arc: A0 H02W0701
arc: A1 V01N0101
arc: A2 H00L0100
arc: A3 W1_H02E0501
arc: A4 V00T0100
arc: A5 N1_V01N0101
arc: A6 H00R0000
arc: A7 H02E0501
arc: B0 V00B0000
arc: B1 V00T0000
arc: B2 H00R0100
arc: B3 W1_H02E0101
arc: B4 V02N0501
arc: B5 H00L0000
arc: B6 E1_H02W0101
arc: B7 V00B0100
arc: E1_H01E0001 F6
arc: E1_H02E0101 F1
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: S1_V02S0001 F2
arc: S1_V02S0701 F5
arc: S3_V06S0203 F7
arc: V01S0000 F4
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R13C117:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 N1_V02S0201
arc: H00R0000 V02S0601
arc: H00R0100 H02W0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 V01N0101
arc: V00B0000 H02W0601
arc: V00B0100 H02W0501
arc: V00T0000 H02W0001
arc: V00T0100 E1_H02W0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 V01N0001
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 N3_V06S0303
arc: A0 V02N0501
arc: A1 V02S0701
arc: A2 W1_H02E0701
arc: A3 V00T0000
arc: A4 V02N0301
arc: A5 V00T0100
arc: A6 N1_V02S0301
arc: A7 H00L0000
arc: B0 W1_H02E0101
arc: B1 H00R0100
arc: B2 S1_V02N0101
arc: B3 H00R0000
arc: B4 E1_H02W0101
arc: B5 S1_V02N0701
arc: B6 V00B0000
arc: B7 V00B0100
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F5
arc: S1_V02S0301 F1
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: S3_V06S0203 F7
arc: S3_V06S0303 F6
arc: V01S0000 F4
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R13C118:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V01N0101
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0303 W1_H02E0601
arc: H00R0000 S1_V02N0401
arc: H00R0100 E1_H02W0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 S1_V02N0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 E1_H02W0001
arc: V00T0100 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06N0203
arc: W3_H06W0303 N3_V06S0303
arc: A0 H02E0701
arc: A1 V02N0501
arc: A2 H02E0501
arc: A3 V00T0000
arc: A4 E1_H02W0701
arc: A5 N1_V02S0101
arc: A6 V00T0100
arc: A7 H02W0701
arc: B0 V00B0000
arc: B1 H00R0100
arc: B2 V02N0301
arc: B3 V01N0001
arc: B4 V00B0100
arc: B5 H00R0000
arc: B6 V02S0701
arc: B7 V01S0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F3
arc: S1_V02S0101 F1
arc: S1_V02S0401 F4
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V01S0100 F6
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R13C119:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 S1_V02N0201
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 W3_H06E0203
arc: V00B0000 S1_V02N0001
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02E0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06S0203
arc: A0 H02E0501
arc: A1 N1_V02S0701
arc: A2 V02S0501
arc: A3 N1_V02S0501
arc: A4 V02N0301
arc: A5 S1_V02N0101
arc: A6 N1_V02S0301
arc: A7 V00T0100
arc: B0 V00T0000
arc: B1 H00R0100
arc: B2 H02W0301
arc: B3 H00R0000
arc: B4 H00L0000
arc: B5 S1_V02N0701
arc: B6 E1_H02W0301
arc: B7 V00B0000
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0101 F1
arc: S1_V02S0201 F2
arc: S1_V02S0501 F5
arc: S3_V06S0003 F0
arc: S3_V06S0203 F7
arc: S3_V06S0303 F6
arc: V01S0100 F3
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R13C120:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 V02S0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 H02E0401
arc: H00R0100 S1_V02N0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0701 V01N0101
arc: S3_V06S0303 H01E0101
arc: V00B0000 N1_V02S0201
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02S0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 V01N0101
arc: A0 H02W0501
arc: A1 V02S0501
arc: A2 H02E0701
arc: A3 H00L0100
arc: A4 V00T0100
arc: A5 V00B0000
arc: A6 H00R0000
arc: A7 E1_H02W0701
arc: B0 H00R0100
arc: B1 V00T0000
arc: B2 V02S0101
arc: B3 S1_V02N0301
arc: B4 N1_V02S0501
arc: B5 H00L0000
arc: B6 S1_V02N0501
arc: B7 H02W0101
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F7
arc: S1_V02S0001 F2
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S3_V06S0003 F0
arc: S3_V06S0103 F1
arc: S3_V06S0203 F4
arc: V01S0100 F3
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R13C121:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02N0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 V02N0201
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 N1_V01S0100
arc: W3_H06W0303 N3_V06S0303
arc: A0 H00L0100
arc: A1 H00L0000
arc: A2 H02E0501
arc: A3 H01E0001
arc: A4 H02E0701
arc: A5 V02N0101
arc: A6 V02S0101
arc: A7 W1_H02E0501
arc: B0 E1_H02W0301
arc: B1 H02E0301
arc: B2 H00R0100
arc: B3 S1_V02N0301
arc: B4 V02S0501
arc: B5 H00R0000
arc: B6 E1_H02W0101
arc: B7 V00B0000
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F5
arc: S3_V06S0003 F3
arc: S3_V06S0103 F1
arc: S3_V06S0203 F4
arc: S3_V06S0303 F6
arc: V01S0000 F0
arc: V01S0100 F7
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R13C122:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02E0601
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H01E0001
arc: V00B0000 V02S0201
arc: V00B0100 H02E0501
arc: V00T0000 N1_V02S0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 V01N0101
arc: A0 N1_V02S0701
arc: A1 H00L0100
arc: A2 E1_H02W0701
arc: A3 V02N0501
arc: A4 E1_H02W0501
arc: A5 H02E0701
arc: A6 N1_V02S0301
arc: A7 H00R0000
arc: B0 E1_H02W0101
arc: B1 V00B0000
arc: B2 H02E0101
arc: B3 H00L0000
arc: B4 V00B0100
arc: B5 E1_H02W0301
arc: B6 V00T0000
arc: B7 S1_V02N0501
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0001 F0
arc: S1_V02S0401 F6
arc: S1_V02S0701 F7
arc: S3_V06S0003 F3
arc: S3_V06S0103 F2
arc: S3_V06S0203 F4
arc: S3_V06S0303 F5
arc: V01S0100 F1
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R13C123:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0301 V01N0101
arc: H00L0000 V02S0001
arc: H00R0000 H02W0401
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 N1_V02S0501
arc: V00B0000 H02E0401
arc: V00T0000 H02E0201
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W3_H06W0003 V01N0001
arc: A0 H00R0000
arc: A1 H00L0000
arc: A2 V02S0501
arc: A3 E1_H01E0001
arc: A4 V00T0100
arc: A5 E1_H02W0701
arc: A6 V02N0301
arc: A7 V02S0101
arc: B0 V00T0000
arc: B1 V00B0000
arc: B2 H02E0101
arc: B3 N1_V02S0101
arc: B4 S1_V02N0701
arc: B5 E1_H02W0101
arc: B6 V02S0701
arc: B7 S1_V02N0501
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0201 F2
arc: S1_V02S0401 F6
arc: S1_V02S0601 F4
arc: S3_V06S0003 F0
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V01S0000 F3
arc: V01S0100 F1
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R13C124:PLC2
arc: H00L0000 V02S0001
arc: H00L0100 V02S0301
arc: H00R0000 H02W0601
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0101
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 V02N0701
arc: A0 H00L0000
arc: A1 H00L0100
arc: B0 H02W0301
arc: B1 V02S0101
arc: B5 H02W0301
arc: B7 V02S0501
arc: C5 V00T0000
arc: C7 E1_H01E0101
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: D5 V00B0000
arc: D7 V00B0000
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V02N0701 Q7
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q5
arc: V00T0000 F0
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R13C80:PLC2
arc: E1_H02E0301 V02N0301

.tile R13C81:PLC2
arc: E1_H02E0101 S1_V02N0101

.tile R13C82:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W1_H02E0301
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S3_V06N0203

.tile R13C83:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0303 V01N0101
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0501

.tile R13C84:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 V06S0203
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0601
arc: V01S0000 S3_V06N0103

.tile R13C85:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V01N0001
arc: E3_H06E0003 V06N0003
arc: E3_H06E0103 V01N0101
arc: H00R0000 H02W0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0601
arc: V00T0100 H02W0101
arc: W1_H02W0401 E3_H06W0203
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: E3_H06E0303 Q6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M2 H02E0601
arc: M4 H02W0401
arc: M6 V00T0100
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S3_V06S0103 Q2
arc: V01S0000 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R13C86:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 V01N0101
arc: H00L0100 E1_H02W0301
arc: H00R0100 H02W0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V01S0100
arc: V00T0000 V02S0601
arc: V00T0100 H02W0301
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 E1_H02W0301
arc: A3 V00B0000
arc: B3 H00R0000
arc: C3 E1_H02W0401
arc: CE0 H00L0100
arc: CE2 H00R0100
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: D3 H02E0201
arc: F3 F3_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q0
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00T0000
arc: M4 V00T0100
arc: M6 H02E0401
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S3_V06S0003 F3
arc: V00B0000 Q6
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001001101011111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1

.tile R13C87:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 V01N0101
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 V02N0001
arc: H00R0000 E1_H02W0401
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 V02S0001
arc: V00B0100 V02N0101
arc: V00T0000 V02S0401
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0203 E3_H06W0103
arc: B3 H00L0000
arc: C2 N1_V01N0001
arc: C3 H02E0601
arc: CE0 H02E0101
arc: CE1 V02S0201
arc: CE2 H02E0101
arc: CE3 W1_H02E0101
arc: CLK1 G_HPBX0000
arc: D2 H00R0000
arc: D3 H02W0001
arc: E1_H01E0101 Q0
arc: E3_H06E0203 Q4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M4 V00T0000
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N3_V06N0103 F2
arc: S3_V06S0303 Q6
arc: V01S0000 Q3
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 0000000011000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1

.tile R13C88:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V06N0103
arc: E3_H06E0203 W1_H02E0701
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02E0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H01E0001
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 S1_V02N0001
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02N0501
arc: W3_H06W0103 E3_H06W0103
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 V02S0701
arc: B5 V02S0701
arc: B6 V02S0701
arc: B7 V02S0701
arc: C0 E1_H02W0401
arc: C1 H00R0100
arc: C2 W1_H02E0401
arc: C3 H00L0100
arc: C4 H02E0601
arc: C5 V00T0000
arc: C6 V02N0201
arc: C7 V02N0001
arc: D0 E1_H02W0001
arc: D1 H00R0000
arc: D2 S1_V02N0201
arc: D3 W1_H02E0201
arc: D4 H02E0201
arc: D5 V00B0000
arc: D6 S1_V02N0601
arc: D7 V02N0401
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: N1_V02N0101 F1
arc: S3_V06S0103 F2
arc: V01S0100 F3
arc: W1_H02W0601 F6
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1111001111000000
word: SLICEC.K0.INIT 1111001111000000
word: SLICEC.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 1111001111000000
word: SLICEB.K1.INIT 1111001111000000
word: SLICED.K0.INIT 1111001111000000
word: SLICED.K1.INIT 1111001111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1

.tile R13C89:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 V02N0201
arc: H00L0100 E1_H02W0101
arc: H00R0000 V02N0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 H02E0601
arc: V00B0100 W1_H02E0701
arc: V00T0000 S1_V02N0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0203 E3_H06W0103
arc: A0 H00L0100
arc: B0 F1
arc: B1 V02S0301
arc: B2 H00L0000
arc: B3 H00L0000
arc: B5 E1_H02W0101
arc: B6 V00T0000
arc: B7 V00T0000
arc: C0 N1_V01S0100
arc: C1 V02S0401
arc: C2 H00R0100
arc: C3 V02N0601
arc: C5 H02W0601
arc: C6 V02N0001
arc: C7 V00B0100
arc: D0 V00T0100
arc: D1 H00R0000
arc: D2 S1_V02N0201
arc: D3 S1_V02N0001
arc: D4 F0
arc: D5 N1_V02S0401
arc: D6 S1_V02N0601
arc: D7 E1_H02W0201
arc: E1_H01E0001 F4
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M4 V00B0000
arc: N1_V01N0001 F2
arc: N1_V01N0101 F6
arc: N1_V02N0301 F3
word: SLICED.K0.INIT 1111001111000000
word: SLICED.K1.INIT 1111001111000000
word: SLICEA.K0.INIT 1110010011111111
word: SLICEA.K1.INIT 0000111100110011
word: SLICEB.K0.INIT 1111001111000000
word: SLICEB.K1.INIT 1111001111000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 0000001111001111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.A1MUX 1

.tile R13C90:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 W1_H02E0201
arc: H00L0100 V02N0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02N0501
arc: H01W0000 W3_H06E0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 H06W0203
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 H02E0501
arc: V00T0000 W1_H02E0201
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 V06S0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H00L0000
arc: B3 H00L0000
arc: B4 H00L0000
arc: B5 H00L0000
arc: B7 N1_V01S0000
arc: C0 H00R0100
arc: C1 V02N0601
arc: C2 V02N0401
arc: C3 H02E0401
arc: C4 H02W0401
arc: C5 N1_V02S0201
arc: C7 V00T0100
arc: D0 S1_V02N0201
arc: D1 H00R0000
arc: D2 V00B0100
arc: D3 V02N0001
arc: D4 H00L0100
arc: D5 S1_V02N0401
arc: D7 V02S0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F2
arc: N1_V01N0101 F5
arc: S3_V06S0103 F1
arc: V01S0000 F4
arc: V01S0100 F3
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 1111001111000000
word: SLICEB.K1.INIT 1111001111000000
word: SLICEC.K0.INIT 1111001111000000
word: SLICEC.K1.INIT 1111001111000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1

.tile R13C91:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02S0201
arc: H00L0100 W1_H02E0301
arc: H00R0000 N1_V02S0601
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02W0701
arc: V00T0100 V02S0701
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 N1_V01S0100
arc: A7 V02S0301
arc: B4 H00L0000
arc: B5 H00L0000
arc: B7 V02S0501
arc: C0 W1_H02E0601
arc: C2 W1_H02E0601
arc: C3 W1_H02E0601
arc: C4 V01N0101
arc: C5 V02N0201
arc: C7 V00T0100
arc: D0 V02N0001
arc: D2 V00B0100
arc: D3 V01S0100
arc: D4 H00L0100
arc: D5 E1_H02W0201
arc: D7 H02W0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: N1_V01N0001 F4
arc: N1_V01N0101 F5
arc: S3_V06S0103 F1
arc: V01S0100 F7
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1100101000000000
word: SLICEC.K0.INIT 1111001111000000
word: SLICEC.K1.INIT 1111001111000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R13C92:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 V01N0101
arc: H00L0000 S1_V02N0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02W0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: V00T0000 V02S0601
arc: V00T0100 V02S0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0303 E3_H06W0303
arc: A2 V00B0000
arc: A5 V02S0301
arc: A7 W1_H02E0701
arc: B2 E1_H01W0100
arc: B3 Q3
arc: B4 V02S0501
arc: B5 V00B0100
arc: B7 E1_H02W0301
arc: C1 H02E0601
arc: C2 W1_H02E0601
arc: C3 H00L0000
arc: C4 V00T0000
arc: C5 W1_H02E0401
arc: C7 H01E0001
arc: CE1 H00R0000
arc: CLK1 G_HPBX0000
arc: D1 S1_V02N0001
arc: D2 V02N0201
arc: D3 N1_V02S0201
arc: D4 V02S0401
arc: D5 N1_V02S0601
arc: D7 H00L0100
arc: E1_H01E0101 F1
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q3
arc: LSR1 V00T0100
arc: M6 N1_V01N0101
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F2
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: S3_V06S0303 F6
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 1100000011111111
word: SLICEC.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 1100101000000000
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1110110010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1

.tile R13C93:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 S1_V02N0001
arc: H00R0000 W1_H02E0401
arc: H00R0100 W1_H02E0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 N1_V02S0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A6 V02S0301
arc: A7 H00R0000
arc: B5 H00L0000
arc: B6 V02S0701
arc: B7 S1_V02N0501
arc: C0 H02W0601
arc: C2 H00R0100
arc: C3 H02W0601
arc: C5 F6
arc: C6 H02E0401
arc: C7 H02E0401
arc: D0 V02N0201
arc: D2 H01E0101
arc: D3 V01S0100
arc: D4 E1_H02W0001
arc: D5 H01W0000
arc: D6 S1_V02N0601
arc: D7 S1_V02N0601
arc: E1_H01E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0100
arc: M4 V00B0100
arc: S3_V06S0203 F4
arc: V01S0000 F6
arc: V01S0100 F7
word: SLICED.K0.INIT 1100101000000000
word: SLICED.K1.INIT 1100101000000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 0000001111001111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.A1MUX 1

.tile R13C94:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 V06N0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0001
arc: H00L0100 V02N0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 W1_H02E0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0301
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E3_H06W0203
arc: A0 W1_H02E0501
arc: B0 E1_H02W0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 V02S0701
arc: B5 V02S0701
arc: B6 V02S0701
arc: B7 V02S0701
arc: C0 E1_H02W0401
arc: C2 H00L0000
arc: C3 S1_V02N0601
arc: C4 V00B0100
arc: C5 V00T0000
arc: C6 H02E0401
arc: C7 S1_V02N0201
arc: D0 H01E0101
arc: D2 H00R0000
arc: D3 V00T0100
arc: D4 W1_H02E0001
arc: D5 H00R0100
arc: D6 H02W0201
arc: D7 H00L0100
arc: E1_H01E0101 F4
arc: E1_H02E0301 F3
arc: E1_H02E0701 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: M0 V00B0000
arc: N1_V01N0001 F6
arc: N1_V01N0101 F2
arc: N3_V06N0303 F5
word: SLICED.K0.INIT 1111110000110000
word: SLICED.K1.INIT 1111110000110000
word: SLICEC.K0.INIT 1111110000110000
word: SLICEC.K1.INIT 1111110000110000
word: SLICEB.K0.INIT 1111110000110000
word: SLICEB.K1.INIT 1111110000110000
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R13C95:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 V02N0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 H06W0203
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0301
arc: V00T0100 V02N0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 S3_V06N0303
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 S3_V06N0303
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 H02E0101
arc: B5 H02E0101
arc: B6 H02E0101
arc: B7 H02E0101
arc: C0 H00L0100
arc: C1 S1_V02N0601
arc: C2 H00R0100
arc: C3 S1_V02N0401
arc: C4 V00B0100
arc: C5 S1_V02N0201
arc: C6 V02N0201
arc: C7 S1_V02N0001
arc: D0 V00T0100
arc: D1 V02N0001
arc: D2 H00R0000
arc: D3 H02E0001
arc: D4 W1_H02E0001
arc: D5 N1_V02S0601
arc: D6 W1_H02E0201
arc: D7 V00B0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E1_H02E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F3
arc: N3_V06N0303 F5
arc: V01S0000 F0
arc: V01S0100 F7
arc: W1_H02W0401 F4
word: SLICEC.K0.INIT 1111110000110000
word: SLICEC.K1.INIT 1111110000110000
word: SLICED.K0.INIT 1111110000110000
word: SLICED.K1.INIT 1111110000110000
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1111110000110000
word: SLICEB.K0.INIT 1111110000110000
word: SLICEB.K1.INIT 1111110000110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1

.tile R13C96:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 S1_V02N0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 W1_H02E0401
arc: V00B0100 W1_H02E0501
arc: V00T0000 V02N0401
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 E1_H02W0601
arc: A6 E1_H02W0701
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: B4 W1_H02E0101
arc: B5 W1_H02E0101
arc: B6 E1_H02W0301
arc: B7 E1_H02W0301
arc: C0 H00R0100
arc: C1 S1_V02N0401
arc: C2 H00L0100
arc: C3 H00L0000
arc: C4 V00T0000
arc: C5 S1_V02N0201
arc: C6 E1_H01E0101
arc: C7 V00B0100
arc: D0 H00R0000
arc: D1 W1_H02E0201
arc: D2 H02E0201
arc: D3 V02N0001
arc: D4 V00B0000
arc: D5 V02N0601
arc: D6 S1_V02N0601
arc: D7 N1_V02S0401
arc: E1_H02E0301 F1
arc: E1_H02E0401 F6
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: N1_V01N0001 F0
arc: N1_V01N0101 F3
arc: N1_V02N0401 F4
arc: S1_V02S0401 F6
arc: S1_V02S0601 F6
arc: S3_V06S0203 F7
arc: V01S0100 F2
word: SLICEC.K0.INIT 1111110000110000
word: SLICEC.K1.INIT 1111110000110000
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1111110000110000
word: SLICED.K0.INIT 0000010011111111
word: SLICED.K1.INIT 1100000011111111
word: SLICEB.K0.INIT 1111110000110000
word: SLICEB.K1.INIT 1111110000110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1

.tile R13C97:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 E1_H02W0001
arc: H00L0100 E1_H02W0101
arc: H00R0000 W1_H02E0401
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0401
arc: V00T0100 S1_V02N0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 H02E0101
arc: B5 H02E0101
arc: B6 H02E0101
arc: B7 H02E0101
arc: C0 S1_V02N0601
arc: C1 H00L0000
arc: C2 W1_H02E0601
arc: C3 H02E0601
arc: C4 V02N0201
arc: C5 S1_V02N0001
arc: C6 V00T0100
arc: C7 V00T0000
arc: D0 V02S0201
arc: D1 H00R0000
arc: D2 V00B0100
arc: D3 S1_V02N0201
arc: D4 W1_H02E0001
arc: D5 H00L0100
arc: D6 V02N0601
arc: D7 H02W0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F2
arc: E1_H02E0101 F1
arc: E1_H02E0701 F5
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F7
arc: N1_V01N0101 F4
arc: V01S0000 F0
word: SLICEB.K0.INIT 1111001111000000
word: SLICEB.K1.INIT 1111001111000000
word: SLICEC.K0.INIT 1111110000110000
word: SLICEC.K1.INIT 1111110000110000
word: SLICED.K0.INIT 1111110000110000
word: SLICED.K1.INIT 1111110000110000
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1111110000110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1

.tile R13C98:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02E0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 E1_H02W0701
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 V01N0101
arc: A4 F5
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 E1_H02W0101
arc: B5 H02E0301
arc: B6 V00B0100
arc: B7 V00B0100
arc: C0 H02W0401
arc: C1 S1_V02N0601
arc: C2 H00L0100
arc: C3 H00L0000
arc: C4 E1_H02W0601
arc: C5 V02S0201
arc: C6 S1_V02N0201
arc: C7 V00T0000
arc: D0 H00R0000
arc: D1 W1_H02E0201
arc: D2 V02N0001
arc: D3 V00T0100
arc: D4 N1_V02S0601
arc: D5 E1_H02W0201
arc: D6 V02N0401
arc: D7 E1_H01W0100
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F5
arc: N1_V01N0001 F3
arc: N1_V01N0101 F1
arc: N1_V02N0701 F7
arc: S1_V02S0201 F2
arc: V01S0000 F0
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1111110000110000
word: SLICED.K0.INIT 1111110000110000
word: SLICED.K1.INIT 1111110000110000
word: SLICEC.K0.INIT 0111010000000000
word: SLICEC.K1.INIT 0011001100001111
word: SLICEB.K0.INIT 1111110000110000
word: SLICEB.K1.INIT 1111110000110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1

.tile R13C99:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 H02E0001
arc: H00L0100 V02N0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02N0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0601
arc: V00T0100 H02W0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 V06N0303
arc: A1 V02S0701
arc: A6 H00L0000
arc: A7 V02S0101
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 V00B0100
arc: B5 V00B0100
arc: B6 V00T0000
arc: B7 V02S0501
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 H00L0100
arc: C3 S1_V02N0401
arc: C4 V02N0001
arc: C5 H02W0401
arc: C6 E1_H01E0101
arc: C7 V00T0100
arc: D0 H00R0000
arc: D1 E1_H02W0201
arc: D2 W1_H02E0001
arc: D3 V02N0201
arc: D4 H00R0100
arc: D5 S1_V02N0601
arc: D6 W1_H02E0201
arc: D7 E1_H02W0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: E1_H02E0501 F7
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: N1_V01N0001 F3
arc: N1_V01N0101 F2
arc: N1_V02N0401 F4
arc: V01S0100 F1
word: SLICEB.K0.INIT 1111110000110000
word: SLICEB.K1.INIT 1111110000110000
word: SLICEC.K0.INIT 1111110000110000
word: SLICEC.K1.INIT 1111110000110000
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1011100000000000
word: SLICED.K0.INIT 0011011110111111
word: SLICED.K1.INIT 1100101000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R14C100:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0101
arc: V00T0000 S1_V02N0601
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 S3_V06N0103
arc: A0 H00L0000
arc: A1 V02S0701
arc: A2 S1_V02N0501
arc: A3 H00L0100
arc: A4 V02S0101
arc: A5 E1_H02W0501
arc: A6 V02N0301
arc: A7 H00R0000
arc: B0 V00B0000
arc: B1 S1_V02N0101
arc: B2 H00R0100
arc: B3 S1_V02N0301
arc: B4 V00B0100
arc: B5 V02N0701
arc: B6 V00T0000
arc: B7 S1_V02N0701
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F1
arc: N1_V01N0101 F3
arc: S3_V06S0303 F5
arc: V01S0000 F0
arc: V01S0100 F7
arc: W1_H02W0501 F5
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R14C101:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 S1_V02N0201
arc: H00L0100 H02W0101
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 V02S0001
arc: V00T0000 W1_H02E0201
arc: V00T0100 W1_H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E1_H02W0401
arc: A0 H00L0000
arc: A1 H00L0100
arc: B0 H00R0100
arc: B1 S1_V02N0301
arc: B6 V00B0000
arc: B7 V00B0000
arc: C6 V00T0100
arc: C7 V00T0000
arc: D6 H02E0201
arc: D7 H02E0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F0
arc: V01S0100 F1
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 1111001111000000
word: SLICED.K1.INIT 1111001111000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R14C102:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0101
arc: H00L0000 H02W0001
arc: H00L0100 V02N0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02S0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 H02W0601
arc: V00B0100 V02S0301
arc: V00T0100 H02E0101
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 S3_V06N0303
arc: A0 H00L0000
arc: A1 V02N0701
arc: A2 H00L0100
arc: A6 H00R0000
arc: A7 H00R0000
arc: B0 V00B0000
arc: B1 H02E0101
arc: B2 H02E0301
arc: B3 V02N0301
arc: B5 H02W0301
arc: B6 V02N0701
arc: B7 V02N0701
arc: C0 V02N0401
arc: C1 N1_V02S0401
arc: C2 H02E0401
arc: C3 V02N0601
arc: C5 V00B0100
arc: C6 V00T0100
arc: C7 E1_H02W0601
arc: D0 V01S0100
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 V02S0201
arc: D4 F2
arc: D5 H00R0100
arc: D6 S1_V02N0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F0
arc: M4 V00B0000
arc: V01S0000 F7
arc: V01S0100 F1
word: SLICEB.K0.INIT 1101100011111111
word: SLICEB.K1.INIT 0000110000111111
word: SLICED.K0.INIT 1011100000000000
word: SLICED.K1.INIT 1110001000000000
word: SLICEA.K0.INIT 0011101101111111
word: SLICEA.K1.INIT 1101100000000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 0000001111001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.A1MUX 1

.tile R14C103:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W1_H02E0201
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 V06N0103
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 S1_V02N0001
arc: H00R0000 H02E0401
arc: H00R0100 E1_H02W0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02N0001
arc: V00T0000 V02S0601
arc: V00T0100 H02W0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: B6 H02E0301
arc: C0 N1_V01S0100
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C6 V02N0201
arc: C7 F6
arc: CE2 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D2 V02S0001
arc: D3 H01E0101
arc: D6 V02N0401
arc: D7 V02N0601
arc: E1_H01E0001 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 Q4
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 V00B0000
arc: M4 V00T0100
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F7
arc: V01S0000 F1
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000110000111111
word: SLICED.K1.INIT 0000111100000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R14C104:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 H02E0001
arc: H00L0100 H02W0301
arc: H00R0000 H02W0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V06N0203
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E3_H06W0103
arc: A1 H00L0000
arc: B1 S1_V02N0101
arc: C1 H00L0100
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: D1 W1_H02E0201
arc: F0 F5A_SLICE
arc: H01W0000 Q6
arc: H01W0100 F0
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 E1_H02W0601
arc: M2 V00T0100
arc: M4 V00T0000
arc: M6 V00B0000
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: V00T0000 Q2
arc: W3_H06W0003 F0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1110110010100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R14C105:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02N0001
arc: H00R0000 V02N0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06E0203
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02W0001
arc: V00T0100 S1_V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E1_H02W0501
arc: A0 V02S0701
arc: A4 H02E0501
arc: A6 H02E0701
arc: B0 H00R0100
arc: B4 H00L0000
arc: B6 H02E0301
arc: B7 H02W0301
arc: C0 E1_H02W0401
arc: C4 V00T0100
arc: C6 V00B0100
arc: C7 N1_V02S0201
arc: CE1 H00R0000
arc: CE3 V02S0601
arc: CLK1 G_HPBX0000
arc: D0 W1_H02E0201
arc: D4 V02N0601
arc: D6 H02W0201
arc: D7 V02S0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q7
arc: F0 F5A_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0000
arc: M2 H02E0601
arc: M4 V00T0000
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q2
arc: S1_V02S0501 Q7
arc: S3_V06S0003 F0
arc: W3_H06W0003 F0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 1100000011111111
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R14C106:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 H02E0601
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 N1_V02S0001
arc: V00T0100 V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 E1_H01W0000
arc: A5 N1_V02S0301
arc: A7 S1_V02N0101
arc: B3 Q3
arc: B5 V02S0701
arc: B7 H02E0101
arc: C2 N1_V01N0001
arc: C3 H00L0100
arc: C5 V01N0101
arc: C7 V00T0100
arc: CE0 H00L0000
arc: CE1 H00R0000
arc: CLK1 G_HPBX0000
arc: D2 V02N0201
arc: D3 V01S0100
arc: D5 V02N0401
arc: D7 H02W0201
arc: E1_H01E0001 F7
arc: E1_H02E0501 F5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q3
arc: S1_V02S0201 Q0
arc: W1_H02W0001 F2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1100000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1

.tile R14C107:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 H01E0001
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0201
arc: H00R0000 H02W0601
arc: H00R0100 V02S0701
arc: H01W0000 W3_H06E0103
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 V01N0001
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02W0401
arc: V00B0100 V02S0301
arc: V00T0000 H02W0201
arc: V00T0100 H02W0301
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0003 E1_H01W0000
arc: A1 H02W0701
arc: A2 H00L0100
arc: A4 F5
arc: A5 S1_V02N0301
arc: A6 V02N0301
arc: B1 E1_H02W0101
arc: B2 V02N0101
arc: B3 H01W0100
arc: B4 F1
arc: B5 V02S0501
arc: B6 V00B0000
arc: B7 N1_V01S0000
arc: C1 N1_V02S0601
arc: C2 H00L0000
arc: C3 E1_H02W0601
arc: C4 V00B0100
arc: C5 H02E0601
arc: C6 V00T0000
arc: C7 E1_H02W0601
arc: CE1 V02S0201
arc: CE3 V02S0601
arc: CLK1 G_HPBX0000
arc: D1 V00T0100
arc: D2 S1_V02N0001
arc: D3 H00R0000
arc: D4 H00R0100
arc: D5 H02E0201
arc: D6 S1_V02N0401
arc: D7 V02N0601
arc: E3_H06E0203 F4
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F6
arc: N1_V02N0501 Q7
arc: N3_V06N0003 Q3
arc: V01S0000 F2
arc: V01S0100 Q7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0000110011111100
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0000110011111100
word: SLICEC.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R14C108:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 V06S0203
arc: H00L0000 V02S0201
arc: H00R0000 V02N0401
arc: H00R0100 W1_H02E0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 H06E0203
arc: V00B0100 H02W0501
arc: V00T0000 V02S0401
arc: V00T0100 S1_V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 N1_V01S0100
arc: A1 H00R0000
arc: A6 F7
arc: A7 H00L0000
arc: B1 H02E0301
arc: B2 H01W0100
arc: B3 V02S0301
arc: B4 V01S0000
arc: B5 V00B0100
arc: B6 F1
arc: B7 V00T0000
arc: C1 W1_H02E0401
arc: C2 E1_H02W0401
arc: C3 V02S0601
arc: C4 E1_H02W0601
arc: C5 H02W0401
arc: C6 H02E0601
arc: C7 S1_V02N0001
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CLK1 G_HPBX0000
arc: D1 E1_H02W0201
arc: D2 H02W0001
arc: D3 N1_V02S0001
arc: D4 V02N0601
arc: D5 S1_V02N0601
arc: D6 H00R0100
arc: D7 H02E0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q5
arc: E3_H06E0003 Q3
arc: E3_H06E0303 Q5
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 F2
arc: N1_V02N0301 Q3
arc: N3_V06N0003 Q3
arc: S3_V06S0003 Q3
arc: S3_V06S0303 F6
arc: V01S0000 Q5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
word: SLICED.K0.INIT 1000000000000000
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0011001100001111
word: SLICEC.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0011001100001111
word: SLICEB.K1.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1

.tile R14C109:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 H02W0001
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N3_V06S0203
arc: V00T0000 V02S0401
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E3_H06W0003
arc: B0 H01W0100
arc: B1 H02E0301
arc: B2 H02W0101
arc: B3 N1_V02S0301
arc: B4 V00B0100
arc: B5 V02N0501
arc: B6 V01S0000
arc: B7 H02W0301
arc: C0 E1_H02W0601
arc: C1 V02S0601
arc: C2 H00L0000
arc: C3 N1_V01S0100
arc: C4 V02N0201
arc: C5 N1_V02S0201
arc: C6 E1_H02W0401
arc: C7 V00T0000
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 H02E0001
arc: D2 H00R0000
arc: D3 H02E0001
arc: D4 S1_V02N0401
arc: D5 V02N0601
arc: D6 S1_V02N0401
arc: D7 V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q3
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 Q1
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q5
arc: N1_V02N0101 Q1
arc: N1_V02N0501 Q7
arc: N1_V02N0601 F4
arc: N3_V06N0203 Q7
arc: N3_V06N0303 F6
arc: S1_V02S0301 Q3
arc: S3_V06S0303 Q5
arc: V00B0100 Q5
arc: V01S0000 Q7
arc: V01S0100 Q1
word: SLICEA.K0.INIT 0011001100001111
word: SLICEA.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0011001100001111
word: SLICEC.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0011001100001111
word: SLICED.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0011001100001111
word: SLICEB.K1.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1

.tile R14C110:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V06N0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: H00L0000 E1_H02W0001
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0401
arc: V00T0000 H02W0201
arc: V00T0100 H02W0101
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 V06N0003
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 V01N0001
arc: B0 H01W0100
arc: B1 V02S0101
arc: B2 V02S0301
arc: B3 W1_H02E0101
arc: B4 V02N0701
arc: B5 H02E0101
arc: B6 V00B0100
arc: B7 V00B0000
arc: C0 E1_H02W0401
arc: C1 V02S0601
arc: C2 H00L0000
arc: C3 N1_V02S0401
arc: C4 V00T0000
arc: C5 V02S0201
arc: C6 V00T0100
arc: C7 V02S0001
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 H00R0100
arc: CE3 S1_V02N0601
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 W1_H02E0001
arc: D2 H00R0000
arc: D3 W1_H02E0001
arc: D4 V02S0401
arc: D5 V02N0601
arc: D6 V02S0401
arc: D7 V02N0601
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q7
arc: E1_H02E0701 Q5
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 Q1
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q3
arc: N1_V02N0301 Q1
arc: N3_V06N0103 F2
arc: N3_V06N0303 Q5
arc: S1_V02S0401 F4
arc: S3_V06S0203 Q7
arc: V00B0100 Q7
arc: V01S0000 Q3
arc: V01S0100 Q1
word: SLICEB.K0.INIT 0011001100001111
word: SLICEB.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0011001100001111
word: SLICEA.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0011001100001111
word: SLICEC.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0011001100001111
word: SLICED.K1.INIT 1111000011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1

.tile R14C111:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: H00L0000 H02E0001
arc: H00R0000 E1_H02W0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 E1_H02W0401
arc: V00T0000 V02S0601
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 S3_V06N0003
arc: B0 V02S0301
arc: B1 H02E0301
arc: B2 H01W0100
arc: B3 H00L0000
arc: B4 V00B0100
arc: B5 H02E0101
arc: B6 V01S0000
arc: B7 V00T0000
arc: C0 E1_H01W0000
arc: C1 H00R0100
arc: C2 H02W0601
arc: C3 V02S0401
arc: C4 V02N0001
arc: C5 H02E0601
arc: C6 W1_H02E0601
arc: C7 H02E0401
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 E1_H02W0001
arc: D2 H00R0000
arc: D3 E1_H02W0001
arc: D4 V00B0000
arc: D5 E1_H02W0001
arc: D6 V00B0000
arc: D7 E1_H02W0001
arc: E1_H01E0101 Q1
arc: E1_H02E0101 Q3
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q3
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q1
arc: N1_V02N0001 F2
arc: N1_V02N0601 F6
arc: N3_V06N0003 F0
arc: N3_V06N0303 Q5
arc: S3_V06S0003 Q3
arc: V00B0100 Q5
arc: V01S0000 Q7
arc: V01S0100 Q7
arc: W1_H02W0701 Q5
word: SLICEC.K0.INIT 0011001100001111
word: SLICEC.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0011001100001111
word: SLICEB.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0011001100001111
word: SLICEA.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0011001100001111
word: SLICED.K1.INIT 1111000011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1

.tile R14C112:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 V06N0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0001
arc: H00L0100 V02S0301
arc: H00R0000 V02N0601
arc: H00R0100 H02E0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 V02S0601
arc: V00T0100 V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V02N0701
arc: B0 V00T0000
arc: B1 V02N0101
arc: B2 H02W0301
arc: B3 H00L0000
arc: B4 V00B0100
arc: B5 H00R0000
arc: B6 V01S0000
arc: B7 H02E0301
arc: C0 H02W0601
arc: C1 H02E0401
arc: C2 H00R0100
arc: C3 H00L0100
arc: C4 H01E0001
arc: C5 V02S0001
arc: C6 E1_H02W0601
arc: C7 N1_V02S0001
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 H02W0001
arc: D2 V00T0100
arc: D3 H02W0001
arc: D4 V02S0401
arc: D5 S1_V02N0401
arc: D6 V02S0401
arc: D7 H02W0001
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q3
arc: E1_H02E0201 F2
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q5
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q7
arc: N1_V02N0101 Q3
arc: N3_V06N0003 F0
arc: N3_V06N0103 Q1
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: S1_V02S0101 Q1
arc: S3_V06S0003 Q3
arc: V00B0100 Q5
arc: V01S0000 Q7
word: SLICED.K0.INIT 0011001100001111
word: SLICED.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0011001100001111
word: SLICEB.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0011001100001111
word: SLICEC.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0011001100001111
word: SLICEA.K1.INIT 1111000011001100
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1

.tile R14C113:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02W0001
arc: H00L0100 V02S0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0701
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 H06E0303
arc: V00B0000 N1_V02S0001
arc: V00T0000 E1_H02W0201
arc: V00T0100 H02W0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0303 E1_H02W0601
arc: B0 H01W0100
arc: B1 H02E0101
arc: B2 H00L0000
arc: B3 V02N0101
arc: B5 S1_V02N0701
arc: B6 V00B0100
arc: B7 V00B0000
arc: C0 E1_H01W0000
arc: C1 H00L0100
arc: C2 E1_H02W0401
arc: C3 N1_V01S0100
arc: C5 H02E0401
arc: C6 V00T0100
arc: C7 V02S0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE3 V02S0601
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 S1_V02N0001
arc: D2 H00R0000
arc: D3 S1_V02N0001
arc: D4 V02N0601
arc: D5 H02E0201
arc: D6 S1_V02N0401
arc: D7 S1_V02N0601
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q7
arc: E1_H02E0001 F2
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M4 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q3
arc: N1_V02N0401 F4
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q7
arc: N3_V06N0303 F6
arc: S3_V06S0003 Q3
arc: V00B0100 Q7
arc: V01S0000 Q7
arc: V01S0100 Q1
word: SLICEB.K0.INIT 0011001100001111
word: SLICEB.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0011001100001111
word: SLICED.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0011001100001111
word: SLICEA.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 1111001100000011
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.A1MUX 1

.tile R14C114:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 V02S0001
arc: H00L0100 H02W0301
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 V02N0201
arc: V00B0100 H02W0701
arc: V00T0100 S1_V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 S1_V02N0701
arc: B0 H01W0100
arc: B1 H02W0101
arc: B2 V02S0301
arc: B3 N1_V02S0101
arc: B5 H00L0000
arc: B7 E1_H02W0101
arc: C0 E1_H01W0000
arc: C1 H02E0601
arc: C2 H00L0100
arc: C3 V02S0601
arc: C5 V02S0201
arc: C7 V02S0201
arc: CE0 N1_V02S0201
arc: CE1 N1_V02S0201
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 V02N0001
arc: D2 V00B0100
arc: D3 V02N0001
arc: D4 V00B0000
arc: D5 F0
arc: D6 N1_V02S0401
arc: D7 H02E0001
arc: E1_H01E0001 Q1
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q1
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M4 E1_H02W0401
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q3
arc: N1_V02N0101 Q3
arc: N3_V06N0003 Q3
arc: N3_V06N0103 F2
arc: S3_V06S0103 Q1
arc: V01S0100 F4
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0011001100001111
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0011001100001111
word: SLICEB.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 1111001100000011
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1111001100000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1

.tile R14C115:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W1_H02E0401
arc: H00L0100 S1_V02N0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02W0001
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H02W0601
arc: B1 E1_H02W0301
arc: B2 H01W0100
arc: B3 H00R0000
arc: B4 V02S0501
arc: B5 H02E0101
arc: B6 V00T0000
arc: B7 V00B0100
arc: C1 V02N0401
arc: C2 H00R0100
arc: C3 V02S0401
arc: C4 H02W0601
arc: C5 V02S0001
arc: C6 E1_H02W0401
arc: C7 V02S0201
arc: CE1 H00L0100
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK1 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 V01S0100
arc: D2 E1_H02W0201
arc: D3 S1_V02N0001
arc: D4 E1_H02W0201
arc: D5 S1_V02N0401
arc: D6 E1_H02W0201
arc: D7 S1_V02N0401
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q3
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0000
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q5
arc: N1_V02N0001 F2
arc: N1_V02N0601 F6
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q5
arc: S1_V02S0201 F0
arc: S3_V06S0003 Q3
arc: S3_V06S0203 Q7
arc: V01S0000 Q3
arc: V01S0100 F4
word: SLICEB.K0.INIT 0011001100001111
word: SLICEB.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0011001100001111
word: SLICEC.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0011001100001111
word: SLICED.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 1111001100000011
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.A1MUX 1

.tile R14C116:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 H02E0201
arc: H00R0000 E1_H02W0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0301
arc: V00T0000 W1_H02E0001
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 N1_V02S0701
arc: A2 V00B0000
arc: A3 H02W0501
arc: A4 V00T0000
arc: A5 H02W0701
arc: A6 H02E0501
arc: A7 H00R0000
arc: B2 E1_H02W0301
arc: B3 S1_V02N0101
arc: B4 V00B0100
arc: B5 H00L0000
arc: B6 S1_V02N0501
arc: B7 V02N0501
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F7
arc: N1_V01N0001 F5
arc: N1_V02N0401 F6
arc: N3_V06N0003 F3
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R14C117:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 H02E0001
arc: H00R0000 W1_H02E0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0501 H06E0303
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0601
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02E0201
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H01W0100
arc: A0 V02S0501
arc: A1 H02W0501
arc: A2 H02E0701
arc: A3 V00T0000
arc: A4 W1_H02E0701
arc: A5 V00B0000
arc: A6 V00T0100
arc: A7 H00R0000
arc: B0 H02E0101
arc: B1 V01N0001
arc: B2 W1_H02E0301
arc: B3 S1_V02N0301
arc: B4 H00L0000
arc: B5 V02S0701
arc: B6 V00B0100
arc: B7 H02E0301
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F5
arc: N1_V01N0001 F0
arc: V01S0100 F7
arc: W1_H02W0001 F2
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R14C118:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 H02E0001
arc: H00R0000 H02E0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 V02S0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 E1_H02W0301
arc: A0 W1_H02E0501
arc: A1 H00R0000
arc: A2 V02N0501
arc: A3 H02E0701
arc: A4 N1_V02S0301
arc: A5 H02E0501
arc: A6 E1_H01W0000
arc: A7 V00T0100
arc: B0 H02E0101
arc: B1 H02E0301
arc: B2 S1_V02N0101
arc: B3 H00L0000
arc: B4 V00B0100
arc: B5 S1_V02N0701
arc: B6 V00T0000
arc: B7 H02W0301
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F0
arc: V01S0000 F5
arc: V01S0100 F7
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R14C119:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: H00L0000 E1_H02W0001
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0701
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H02W0401
arc: V00B0000 N1_V02S0201
arc: V00T0000 H02W0001
arc: V00T0100 V02S0701
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 E1_H02W0101
arc: A0 H00L0000
arc: A1 H02E0501
arc: A2 H02W0501
arc: A3 N1_V02S0701
arc: A4 S1_V02N0101
arc: A5 V00T0000
arc: A6 H02E0701
arc: A7 V00T0100
arc: B0 V02S0301
arc: B1 S1_V02N0301
arc: B2 H00R0000
arc: B3 H00R0100
arc: B4 N1_V01S0000
arc: B5 H02E0101
arc: B6 V00B0000
arc: B7 H02E0301
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N3_V06N0003 F3
arc: S3_V06S0103 F2
arc: V01S0000 F7
arc: V01S0100 F6
arc: W1_H02W0001 F0
arc: W1_H02W0101 F1
arc: W3_H06W0203 F4
arc: W3_H06W0303 F5
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R14C120:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V06S0303
arc: H00L0000 S1_V02N0201
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0701
arc: H01W0000 W3_H06E0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 H06E0203
arc: V00B0000 N1_V02S0201
arc: V00T0000 H02E0001
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: A0 H02W0501
arc: A1 H02W0701
arc: A2 H02E0501
arc: A3 V00T0000
arc: A4 V00B0000
arc: A5 E1_H02W0701
arc: A6 H00R0000
arc: A7 H02E0701
arc: B0 V01N0001
arc: B1 S1_V02N0101
arc: B2 H00R0100
arc: B3 N1_V02S0301
arc: B4 H00L0000
arc: B5 H02E0101
arc: B6 N1_V01S0000
arc: B7 V02S0701
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V02N0301 F1
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: V01S0100 F0
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R14C121:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 W1_H02E0201
arc: H00L0100 H02W0301
arc: H00R0000 V02S0601
arc: H00R0100 V02S0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 E1_H02W0601
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 E1_H02W0701
arc: A0 H00L0100
arc: A1 H00L0000
arc: A2 E1_H01E0001
arc: A3 V00B0000
arc: A4 E1_H01W0000
arc: A5 V00T0100
arc: A6 H02E0501
arc: A7 H00R0000
arc: B0 H00R0100
arc: B1 V00T0000
arc: B2 V02S0101
arc: B3 S1_V02N0301
arc: B4 S1_V02N0701
arc: B5 H02W0101
arc: B6 S1_V02N0501
arc: B7 E1_H02W0301
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: N1_V02N0601 F6
arc: N3_V06N0303 F5
arc: S3_V06S0103 F1
arc: W1_H02W0101 F3
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R14C122:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 S3_V06N0203
arc: H00L0000 W1_H02E0001
arc: H00R0000 H02E0401
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 H02E0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N1_V01S0100
arc: V00B0000 H02W0401
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02E0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 N3_V06S0103
arc: A0 H00L0000
arc: A1 E1_H02W0501
arc: A2 V00T0000
arc: A3 N1_V02S0701
arc: A4 H02E0701
arc: A5 V02N0101
arc: A6 N1_V02S0101
arc: A7 H00R0000
arc: B0 V02S0101
arc: B1 V01N0001
arc: B2 H02W0101
arc: B3 N1_V02S0301
arc: B4 V00B0100
arc: B5 W1_H02E0301
arc: B6 N1_V01S0000
arc: B7 V00B0000
arc: E1_H01E0001 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: N1_V01N0001 F3
arc: N1_V01N0101 F4
arc: V01S0000 F7
arc: V01S0100 F2
arc: W3_H06W0003 F0
arc: W3_H06W0303 F5
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R14C123:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02N0701
arc: H00L0000 V02N0001
arc: H00L0100 H02W0101
arc: H00R0000 V02N0401
arc: H00R0100 H02E0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 V01N0001
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02S0501
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06S0203
arc: A0 H02W0701
arc: A1 H00L0100
arc: A2 W1_H02E0501
arc: A3 S1_V02N0501
arc: A4 V02S0301
arc: A5 V00T0000
arc: A6 V00T0100
arc: A7 H02E0501
arc: B0 H00R0100
arc: B1 V02S0101
arc: B2 H02W0301
arc: B3 H02E0301
arc: B4 H00L0000
arc: B5 H00R0000
arc: B6 V00B0000
arc: B7 V00B0100
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: N1_V01N0001 F5
arc: N1_V02N0001 F2
arc: N1_V02N0401 F4
arc: N3_V06N0203 F7
arc: V01S0000 F0
arc: W3_H06W0103 F1
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R14C124:PLC2
arc: H00L0000 H02E0201
arc: H00R0000 V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 H01E0001
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0701
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V06S0203
arc: A0 H00L0000
arc: A1 H00R0000
arc: B0 H00R0100
arc: B1 S1_V02N0301
arc: B7 V00B0100
arc: C7 H02E0601
arc: CE3 S1_V02N0601
arc: CLK1 G_HPBX0000
arc: D7 S1_V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q7
arc: LSR0 V00B0000
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: S3_V06S0203 Q7
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R14C80:PLC2
arc: N1_V02N0301 E3_H06W0003

.tile R14C81:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V02N0601

.tile R14C82:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0101
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 N1_V02S0601

.tile R14C83:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 W1_H02E0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0501
arc: V01S0000 S3_V06N0103

.tile R14C84:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 H02E0001
arc: H00R0000 V02S0401
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 E1_H02W0601
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02S0701
arc: A0 H02E0501
arc: A2 H02W0701
arc: A3 V00T0000
arc: A4 E1_H02W0701
arc: A5 V00T0100
arc: A6 H00R0000
arc: A7 V02N0301
arc: B2 H02E0301
arc: B3 W1_H02E0301
arc: B4 W1_H02E0101
arc: B5 H00L0000
arc: B6 V00B0000
arc: B7 V02N0501
arc: E1_H01E0001 F4
arc: E3_H06E0203 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F2
arc: N1_V01N0101 F6
arc: N1_V02N0101 F3
arc: W1_H02W0701 F5
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R14C85:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 V01N0101
arc: H00L0000 H02W0201
arc: H00L0100 H02W0301
arc: H00R0000 W1_H02E0601
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 V02S0201
arc: V00T0000 V02N0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0701 E1_H01W0100
arc: A0 H00L0100
arc: A1 H00L0000
arc: A2 V02N0701
arc: A3 V00B0000
arc: A4 H02W0501
arc: A5 S1_V02N0101
arc: A6 E1_H02W0501
arc: A7 H02E0701
arc: B0 V00T0000
arc: B1 E1_H02W0101
arc: B2 H02E0101
arc: B3 W1_H02E0101
arc: B4 H00R0000
arc: B5 S1_V02N0501
arc: B6 V02N0501
arc: B7 V02S0701
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0601 F4
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F2
arc: N1_V01N0101 F5
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R14C86:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 V01N0101
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02E0001
arc: H00L0100 H02W0301
arc: H00R0000 H02W0601
arc: H00R0100 H02E0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 H02E0401
arc: V00T0000 E1_H02W0001
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: A0 H00L0000
arc: A1 H00L0100
arc: A2 V00T0000
arc: A3 V02S0701
arc: A4 W1_H02E0501
arc: A5 H02E0501
arc: A6 V02S0301
arc: A7 H02W0701
arc: B0 H02E0301
arc: B1 V02N0101
arc: B2 W1_H02E0301
arc: B3 H00R0100
arc: B4 H00R0000
arc: B5 V02N0701
arc: B6 V00B0000
arc: B7 V02N0501
arc: E1_H01E0001 F1
arc: E1_H02E0201 F2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: N1_V02N0001 F0
arc: N1_V02N0601 F6
arc: S3_V06S0003 F3
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R14C87:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 V02N0001
arc: H00L0100 H02W0101
arc: H00R0000 H02E0601
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H01E0001
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 S1_V02N0201
arc: V00T0000 V02S0601
arc: V00T0100 V02N0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: A0 V02S0701
arc: A1 H02W0701
arc: A2 E1_H02W0501
arc: A3 H00L0100
arc: A4 H02W0501
arc: A5 V00T0000
arc: A6 V02N0301
arc: A7 V00T0100
arc: B0 W1_H02E0101
arc: B1 V00B0000
arc: B2 H00L0000
arc: B3 V02N0101
arc: B4 H00R0000
arc: B5 H02E0301
arc: B6 H02E0101
arc: B7 V02N0701
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E3_H06E0203 F7
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: N1_V01N0001 F3
arc: N1_V01N0101 F1
arc: N1_V02N0201 F0
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R14C88:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 H02W0201
arc: H00R0000 V02N0401
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0601
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02W0001
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 S1_V02N0701
arc: A0 V02N0501
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 W1_H02E0701
arc: A4 E1_H02W0501
arc: A5 V02N0301
arc: A6 H02W0701
arc: A7 V00T0100
arc: B0 V00B0000
arc: B1 V02N0101
arc: B2 V02S0101
arc: B3 E1_H01W0100
arc: B4 H00R0000
arc: B5 V02N0701
arc: B6 H02E0101
arc: B7 V00B0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: N1_V01N0001 F1
arc: N1_V01N0101 F6
arc: N3_V06N0303 F5
arc: W3_H06W0003 F3
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R14C89:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02W0201
arc: H00L0100 H02W0101
arc: H00R0000 H02E0401
arc: H00R0100 V02N0501
arc: H01W0000 E3_H06W0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 S1_V02N0201
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: A0 H00L0000
arc: A1 V02S0501
arc: A2 H00L0100
arc: A3 W1_H02E0501
arc: A4 E1_H02W0701
arc: A5 V00T0100
arc: A6 H02W0701
arc: A7 H02E0501
arc: B0 W1_H02E0301
arc: B1 V00B0000
arc: B2 H00R0100
arc: B3 V02N0101
arc: B4 H00R0000
arc: B5 H02E0301
arc: B6 V00T0000
arc: B7 V02N0701
arc: E1_H01E0001 F6
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F3
arc: N1_V01N0101 F0
arc: N1_V02N0501 F5
arc: N1_V02N0601 F4
arc: S1_V02S0001 F2
arc: W3_H06W0103 F1
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R14C90:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 H02E0201
arc: H00L0100 H02W0301
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 E1_H02W0601
arc: V00B0100 V02N0301
arc: V00T0000 S1_V02N0601
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E1_H02W0201
arc: A0 V02N0501
arc: A1 H00R0000
arc: A2 V02S0701
arc: A3 H00L0100
arc: A4 V02S0101
arc: A5 V00B0000
arc: A6 V02S0301
arc: A7 H02W0501
arc: B0 V00T0000
arc: B1 H02E0101
arc: B2 H00L0000
arc: B3 V02N0101
arc: B4 V00B0100
arc: B5 S1_V02N0501
arc: B6 S1_V02N0701
arc: B7 V02N0701
arc: E1_H01E0001 F3
arc: E1_H01E0101 F4
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: N1_V01N0001 F1
arc: N1_V01N0101 F0
arc: N1_V02N0501 F7
arc: N1_V02N0601 F6
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R14C91:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 V02N0001
arc: H00R0000 V02N0401
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 H01E0101
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E3_H06W0303
arc: V00T0000 H02E0201
arc: V00T0100 W1_H02E0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 E1_H02W0401
arc: A0 V02N0501
arc: A1 E1_H02W0501
arc: A2 W1_H02E0701
arc: A3 V02S0501
arc: A4 E1_H02W0701
arc: A5 V00T0100
arc: A6 H02W0701
arc: A7 H02W0501
arc: B0 V00T0000
arc: B1 V02N0101
arc: B2 H00L0000
arc: B3 V02N0301
arc: B4 V02N0701
arc: B5 H00R0000
arc: B6 H02E0101
arc: B7 H02E0301
arc: E1_H01E0001 F6
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F1
arc: N1_V01N0001 F7
arc: N1_V01N0101 F3
arc: N1_V02N0201 F2
arc: V01S0100 F4
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R14C92:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02N0101
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 W1_H02E0501
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0000
arc: A1 H00L0100
arc: A2 V00T0000
arc: B0 H02E0301
arc: B1 V02N0301
arc: B6 S1_V02N0701
arc: B7 S1_V02N0701
arc: C6 V00B0100
arc: C7 W1_H02E0401
arc: D6 H02W0201
arc: D7 V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F6
arc: V01S0100 F7
word: SLICED.K0.INIT 1111001111000000
word: SLICED.K1.INIT 1111001111000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 0101101010101010
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R14C93:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 S1_V02N0001
arc: H00R0000 H02E0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 W1_H02E0601
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H02W0601
arc: A0 H02E0701
arc: A2 S1_V02N0701
arc: A3 V00B0000
arc: A4 S1_V02N0301
arc: A5 V02N0101
arc: A6 H00L0000
arc: A7 H00R0000
arc: B2 V02N0301
arc: B3 S1_V02N0101
arc: B4 H02E0301
arc: B5 V02N0701
arc: B6 V00T0000
arc: B7 S1_V02N0501
arc: E1_H01E0101 F3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F2
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: V01S0000 F7
arc: V01S0100 F6
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R14C94:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 V02N0001
arc: H00L0100 V02S0101
arc: H00R0000 H02E0401
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 S1_V02N0201
arc: V00T0000 S1_V02N0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0303 E1_H02W0601
arc: A0 V02S0701
arc: A1 H00R0000
arc: A2 V02N0701
arc: A3 H00L0100
arc: A4 H02E0501
arc: A5 V02N0101
arc: A6 W1_H02E0501
arc: A7 V00T0100
arc: B0 V00B0000
arc: B1 S1_V02N0101
arc: B2 V02N0301
arc: B3 S1_V02N0301
arc: B4 H00L0000
arc: B5 V02N0501
arc: B6 V00T0000
arc: B7 S1_V02N0501
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F4
arc: N1_V01N0101 F3
arc: V01S0000 F7
arc: V01S0100 F2
arc: W1_H02W0101 F1
arc: W1_H02W0301 F1
arc: W1_H02W0701 F5
arc: W3_H06W0003 F0
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R14C95:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0201
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0101
arc: V00T0000 H02E0201
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00R0000
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00B0000
arc: A4 H02E0501
arc: A5 H02E0701
arc: A6 E1_H01W0000
arc: A7 E1_H02W0701
arc: B0 H00R0100
arc: B1 S1_V02N0101
arc: B2 V02S0301
arc: B3 S1_V02N0301
arc: B4 S1_V02N0701
arc: B5 V00B0100
arc: B6 V02N0501
arc: B7 S1_V02N0501
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: N1_V01N0101 F3
arc: S1_V02S0701 F5
arc: V01S0000 F4
arc: V01S0100 F6
arc: W1_H02W0201 F0
arc: W1_H02W0301 F1
arc: W1_H02W0701 F7
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R14C96:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02E0101
arc: H00R0000 S1_V02N0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0101
arc: V00T0000 W1_H02E0001
arc: V00T0100 E1_H02W0301
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0100
arc: A1 N1_V02S0701
arc: A2 V02N0501
arc: A3 V00T0000
arc: A4 H02E0701
arc: A5 V02S0101
arc: A6 H00R0000
arc: A7 V00T0100
arc: B0 V00B0000
arc: B1 S1_V02N0101
arc: B2 H00L0000
arc: B3 S1_V02N0301
arc: B4 V00B0100
arc: B5 V02S0501
arc: B6 V02N0701
arc: B7 S1_V02N0701
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: N1_V01N0001 F5
arc: N1_V01N0101 F0
arc: V01S0000 F6
arc: V01S0100 F7
arc: W1_H02W0101 F3
arc: W1_H02W0301 F1
arc: W1_H02W0401 F4
arc: W1_H02W0601 F4
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R14C97:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 V02S0201
arc: H00L0100 V02S0301
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 H06W0303
arc: V00B0000 S1_V02N0201
arc: V00T0000 S1_V02N0601
arc: V00T0100 H02E0301
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 V06S0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02S0501
arc: A1 H00L0000
arc: A2 H01E0001
arc: A3 H00L0100
arc: A4 H02E0501
arc: A5 V00T0100
arc: A6 N1_V01S0100
arc: A7 H00R0000
arc: B0 V00B0000
arc: B1 S1_V02N0301
arc: B2 V02N0101
arc: B3 S1_V02N0101
arc: B4 H01E0101
arc: B5 S1_V02N0701
arc: B6 V00T0000
arc: B7 V02N0701
arc: E1_H02E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F4
arc: N1_V01N0001 F1
arc: N1_V01N0101 F7
arc: V01S0000 F5
arc: V01S0100 F0
arc: W1_H02W0001 F2
arc: W1_H02W0301 F3
arc: W1_H02W0401 F6
arc: W3_H06W0103 F1
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R14C98:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02E0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 S1_V02N0201
arc: V00T0000 S1_V02N0401
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 E1_H02W0201
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0100
arc: A1 H02W0701
arc: A2 V00T0000
arc: A3 V00B0000
arc: A4 H02W0501
arc: A5 V00T0100
arc: A6 V02S0301
arc: A7 H02E0701
arc: B0 H02W0101
arc: B1 H00R0100
arc: B2 H00L0000
arc: B3 S1_V02N0301
arc: B4 H00R0000
arc: B5 N1_V02S0501
arc: B6 V02N0501
arc: B7 S1_V02N0701
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F1
arc: V01S0000 F0
arc: V01S0100 F6
arc: W1_H02W0201 F2
arc: W1_H02W0401 F6
arc: W1_H02W0501 F7
arc: W1_H02W0601 F4
arc: W1_H02W0701 F5
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R14C99:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 V02N0201
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 S1_V02N0001
arc: V00T0100 H02E0101
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02E0501
arc: A1 H02W0701
arc: A2 V02N0701
arc: A3 E1_H02W0501
arc: A4 V00T0100
arc: A5 V00B0000
arc: A6 W1_H02E0501
arc: A7 H00L0000
arc: B0 V02N0301
arc: B1 E1_H02W0101
arc: B2 V02N0101
arc: B3 S1_V02N0301
arc: B4 H00R0000
arc: B5 S1_V02N0501
arc: B6 H02E0301
arc: B7 S1_V02N0701
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F7
arc: N1_V01N0001 F4
arc: N1_V01N0101 F2
arc: S1_V02S0401 F4
arc: S1_V02S0701 F5
arc: V01S0000 F0
arc: V01S0100 F3
arc: W1_H02W0201 F2
arc: W3_H06W0003 F3
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C100:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 H02E0201
arc: H00R0000 V02S0401
arc: H00R0100 V02S0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 V01N0001
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 H02E0501
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 S1_V02N0201
arc: V00T0000 S1_V02N0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 V01N0101
arc: A0 H00L0000
arc: A1 W1_H02E0501
arc: B0 H00R0100
arc: B1 H02W0101
arc: B2 H00R0000
arc: B7 E1_H02W0301
arc: C7 V00T0000
arc: D7 V00B0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: N1_V01N0001 F1
arc: N1_V02N0001 F0
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000110000111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C101:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: V00B0100 E1_H02W0501
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V06N0203
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0203 V06S0203
arc: W3_H06W0303 N1_V01S0100
arc: A0 H02E0501
arc: A5 H02W0701
arc: A6 V02S0101
arc: B0 S1_V02N0101
arc: B3 Q3
arc: B5 V02S0501
arc: B6 E1_H02W0301
arc: B7 H02W0101
arc: C0 N1_V02S0601
arc: C2 N1_V01N0001
arc: C3 V02S0401
arc: C5 V00B0100
arc: C6 H02W0601
arc: C7 E1_H02W0601
arc: CE1 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D2 H02W0201
arc: D3 H00R0000
arc: D5 S1_V02N0601
arc: D6 N1_V02S0401
arc: D7 F2
arc: E1_H01E0001 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: LSR1 H02W0501
arc: M0 V00T0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q3
arc: S1_V02S0501 F5
arc: S3_V06S0303 F6
arc: V00T0000 F2
arc: V01S0100 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1110010000000000
word: SLICED.K0.INIT 0000111101001111
word: SLICED.K1.INIT 0000000000111111
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1100000011111111
word: SLICEA.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C102:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 V02N0001
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 V01N0001
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 H02E0401
arc: V00T0000 V02N0401
arc: V00T0100 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 V06S0003
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A1 V01N0101
arc: A3 V00B0000
arc: A5 H02E0701
arc: A6 H00R0000
arc: A7 H00L0000
arc: B1 H02E0101
arc: B3 S1_V02N0101
arc: B4 H00L0000
arc: B5 V02S0501
arc: B6 S1_V02N0701
arc: B7 H02E0301
arc: C1 H00R0100
arc: C3 E1_H02W0601
arc: C4 W1_H02E0401
arc: C5 V02S0201
arc: C6 V00B0100
arc: C7 V00T0100
arc: D1 S1_V02N0201
arc: D3 H02E0201
arc: D4 N1_V02S0601
arc: D5 V02N0401
arc: D6 H00L0100
arc: D7 V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: M2 V00T0000
arc: S3_V06S0103 F2
arc: S3_V06S0303 F5
arc: V00B0100 F7
arc: V01S0100 F4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1101100000000000
word: SLICED.K0.INIT 0101000101000000
word: SLICED.K1.INIT 1101100000000000
word: SLICEC.K0.INIT 1111001111000000
word: SLICEC.K1.INIT 1101100000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001010100000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1

.tile R15C103:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 H02W0101
arc: H00R0000 S1_V02N0601
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V06N0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 V06N0103
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 V06N0303
arc: A0 H02W0701
arc: A1 H02E0501
arc: A2 H02E0501
arc: A5 S1_V02N0101
arc: A7 S1_V02N0101
arc: B0 V00B0000
arc: B1 V02S0101
arc: B2 H02W0101
arc: B3 H02E0101
arc: B5 H01E0101
arc: B7 H01E0101
arc: C0 H00L0000
arc: C1 S1_V02N0401
arc: C2 N1_V01N0001
arc: C3 H00L0100
arc: C5 E1_H01E0101
arc: C7 E1_H01E0101
arc: D0 V01S0100
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 E1_H02W0201
arc: D5 E1_H02W0001
arc: D6 H02W0001
arc: D7 H02W0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 F2
arc: M4 V00B0100
arc: M6 H02W0401
arc: N3_V06N0203 F4
arc: S1_V02S0101 F1
arc: S3_V06S0203 F4
arc: S3_V06S0303 F6
arc: V01S0000 F3
arc: V01S0100 F1
word: SLICEA.K0.INIT 0000101100001111
word: SLICEA.K1.INIT 1101100000000000
word: SLICEB.K0.INIT 0100000000000000
word: SLICEB.K1.INIT 0011000000000000
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 0100010111111111
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 0100010111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R15C104:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W1_H02E0601
arc: H00L0100 N1_V02S0301
arc: H00R0000 E1_H02W0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 N1_V02S0201
arc: V00B0100 E1_H02W0501
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 S1_V02N0701
arc: A2 V00T0000
arc: B2 S1_V02N0101
arc: B5 H00L0000
arc: B7 N1_V02S0701
arc: C2 V02S0401
arc: C4 E1_H01E0101
arc: C5 H02W0601
arc: C7 H02W0401
arc: CE0 H02W0101
arc: CE2 H00R0000
arc: CLK1 G_HPBX0000
arc: D2 V00B0100
arc: D4 E1_H02W0201
arc: D5 V00B0000
arc: D7 H00L0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q5
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0100
arc: M2 N1_V01N0001
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F4
arc: N1_V02N0701 Q5
arc: S3_V06S0203 F4
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1100111100001111
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1100000011111111
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R15C105:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 V02N0001
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 V01N0001
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 H02W0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0203 V06S0203
arc: A1 E1_H01E0001
arc: A3 V02S0501
arc: B1 N1_V02S0101
arc: B2 V02S0301
arc: B3 H00R0000
arc: C1 V02N0401
arc: C2 H00L0100
arc: C3 S1_V02N0601
arc: CE2 H00R0100
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D1 V00B0100
arc: D2 W1_H02E0201
arc: D3 H02W0201
arc: E1_H01E0001 Q4
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 F3
arc: H01W0000 F1
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M4 V00B0000
arc: M6 N1_V01N0101
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V00B0000 Q6
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1100111100001111
word: SLICEB.K1.INIT 0001010100111111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1

.tile R15C106:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 V02N0001
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02N0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 S1_V02N0201
arc: V00B0100 E1_H02W0701
arc: V00T0100 H02E0301
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 V06S0103
arc: W3_H06W0303 E1_H01W0100
arc: A1 E1_H01E0001
arc: A4 H02E0501
arc: B0 H02W0301
arc: B1 V00T0000
arc: B4 V00B0100
arc: B5 V01S0000
arc: C0 N1_V02S0601
arc: C1 H00R0100
arc: C4 H02E0601
arc: C5 H02W0601
arc: CE1 H00L0000
arc: CE2 H00R0000
arc: CE3 V02S0601
arc: CLK1 G_HPBX0000
arc: D0 V01S0100
arc: D1 S1_V02N0201
arc: D4 V00B0000
arc: D5 N1_V02S0401
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F4
arc: H01W0100 Q5
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M2 V00T0100
arc: M6 H02W0401
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: V00T0000 Q2
arc: V01S0000 Q6
arc: V01S0100 F1
arc: W1_H02W0001 F0
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 1100000011111111
word: SLICEA.K0.INIT 0011111100000000
word: SLICEA.K1.INIT 0001010100111111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1

.tile R15C107:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 V06N0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0001
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02S0001
arc: V00B0100 H02E0701
arc: V00T0100 V02N0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 V06S0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 V06N0303
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H02E0101
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: H01W0100 Q6
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0100
arc: M2 V00T0100
arc: M4 V00B0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q4
arc: S3_V06S0003 Q0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R15C108:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W1_H02E0601
arc: H00L0100 V02S0301
arc: H00R0000 H02E0601
arc: H00R0100 H02E0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0301
arc: V00T0000 S1_V02N0601
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 E1_H02W0201
arc: A0 H00L0100
arc: B2 H02W0301
arc: B3 H00R0100
arc: B4 V00B0100
arc: B5 H00R0000
arc: B6 V00B0000
arc: B7 V00T0000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C109:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0001
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 H02E0501
arc: V00T0000 S1_V02N0401
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: B0 V00T0000
arc: B1 H02W0101
arc: B2 N1_V02S0101
arc: B3 H00L0000
arc: B4 W1_H02E0301
arc: B5 N1_V02S0501
arc: B6 E1_H02W0301
arc: B7 V00B0100
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C110:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02N0201
arc: H00R0100 S1_V02N0701
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 V02S0001
arc: V00B0100 H02W0501
arc: V00T0000 S1_V02N0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V06N0303
arc: B0 V00T0000
arc: B1 H00R0100
arc: B2 V02S0301
arc: B3 H02W0101
arc: B4 H00L0000
arc: B5 H02E0101
arc: B6 V00B0000
arc: B7 V00B0100
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C111:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02S0001
arc: H00R0000 E1_H02W0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 V01N0101
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02N0201
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02E0201
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02S0701
arc: W3_H06W0303 V06S0303
arc: B0 H02E0301
arc: B1 V00T0000
arc: B2 H00R0000
arc: B3 H00R0100
arc: B4 H00L0000
arc: B5 V00B0100
arc: B6 H02W0301
arc: B7 V00B0000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C112:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 E1_H02W0201
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02S0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02N0001
arc: V00T0000 H02W0201
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V02S0301
arc: B0 S1_V02N0301
arc: B1 V00T0000
arc: B2 H00L0000
arc: B3 H00R0100
arc: B4 H00R0000
arc: B5 V02N0701
arc: B6 H02E0301
arc: B7 V00B0000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C113:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 N1_V02S0001
arc: H00R0100 V02N0501
arc: H01W0100 W3_H06E0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V02S0601
arc: W3_H06W0003 E1_H02W0301
arc: B0 S1_V02N0101
arc: B1 S1_V02N0301
arc: B2 H00R0100
arc: B3 H00L0000
arc: B4 H02E0101
arc: B5 V02S0701
arc: B6 S1_V02N0701
arc: B7 H01E0101
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C114:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N3_V06S0303
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 W1_H02E0501
arc: V00T0000 V02N0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0103 N1_V01S0100
arc: B0 V00T0000
arc: B1 H00R0100
arc: B2 H00R0000
arc: B3 H02E0101
arc: B4 V00B0100
arc: B5 V01S0000
arc: B6 H02E0301
arc: B7 S1_V02N0701
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C115:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02E0401
arc: H00R0100 W1_H02E0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 E1_H02W0601
arc: V00B0100 E1_H02W0501
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 V02S0601
arc: W3_H06W0103 V06S0103
arc: B0 V02S0101
arc: B1 H00R0100
arc: B2 H02W0101
arc: B3 H00R0000
arc: B4 V00B0100
arc: B5 V02N0701
arc: B6 H02E0301
arc: B7 V00B0000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C116:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 N1_V02S0601
arc: H00R0100 S1_V02N0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N1_V02S0201
arc: V00B0000 V02S0201
arc: V00B0100 V02S0301
arc: V00T0000 W1_H02E0001
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 V06N0203
arc: W3_H06W0103 S3_V06N0103
arc: B0 E1_H02W0101
arc: B1 V00T0000
arc: B2 H00R0100
arc: B3 N1_V02S0301
arc: B4 V00B0100
arc: B5 H00R0000
arc: B6 V02N0701
arc: B7 V00B0000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C117:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0001
arc: H00R0000 E1_H02W0601
arc: H00R0100 E1_H02W0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02E0601
arc: V00B0100 H02W0501
arc: V00T0000 H02W0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0303 N3_V06S0303
arc: B0 V00T0000
arc: B1 H00R0100
arc: B2 S1_V02N0301
arc: B3 H00R0000
arc: B4 H00L0000
arc: B5 V00B0100
arc: B6 V00B0000
arc: B7 H02E0101
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C118:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V01N0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0103 W1_H02E0201
arc: H00L0000 V02S0001
arc: H00R0000 H02W0401
arc: H00R0100 H02E0701
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 H06E0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02S0201
arc: V00T0000 S1_V02N0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0303 E3_H06W0203
arc: B0 V00T0000
arc: B1 H00R0100
arc: B2 V02N0301
arc: B3 H00L0000
arc: B4 S1_V02N0701
arc: B5 H00R0000
arc: B6 V02N0501
arc: B7 V00B0000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C119:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 H01E0101
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 V02S0201
arc: H00R0100 H02W0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02W0501
arc: V00T0000 V02S0401
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 N1_V01S0100
arc: B0 V00B0000
arc: B1 V00T0000
arc: B2 H00L0000
arc: B3 H00R0100
arc: B4 W1_H02E0301
arc: B5 S1_V02N0501
arc: B6 V00B0100
arc: B7 E1_H02W0101
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C120:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 S1_V02N0001
arc: H00R0000 S1_V02N0401
arc: H00R0100 E1_H02W0701
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H01E0001
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 W1_H02E0401
arc: W1_H02W0101 V06N0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 E1_H02W0601
arc: B0 H00R0100
arc: B1 S1_V02N0101
arc: B2 H00R0000
arc: B3 H00L0000
arc: B4 H02E0301
arc: B5 E1_H02W0301
arc: B6 V00B0000
arc: B7 H02E0101
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C121:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N3_V06S0103
arc: H00L0000 V02S0001
arc: H00R0000 H02W0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 W3_H06E0103
arc: B0 E1_H02W0301
arc: B1 V00B0000
arc: B2 H02W0101
arc: B3 H00R0100
arc: B4 H00L0000
arc: B5 H00R0000
arc: B6 H02E0101
arc: B7 E1_H02W0101
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C122:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 W1_H02E0201
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 N1_V02S0601
arc: V00B0100 H02E0501
arc: V00T0000 H02E0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0303 N1_V01S0100
arc: B0 V00T0000
arc: B1 N1_V02S0301
arc: B2 V02S0101
arc: B3 H00L0000
arc: B4 E1_H02W0301
arc: B5 V00B0100
arc: B6 N1_V02S0501
arc: B7 H02E0101
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C123:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 S3_V06N0203
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02S0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 H02W0601
arc: V00B0000 H02W0601
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0003 N1_V01S0000
arc: B0 H02E0101
arc: B1 V02N0101
arc: B2 E1_H02W0301
arc: B3 H00R0000
arc: B4 H00L0000
arc: B5 H02E0301
arc: B6 V00B0000
arc: B7 H01E0101
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C124:PLC2
arc: H00R0000 H02E0401
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 S1_V02N0601
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00T0100 H02E0301
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 N3_V06S0303
arc: A1 E1_H01E0001
arc: A7 V00T0100
arc: B2 H02E0301
arc: B3 H00R0000
arc: B7 V01S0000
arc: C7 E1_H01E0101
arc: D7 V00B0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: V00B0000 F4
arc: V01S0000 F0
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0100101110110100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C80:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0601 E3_H06W0303

.tile R15C81:PLC2
arc: E1_H02E0501 V01N0101
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0601 H02E0601

.tile R15C82:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 V01N0101
arc: E3_H06E0103 W1_H02E0101
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 V01N0101

.tile R15C83:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V06N0003
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0401
arc: V00T0000 H02E0201
arc: V00T0100 H02E0101
arc: W1_H02W0501 E3_H06W0303
arc: A0 S1_V02N0501
arc: A2 H02E0701
arc: A3 H02E0501
arc: A4 V00T0000
arc: A5 V00B0000
arc: A6 H00L0000
arc: A7 V00T0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: E3_H06E0303 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F4
arc: N1_V01N0001 F5
arc: N1_V01N0101 F2
arc: V01S0100 F3
arc: W1_H02W0301 F3
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C84:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02E0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H01E0101
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0001
arc: V00B0000 V02S0201
arc: V00T0000 H02E0001
arc: A0 H00L0100
arc: A1 V02N0501
arc: A2 V02N0701
arc: A3 V00T0000
arc: A4 H02E0501
arc: A5 V00B0000
arc: A6 H00L0000
arc: A7 H00R0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E1_H02E0201 F2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F1
arc: N1_V01N0101 F2
arc: N1_V02N0701 F7
arc: S1_V02S0001 F0
arc: S1_V02S0501 F5
arc: V01S0000 F3
arc: W1_H02W0101 F3
arc: W1_H02W0601 F4
arc: W3_H06W0103 F1
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C85:PLC2
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 V06S0303
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 V02N0201
arc: H00R0000 H02E0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 V01N0001
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 H02W0401
arc: V00T0000 V02S0401
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 N1_V02S0101
arc: A0 H00L0000
arc: A1 H00R0000
arc: A2 V00T0000
arc: A3 S1_V02N0501
arc: A4 N1_V01S0100
arc: A5 V00T0100
arc: A6 S1_V02N0301
arc: A7 S1_V02N0101
arc: B2 H02E0101
arc: B3 H00R0100
arc: B4 N1_V02S0501
arc: B5 V02S0501
arc: B6 V00B0000
arc: B7 H02E0301
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0001 F0
arc: E1_H02E0101 F1
arc: E1_H02E0401 F4
arc: E1_H02E0601 F4
arc: E1_H02E0701 F5
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: N1_V01N0001 F6
arc: N1_V01N0101 F3
arc: S1_V02S0701 F5
arc: V01S0000 F1
arc: V01S0100 F0
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C86:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 V06N0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02E0201
arc: H00L0100 V02S0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 H06W0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 V02N0001
arc: V00B0100 H02E0501
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0100
arc: A1 H02W0701
arc: A2 V02N0701
arc: A3 S1_V02N0501
arc: A4 N1_V01S0100
arc: A5 V00T0100
arc: A6 V02S0101
arc: A7 H00L0000
arc: B0 N1_V02S0101
arc: B1 S1_V02N0101
arc: B2 H00R0000
arc: B3 H00R0100
arc: B4 H02E0301
arc: B5 V00B0100
arc: B6 V00T0000
arc: B7 V00B0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: E1_H02E0001 F2
arc: E1_H02E0101 F3
arc: E1_H02E0601 F6
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F5
arc: S3_V06S0003 F0
arc: S3_V06S0103 F1
arc: V01S0000 F1
arc: V01S0100 F6
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C87:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 H01E0101
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02N0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 E1_H01W0100
arc: V00B0000 V02S0201
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02N0701
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: A0 H02E0701
arc: A1 H00L0000
arc: A2 V02S0701
arc: A3 V02S0501
arc: A4 H02W0501
arc: A5 V02N0101
arc: A6 H00R0000
arc: A7 V00T0100
arc: B0 H02E0301
arc: B1 H00R0100
arc: B2 V02N0301
arc: B3 N1_V02S0101
arc: B4 N1_V02S0501
arc: B5 H02W0101
arc: B6 V00T0000
arc: B7 V00B0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F1
arc: E1_H02E0001 F0
arc: E1_H02E0701 F5
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F3
arc: N1_V01N0001 F0
arc: N1_V01N0101 F6
arc: S3_V06S0303 F5
arc: V01S0000 F6
arc: W3_H06W0103 F2
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C88:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 V02N0501
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 H02E0201
arc: H00R0000 W1_H02E0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H01E0101
arc: V00B0000 S1_V02N0201
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02N0401
arc: V00T0100 H02E0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 V06N0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A1 W1_H02E0501
arc: A2 H02E0501
arc: A3 V01N0101
arc: A4 V02N0301
arc: A5 V00B0000
arc: A6 V00T0100
arc: A7 H00R0000
arc: B0 H00R0100
arc: B1 H02E0301
arc: B2 V01N0001
arc: B3 V02N0101
arc: B4 V02S0701
arc: B5 N1_V02S0701
arc: B6 V00T0000
arc: B7 V00B0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: E1_H02E0101 F3
arc: E1_H02E0601 F6
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F3
arc: N1_V01N0001 F4
arc: N1_V01N0101 F5
arc: S3_V06S0203 F4
arc: S3_V06S0303 F5
arc: V01S0000 F1
arc: W1_H02W0401 F6
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C89:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00R0000 S1_V02N0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 E1_H01W0100
arc: V00B0000 W1_H02E0401
arc: V00T0000 H02E0001
arc: V00T0100 V02S0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 V06S0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 S1_V02N0701
arc: A1 V02N0501
arc: A2 V00T0000
arc: A3 V00B0000
arc: A4 N1_V02S0101
arc: A5 V02S0101
arc: A6 H00R0000
arc: A7 V00T0100
arc: B0 V02N0101
arc: B1 N1_V02S0301
arc: B2 V02N0301
arc: B3 S1_V02N0301
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: E1_H02E0001 F0
arc: E1_H02E0101 F3
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F2
arc: N1_V01N0101 F1
arc: S1_V02S0501 F5
arc: S3_V06S0203 F4
arc: V01S0000 F0
arc: V01S0100 F6
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C90:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02N0101
arc: H00R0000 N1_V02S0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 H02W0701
arc: V00B0000 N1_V02S0001
arc: V00T0000 V02S0601
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 V01N0101
arc: A1 W1_H02E0501
arc: A2 S1_V02N0701
arc: A3 H00L0100
arc: A4 V00B0000
arc: A5 V00T0000
arc: A6 H00R0000
arc: A7 H00L0000
arc: E1_H01E0001 F5
arc: E1_H01E0101 F1
arc: E1_H02E0001 F2
arc: E1_H02E0701 F7
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F3
arc: N1_V01N0001 F0
arc: N1_V01N0101 F6
arc: S1_V02S0601 F4
arc: S3_V06S0003 F0
arc: S3_V06S0303 F5
arc: V01S0000 F6
arc: V01S0100 F7
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C91:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02S0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 E1_H02W0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0101
arc: V00B0000 S1_V02N0001
arc: V00T0000 V02S0601
arc: V00T0100 E1_H02W0101
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00R0000
arc: A1 V02N0701
arc: A4 V00T0100
arc: B4 S1_V02N0501
arc: B5 H00L0000
arc: B6 N1_V01S0000
arc: B7 N1_V01S0000
arc: C4 V00B0100
arc: C5 N1_V02S0001
arc: C6 W1_H02E0601
arc: C7 V00T0000
arc: D4 H00L0100
arc: D5 V00B0000
arc: D6 H00R0100
arc: D7 H02W0001
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F5
arc: N1_V01N0101 F0
arc: N3_V06N0203 F7
arc: N3_V06N0303 F6
arc: S3_V06S0203 F4
arc: V00B0100 F5
word: SLICED.K0.INIT 1111001111000000
word: SLICED.K1.INIT 1111001111000000
word: SLICEC.K0.INIT 0011101101111111
word: SLICEC.K1.INIT 0011000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C92:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 H01E0101
arc: H00L0000 S1_V02N0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0401
arc: V00B0100 N1_V02S0101
arc: V00T0000 S1_V02N0401
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0000
arc: A2 H00L0100
arc: A3 V02S0701
arc: A4 W1_H02E0501
arc: A5 V00T0000
arc: A6 H02E0501
arc: A7 V00T0100
arc: B2 V02S0101
arc: B3 H00R0100
arc: B4 H00R0000
arc: B5 V00B0100
arc: B6 H02W0301
arc: B7 V00B0000
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: V01S0100 F7
arc: W1_H02W0201 F2
arc: W1_H02W0401 F4
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C93:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 W1_H02E0201
arc: H00L0100 H02E0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 H06W0203
arc: V00B0000 H02E0401
arc: V00B0100 V02S0101
arc: V00T0000 V02S0401
arc: V00T0100 S1_V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00R0000
arc: A1 W1_H02E0701
arc: A2 H00L0100
arc: A3 S1_V02N0701
arc: A4 V00B0000
arc: A5 V00T0100
arc: A6 S1_V02N0301
arc: A7 H00L0000
arc: B0 W1_H02E0301
arc: B1 V02S0301
arc: B2 H00R0100
arc: B3 N1_V02S0101
arc: B4 V02S0501
arc: B5 V02S0701
arc: B6 V00B0100
arc: B7 V00T0000
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F3
arc: N1_V01N0001 F0
arc: W1_H02W0201 F2
arc: W1_H02W0501 F5
arc: W1_H02W0701 F7
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C94:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 V06N0303
arc: H00L0000 H02W0201
arc: H00L0100 H02E0301
arc: H00R0000 H02E0601
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 V02S0201
arc: V00B0100 H02W0701
arc: V00T0000 H02E0001
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: A1 N1_V02S0501
arc: A2 V00T0000
arc: A3 V02S0701
arc: A4 H02E0701
arc: A5 S1_V02N0301
arc: A6 H00R0000
arc: A7 W1_H02E0501
arc: B0 V00B0000
arc: B1 V02S0301
arc: B2 S1_V02N0101
arc: B3 N1_V02S0301
arc: B4 H00L0000
arc: B5 V00B0100
arc: B6 H02W0101
arc: B7 V02S0501
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F1
arc: N1_V01N0001 F7
arc: N1_V01N0101 F5
arc: N1_V02N0201 F2
arc: N1_V02N0401 F4
arc: N1_V02N0601 F6
arc: W3_H06W0003 F0
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C95:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 H02W0001
arc: H00L0100 H02E0301
arc: H00R0000 V02S0401
arc: H01W0000 W3_H06E0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 V01N0101
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 V01N0101
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 H02W0401
arc: V00B0100 H02W0701
arc: V00T0000 H02E0201
arc: V00T0100 W1_H02E0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E1_H02W0501
arc: A0 H00L0100
arc: A1 N1_V02S0701
arc: A2 H01E0001
arc: A3 V00T0000
arc: A4 V00T0100
arc: A5 S1_V02N0301
arc: A6 H02E0501
arc: A7 W1_H02E0501
arc: B0 H02W0301
arc: B1 V02S0301
arc: B2 V02S0101
arc: B3 H02E0101
arc: B4 H00R0000
arc: B5 H00L0000
arc: B6 V00B0000
arc: B7 V00B0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F1
arc: N1_V01N0101 F7
arc: N1_V02N0001 F0
arc: N1_V02N0201 F2
arc: N1_V02N0301 F3
arc: N1_V02N0401 F4
arc: N1_V02N0601 F6
arc: N1_V02N0701 F5
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C96:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 H02E0001
arc: H00L0100 H02E0301
arc: H00R0000 H02W0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 V01N0001
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 N1_V02S0201
arc: V00T0000 V02S0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 V06S0203
arc: W3_H06W0303 N1_V01S0100
arc: A0 H01E0001
arc: A1 H00L0000
arc: A2 H00L0100
arc: A3 S1_V02N0701
arc: A4 H02E0501
arc: A5 S1_V02N0101
arc: A6 E1_H02W0501
arc: A7 W1_H02E0701
arc: B0 H02W0301
arc: B1 V00B0000
arc: B2 H02W0101
arc: B3 V02S0301
arc: B4 V02S0701
arc: B5 H00R0000
arc: B6 V00T0000
arc: B7 N1_V02S0701
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: N1_V01N0001 F1
arc: N1_V01N0101 F5
arc: N1_V02N0001 F2
arc: N1_V02N0201 F0
arc: N1_V02N0301 F3
arc: N1_V02N0401 F4
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C97:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 V02S0201
arc: H00L0100 W1_H02E0101
arc: H00R0000 V02S0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 W1_H02E0601
arc: V00T0000 H02W0201
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 N1_V01S0100
arc: A0 W1_H02E0701
arc: A1 H00L0100
arc: A2 V00B0000
arc: A3 V02N0501
arc: A4 N1_V01N0101
arc: A5 E1_H02W0501
arc: A6 H02E0501
arc: A7 H02E0701
arc: B0 V00T0000
arc: B1 V02S0101
arc: B2 H00L0000
arc: B3 V02S0301
arc: B4 H00R0000
arc: B5 V02S0701
arc: B6 H02W0101
arc: B7 V02S0501
arc: E1_H02E0001 F0
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F4
arc: N1_V01N0001 F3
arc: N1_V02N0001 F2
arc: N1_V02N0401 F6
arc: N1_V02N0501 F7
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C98:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 V02S0201
arc: H00L0100 H02E0101
arc: H00R0000 H02W0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 V01N0101
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 V02S0001
arc: V00B0100 H02W0701
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02W0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H01E0001
arc: A1 V02S0701
arc: A2 V00T0000
arc: A3 H00L0100
arc: A4 N1_V01N0101
arc: A5 V00T0100
arc: A6 H02E0501
arc: A7 H02E0701
arc: B0 W1_H02E0101
arc: B1 V02S0301
arc: B2 H00L0000
arc: B3 H02W0101
arc: B4 H00R0000
arc: B5 V00B0100
arc: B6 V00B0000
arc: B7 V02S0501
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: H01W0100 F6
arc: N1_V01N0001 F1
arc: N1_V02N0001 F2
arc: N1_V02N0301 F3
arc: N1_V02N0401 F4
arc: S3_V06S0003 F0
arc: W1_H02W0701 F7
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C99:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 V06N0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 E1_H02W0001
arc: H00L0100 H02E0301
arc: H00R0000 H02W0401
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 E1_H02W0401
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02W0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00R0000
arc: A1 H00L0100
arc: A2 H01E0001
arc: A3 V00B0000
arc: A4 H02W0501
arc: A5 V02S0301
arc: A6 S1_V02N0101
arc: A7 H02E0701
arc: B0 V00T0000
arc: B1 V02S0101
arc: B2 H00L0000
arc: B3 H02W0301
arc: B4 V00B0100
arc: B5 V02S0501
arc: B6 S1_V02N0501
arc: B7 H02W0101
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F3
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: N1_V02N0401 F6
arc: V01S0100 F1
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R16C100:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 V02N0001
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 W1_H02E0501
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 E3_H06W0303
arc: V00T0000 H02W0001
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 V01N0101
arc: W3_H06W0303 E1_H02W0501
arc: A0 H00L0000
arc: A1 V02S0501
arc: A2 S1_V02N0701
arc: A3 V00T0000
arc: A4 H02E0701
arc: A5 V02S0301
arc: A6 V02N0301
arc: A7 V00T0100
arc: E1_H01E0101 F2
arc: E1_H02E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: N1_V01N0001 F3
arc: N1_V01N0101 F5
arc: N1_V02N0101 F1
arc: N1_V02N0201 F0
arc: N1_V02N0301 F3
arc: N1_V02N0601 F6
arc: N1_V02N0701 F7
arc: V01S0000 F7
arc: V01S0100 F4
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R16C101:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02E0201
arc: H00R0000 E1_H02W0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 S1_V02N0001
arc: V00T0000 W1_H02E0001
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 N3_V06S0303
arc: A0 H00L0000
arc: A1 V02S0701
arc: A6 H00R0000
arc: B4 E1_H02W0101
arc: B6 V00B0100
arc: B7 E1_H02W0101
arc: C4 V00T0100
arc: C5 F4
arc: C6 F4
arc: C7 V00T0000
arc: D4 V00B0000
arc: D5 V02N0601
arc: D6 V02N0601
arc: D7 S1_V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F0
arc: N1_V02N0301 F1
arc: V00B0100 F7
word: SLICED.K0.INIT 1110010011111111
word: SLICED.K1.INIT 0000110000111111
word: SLICEC.K0.INIT 0000110000111111
word: SLICEC.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R16C102:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W1_H02E0601
arc: H00L0100 H02E0301
arc: H00R0000 H02E0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02N0001
arc: V00T0000 E1_H02W0001
arc: V00T0100 N1_V02S0701
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 N3_V06S0303
arc: A3 V02S0501
arc: A4 V02N0101
arc: B2 H01W0100
arc: B3 H00R0000
arc: B4 V00B0100
arc: B5 V01S0000
arc: B6 V01S0000
arc: C2 N1_V02S0401
arc: C3 H00R0100
arc: C4 V02N0201
arc: C5 V00T0000
arc: C6 V00T0100
arc: C7 F6
arc: CE0 V02S0201
arc: CLK1 G_HPBX0000
arc: D2 E1_H02W0001
arc: D3 V02N0201
arc: D4 H01W0000
arc: D5 H00L0100
arc: D6 N1_V02S0601
arc: D7 S1_V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q0
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 Q0
arc: LSR0 E1_H02W0501
arc: M0 V00B0000
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: S1_V02S0001 Q0
arc: S3_V06S0103 F2
arc: V00B0100 F5
arc: V01S0000 Q0
arc: V01S0100 F3
arc: W1_H02W0001 Q0
arc: W1_H02W0601 F4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000110000111111
word: SLICEB.K1.INIT 1101100000000000
word: SLICEC.K0.INIT 1110111101001111
word: SLICEC.K1.INIT 0000110000111111
word: SLICED.K0.INIT 0000110000111111
word: SLICED.K1.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R16C103:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W1_H02E0001
arc: H00L0000 V02N0001
arc: H00L0100 V02N0101
arc: H00R0000 H02E0401
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02N0001
arc: V00B0100 V02S0101
arc: V00T0100 W1_H02E0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0203 N3_V06S0203
arc: A6 V00T0100
arc: A7 V00T0100
arc: B5 H00L0000
arc: B6 N1_V02S0501
arc: B7 N1_V02S0701
arc: C0 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C5 F6
arc: C6 E1_H02W0601
arc: C7 W1_H02E0601
arc: D0 N1_V01S0000
arc: D2 V02S0001
arc: D3 V00B0100
arc: D4 N1_V02S0601
arc: D5 H00R0100
arc: D6 V02N0601
arc: D7 V02N0601
arc: E1_H01E0101 F7
arc: E3_H06E0103 F1
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M4 H02E0401
arc: V01S0000 F6
word: SLICED.K0.INIT 1110010000000000
word: SLICED.K1.INIT 1101100000000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 0000110000111111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.A1MUX 1

.tile R16C104:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02E0101
arc: H00R0000 H02E0401
arc: H00R0100 E1_H02W0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0001
arc: V00T0000 V02S0401
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 V02N0501
arc: W3_H06W0103 N3_V06S0103
arc: A5 N1_V02S0301
arc: A7 H02E0701
arc: B5 H00L0000
arc: B7 V00B0000
arc: C0 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C5 V02S0201
arc: C7 H02W0401
arc: D0 H02W0201
arc: D2 H00R0000
arc: D3 H01E0101
arc: D5 V01N0001
arc: D7 H00R0100
arc: E1_H01E0101 F6
arc: E1_H02E0301 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F6
arc: M0 H02E0601
arc: M1 H00L0100
arc: M2 H02E0601
arc: M4 V00T0000
arc: M6 E1_H02W0401
arc: N3_V06N0203 F4
arc: V01S0000 F1
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1110110010100000
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1110110010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1

.tile R16C105:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 N1_V02S0601
arc: V00T0000 W1_H02E0001
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 V06S0003
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 N3_V06S0203
arc: A4 W1_H02E0501
arc: A5 W1_H02E0501
arc: B4 E1_H02W0301
arc: B5 H02W0101
arc: B7 V00T0000
arc: C0 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 S1_V02N0001
arc: C5 V02S0001
arc: C7 F4
arc: D0 H00R0000
arc: D2 W1_H02E0201
arc: D3 V02S0201
arc: D4 V02N0401
arc: D5 V02N0401
arc: D6 H02E0201
arc: D7 V02S0601
arc: E1_H01E0001 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F4
arc: H01W0000 F6
arc: M0 V00T0100
arc: M1 W1_H02E0001
arc: M2 V00T0100
arc: M6 V00T0100
arc: N1_V01N0001 F5
arc: S1_V02S0601 F6
arc: V01S0100 F1
word: SLICEC.K0.INIT 1101100000000000
word: SLICEC.K1.INIT 1101100000000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 0000001111001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1

.tile R16C106:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 N1_V02S0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02S0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 V02N0201
arc: V00B0100 H02E0701
arc: V00T0000 H02W0201
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0501 E1_H02W0401
arc: A0 V02N0501
arc: A3 H02W0701
arc: A4 H02E0501
arc: A7 H02E0501
arc: B0 H02E0301
arc: B1 H02W0101
arc: B2 H02E0301
arc: B3 V02S0101
arc: B4 H00L0000
arc: B5 H00R0000
arc: B6 H02E0301
arc: B7 V00T0000
arc: C0 W1_H02E0601
arc: C1 H00L0100
arc: C2 N1_V01N0001
arc: C3 H00L0100
arc: C4 S1_V02N0201
arc: C5 V00B0100
arc: C6 E1_H01E0101
arc: C7 S1_V02N0201
arc: CE2 V02N0601
arc: CLK1 G_HPBX0000
arc: D0 H02W0001
arc: D1 V02S0001
arc: D2 V00T0100
arc: D3 V02N0201
arc: D4 V00B0000
arc: D5 H00R0100
arc: D6 E1_H02W0201
arc: D7 V00B0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q5
arc: LSR1 H02W0501
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F3
arc: N3_V06N0003 F0
arc: N3_V06N0303 Q5
arc: W1_H02W0401 F4
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0000010011111111
word: SLICEA.K1.INIT 0000000000111111
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 1100000011111111
word: SLICED.K0.INIT 1100111100001111
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1100111100001111
word: SLICEB.K1.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1

.tile R16C107:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0601
arc: H00L0100 V02N0101
arc: H00R0000 V02N0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06W0203
arc: V00B0100 H02E0701
arc: V00T0000 N1_V02S0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V02N0501
arc: A0 E1_H01E0001
arc: A6 H02E0501
arc: B0 H02W0101
arc: B1 V00B0000
arc: B6 V00T0000
arc: B7 V01S0000
arc: C0 H00L0100
arc: C1 V02N0601
arc: C6 V00B0100
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 H02E0201
arc: D1 V02S0001
arc: D6 H02E0201
arc: D7 V02S0601
arc: E1_H01E0001 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M2 V00T0100
arc: M4 E1_H02W0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q7
arc: S1_V02S0201 F0
arc: S1_V02S0301 Q1
arc: V00B0000 Q4
arc: V01S0000 Q2
arc: W1_H02W0401 F6
arc: W1_H02W0701 Q7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 1100000011111111
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 1100000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R16C108:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 W1_H02E0001
arc: H00L0100 V02N0101
arc: H00R0000 H02W0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: V00B0100 H02E0701
arc: V00T0000 V02S0601
arc: V00T0100 H02W0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0303 N1_V01S0100
arc: A4 N1_V01N0101
arc: B4 N1_V01S0000
arc: B5 H00R0000
arc: C4 V02N0001
arc: C5 S1_V02N0201
arc: CE0 H00L0000
arc: CE1 V02N0201
arc: CE2 H00L0100
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: D4 E1_H02W0201
arc: D5 H02W0201
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: M2 V00B0100
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q5
arc: N3_V06N0303 Q5
arc: S1_V02S0001 Q0
arc: S3_V06S0203 F4
arc: V01S0100 Q2
arc: W1_H02W0601 Q6
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0000110011111100
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R16C109:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 V02N0001
arc: H00L0100 V02S0301
arc: H00R0100 V02N0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02E0501
arc: V00T0000 H02E0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0103 V06S0103
arc: A4 N1_V01N0101
arc: B4 H02E0101
arc: B5 V02S0501
arc: C4 V00T0000
arc: C5 S1_V02N0201
arc: CE0 H00L0000
arc: CE1 H00R0100
arc: CE2 H00L0100
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: D4 H02W0201
arc: D5 W1_H02E0001
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 H02E0601
arc: M2 V00B0000
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q5
arc: N1_V02N0701 Q5
arc: S1_V02S0201 Q0
arc: V00B0000 Q6
arc: V01S0000 F4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0000110011111100
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R16C10:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: W3_H06W0003 E3_H06W0303

.tile R16C110:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0001
arc: H00L0100 V02S0101
arc: H00R0100 V02N0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 H06W0303
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0501 V01N0101
arc: S3_V06S0003 E1_H01W0000
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0301
arc: V00T0000 V02N0401
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W3_H06W0003 N1_V01S0000
arc: A0 E1_H01E0001
arc: A3 H00L0100
arc: A4 N1_V01N0101
arc: B0 S1_V02N0101
arc: B1 V00T0000
arc: B3 H02E0101
arc: B4 S1_V02N0501
arc: B5 H02W0101
arc: B7 W1_H02E0301
arc: C0 H00R0100
arc: C1 S1_V02N0401
arc: C3 V02S0401
arc: C4 S1_V02N0001
arc: C5 S1_V02N0201
arc: C7 E1_H02W0601
arc: CE0 H00L0000
arc: CE2 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 V02N0201
arc: D1 E1_H02W0001
arc: D3 W1_H02E0201
arc: D4 S1_V02N0601
arc: D5 V02S0601
arc: D6 H02W0201
arc: D7 N1_V02S0401
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q1
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q5
arc: S1_V02S0001 F0
arc: W3_H06W0203 F4
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0000110011111100
word: SLICEA.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0000110011111100
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1111001100000011
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1

.tile R16C111:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0001
arc: H00R0000 S1_V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02S0301
arc: V00T0000 E1_H02W0201
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 H01E0101
arc: A1 V01N0101
arc: A3 V00T0000
arc: A6 F7
arc: A7 H02E0701
arc: B1 V00B0000
arc: B3 H02W0301
arc: B4 V01S0000
arc: B5 N1_V02S0501
arc: B6 F3
arc: B7 V00B0100
arc: C1 H00R0100
arc: C3 H02W0401
arc: C4 V02S0201
arc: C5 H02E0401
arc: C6 E1_H01E0101
arc: C7 V02S0001
arc: CE2 H00L0000
arc: CLK1 G_HPBX0000
arc: D1 H00R0000
arc: D3 W1_H02E0001
arc: D4 N1_V02S0401
arc: D5 S1_V02N0401
arc: D6 V02S0401
arc: D7 H02E0001
arc: E1_H01E0101 F1
arc: E1_H02E0601 F6
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: LSR0 W1_H02E0301
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q5
arc: N3_V06N0303 Q5
arc: V01S0000 Q5
arc: V01S0100 F4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0011001100001111
word: SLICEC.K1.INIT 1111000011001100
word: SLICED.K0.INIT 1000000000000000
word: SLICED.K1.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R16C112:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V06S0303
arc: H00L0000 V02S0001
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0101
arc: V00B0000 V02S0201
arc: V00B0100 H02E0501
arc: V00T0000 H02E0001
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 V06N0203
arc: A0 H00L0100
arc: B0 V00T0000
arc: B1 H00R0100
arc: B3 H02W0301
arc: B4 V02N0501
arc: B5 V02N0701
arc: B7 W1_H02E0301
arc: C0 S1_V02N0601
arc: C1 S1_V02N0401
arc: C3 V02N0401
arc: C4 S1_V02N0001
arc: C5 N1_V02S0201
arc: C7 S1_V02N0201
arc: CE0 H00L0000
arc: CE2 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 V02N0201
arc: D1 F2
arc: D2 V00T0100
arc: D3 V00B0100
arc: D4 V02S0401
arc: D5 H02W0001
arc: D6 H02E0201
arc: D7 H01W0000
arc: E1_H01E0001 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 Q1
arc: H01W0000 F4
arc: H01W0100 Q5
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M2 V00B0000
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q1
arc: N3_V06N0303 Q5
arc: S3_V06S0303 Q5
arc: V01S0000 F6
arc: V01S0100 Q5
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0000110011111100
word: SLICEC.K0.INIT 0011001100001111
word: SLICEC.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111001100000011
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1111001100000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1

.tile R16C113:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 H01E0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 H01E0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02E0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02E0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02S0401
arc: B1 V02S0101
arc: B2 H01W0100
arc: B3 W1_H02E0101
arc: B4 V02S0701
arc: B5 H02E0101
arc: B7 H02W0101
arc: C1 V02N0401
arc: C2 H00L0100
arc: C3 S1_V02N0401
arc: C4 E1_H02W0401
arc: C5 W1_H02E0401
arc: C7 V00T0000
arc: CE1 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CLK1 G_HPBX0000
arc: D0 V02N0001
arc: D1 F2
arc: D2 H00R0000
arc: D3 S1_V02N0001
arc: D4 H00R0100
arc: D5 E1_H02W0001
arc: D6 V02N0601
arc: D7 H01W0000
arc: E1_H01E0001 Q3
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F4
arc: H01W0100 Q3
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M6 V00B0100
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q5
arc: N3_V06N0003 Q3
arc: S3_V06S0003 Q3
arc: S3_V06S0303 Q5
arc: W3_H06W0003 F0
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 0011001100001111
word: SLICEB.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0011001100001111
word: SLICEC.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1111001100000011
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 1111001100000011
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.A1MUX 1

.tile R16C114:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 N1_V02S0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0401 H02E0401
arc: V00B0100 W1_H02E0701
arc: V00T0000 E1_H02W0201
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 N3_V06S0003
arc: A1 V02S0701
arc: A4 F5
arc: A5 N1_V01N0101
arc: A7 V02N0301
arc: B1 V02N0101
arc: B2 H01W0100
arc: B3 H00R0000
arc: B4 F1
arc: B5 H02W0101
arc: B7 V00B0100
arc: C1 N1_V02S0601
arc: C2 H00L0100
arc: C3 V02N0601
arc: C4 E1_H01E0101
arc: C5 H02W0601
arc: C7 V00T0000
arc: CE1 S1_V02N0201
arc: CLK1 G_HPBX0000
arc: D1 V00T0100
arc: D2 V02N0201
arc: D3 H02W0001
arc: D4 E1_H02W0001
arc: D5 V02S0401
arc: D7 H00R0100
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F7
arc: E3_H06E0003 Q3
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: LSR0 E1_H02W0501
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: N1_V02N0301 Q3
arc: S1_V02S0201 F2
arc: S3_V06S0003 Q3
arc: V01S0100 F4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0011001100001111
word: SLICEB.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 0000000000000001
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R16C115:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 V02N0201
arc: H00R0000 V02S0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 H02E0601
arc: V00B0100 E1_H02W0501
arc: V00T0100 E1_H02W0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: A6 V00T0100
arc: B6 V00B0000
arc: C6 V02S0001
arc: D6 H02E0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H00L0000
arc: M6 V00B0100
arc: V01S0100 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000001
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R16C116:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 H01E0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0000 S1_V02N0001
arc: H00L0100 V02N0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 N1_V02S0501
arc: V00B0000 V02N0001
arc: V00B0100 H02E0701
arc: V00T0000 E1_H02W0001
arc: V00T0100 V02N0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 N1_V01S0000
arc: A3 H00L0100
arc: A5 V00T0000
arc: B1 S1_V02N0101
arc: B2 S1_V02N0301
arc: B3 V02S0301
arc: B4 H00R0000
arc: B5 E1_H02W0101
arc: B7 V00B0000
arc: C1 N1_V02S0601
arc: C2 H00R0100
arc: C3 S1_V02N0401
arc: C4 H02W0601
arc: C5 N1_V02S0201
arc: C7 V00B0100
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 S1_V02N0201
arc: D4 H02W0001
arc: D5 S1_V02N0601
arc: D7 H02W0001
arc: E1_H01E0001 Q4
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q7
arc: S1_V02S0101 F3
arc: S1_V02S0701 F5
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q4
arc: V01S0000 Q7
arc: V01S0100 Q2
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 0000000000000001
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1

.tile R16C117:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 E1_H02W0001
arc: H00L0100 N1_V02S0101
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 E1_H01W0100
arc: V00B0000 V02N0001
arc: V00B0100 W1_H02E0501
arc: V00T0100 H02W0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02S0601
arc: A1 W1_H02E0501
arc: B0 V02S0301
arc: B1 V02S0101
arc: B3 H02W0101
arc: B5 V00B0100
arc: B7 V02N0501
arc: C0 H00L0100
arc: C1 H02W0601
arc: C3 S1_V02N0401
arc: C5 V00T0100
arc: C7 V02N0201
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 V02N0001
arc: D1 H02E0001
arc: D3 V02N0001
arc: D5 V00B0000
arc: D7 V00B0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: N1_V02N0101 Q3
arc: N3_V06N0003 Q0
arc: N3_V06N0203 Q7
arc: S1_V02S0101 Q3
arc: S3_V06S0003 Q0
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q5
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 0000000000000001
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1

.tile R16C118:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 V02S0201
arc: H00L0100 S1_V02N0301
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 H02E0601
arc: V00B0100 N1_V02S0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 N3_V06S0303
arc: A5 V02N0101
arc: A7 W1_H02E0501
arc: B1 H00R0100
arc: B3 W1_H02E0101
arc: B5 H00L0000
arc: B6 H02E0301
arc: B7 H02E0301
arc: C1 S1_V02N0401
arc: C3 V02S0401
arc: C5 S1_V02N0001
arc: C6 E1_H02W0601
arc: C7 N1_V02S0001
arc: CE1 H00L0100
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: D0 V02S0001
arc: D1 V02N0001
arc: D3 H02E0001
arc: D5 H02E0201
arc: D6 H02E0001
arc: D7 V00B0000
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0100
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q3
arc: S3_V06S0003 Q3
arc: S3_V06S0303 Q6
arc: W1_H02W0501 F5
arc: W3_H06W0003 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111000011001100
word: SLICED.K0.INIT 1111000011001100
word: SLICED.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 1111001100000011
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.A1MUX 1

.tile R16C119:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 V02S0601
arc: H00L0000 S1_V02N0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02E0601
arc: H00R0100 H02E0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0401 H02W0401
arc: V00B0000 H02E0401
arc: V00B0100 S1_V02N0101
arc: V00T0100 V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0701 S3_V06N0203
arc: A5 W1_H02E0701
arc: B1 V00B0000
arc: B3 E1_H02W0301
arc: B4 V02S0701
arc: B5 H00R0000
arc: B7 H02E0301
arc: C1 V02S0401
arc: C3 H00L0100
arc: C4 W1_H02E0401
arc: C5 V00T0100
arc: C7 V02S0201
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D1 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 E1_H02W0001
arc: D5 H00R0100
arc: D7 E1_H02W0001
arc: E3_H06E0203 Q4
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q3
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q7
arc: V01S0000 Q7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1

.tile R16C120:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 H02E0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0601
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0701 H06E0203
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 V02N0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 H01E0001
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 V06S0303
arc: W3_H06W0203 E1_H01W0000
arc: B1 V00B0000
arc: B3 H02E0301
arc: B5 H00R0000
arc: B7 V00T0000
arc: C1 H00L0100
arc: C3 V02S0401
arc: C5 V00T0100
arc: C7 V02S0001
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D1 V00B0100
arc: D3 V00B0100
arc: D5 H02W0001
arc: D7 H02W0001
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N3_V06N0103 Q1
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q5
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111000011001100
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1

.tile R16C121:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0701 N1_V02S0701
arc: H00L0100 S1_V02N0301
arc: H00R0100 N1_V02S0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 H06E0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 W1_H02E0601
arc: V00T0000 H02W0201
arc: V00T0100 H02E0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 E1_H01W0100
arc: A7 V00T0100
arc: B1 V02N0101
arc: B3 H02W0101
arc: B5 E1_H02W0101
arc: B6 V00B0000
arc: B7 H02E0301
arc: C1 H00R0100
arc: C3 H02W0601
arc: C5 N1_V02S0201
arc: C6 V00T0000
arc: C7 W1_H02E0601
arc: CE0 H00L0100
arc: CE1 V02N0201
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: D1 V02N0001
arc: D3 V02N0001
arc: D5 V02N0401
arc: D6 V02N0401
arc: D7 N1_V02S0401
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q6
arc: N3_V06N0103 Q1
arc: N3_V06N0303 Q5
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
arc: S3_V06S0303 Q6
arc: V01S0100 Q5
arc: W1_H02W0701 F7
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111000011001100
word: SLICED.K0.INIT 1111000011001100
word: SLICED.K1.INIT 0000000000000001
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1

.tile R16C122:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 S1_V02N0201
arc: H00R0100 H02E0701
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0001 W1_H02E0001
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: V00T0000 W1_H02E0201
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02S0601
arc: A3 V00B0000
arc: B1 H00R0100
arc: B2 V02S0301
arc: B3 V02S0301
arc: B5 H02E0101
arc: B7 N1_V02S0501
arc: C1 V02S0401
arc: C2 H02W0601
arc: C3 H02W0401
arc: C5 V00B0100
arc: C7 V00T0100
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D1 S1_V02N0001
arc: D2 H02E0001
arc: D3 H02W0001
arc: D5 W1_H02E0001
arc: D7 W1_H02E0001
arc: E1_H02E0201 Q2
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N3_V06N0303 Q5
arc: S3_V06S0103 Q2
arc: S3_V06S0303 Q5
arc: V01S0000 Q7
arc: V01S0100 Q1
arc: W3_H06W0003 F3
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 0000000000000001
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1

.tile R16C123:PLC2
arc: H00L0100 V02N0101
arc: H00R0000 V02S0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H06E0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 H01E0101
arc: V00B0000 V02N0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0203 V06S0203
arc: B1 V02S0301
arc: B3 H00R0000
arc: B5 H02E0301
arc: B7 H02E0101
arc: C1 N1_V02S0401
arc: C3 V02S0401
arc: C5 V02S0201
arc: C7 V00T0100
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D1 V02N0201
arc: D3 V02N0201
arc: D5 V00B0000
arc: D7 H00L0100
arc: E1_H02E0101 Q3
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0701 Q5
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q7
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q5
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111000011001100
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1

.tile R16C124:PLC2
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0003 N3_V06S0303
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 V02N0401

.tile R16C16:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: W3_H06W0303 E3_H06W0303

.tile R16C22:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: W3_H06W0303 E3_H06W0203

.tile R16C28:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 F7
arc: F7 F7_SLICE
arc: N3_V06N0203 F7
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R16C34:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R16C40:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203

.tile R16C46:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203

.tile R16C4:PLC2
arc: E3_H06E0103 S3_V06N0103
arc: N3_V06N0103 S3_V06N0103
arc: W3_H06W0103 E3_H06W0003

.tile R16C52:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003

.tile R16C58:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103

.tile R16C64:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203

.tile R16C70:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203

.tile R16C76:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R16C79:PLC2
arc: E3_H06E0203 N3_V06S0203

.tile R16C80:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E3_H06E0103 N3_V06S0103
arc: N1_V01N0101 N3_V06S0203
arc: S1_V02S0101 H02W0101

.tile R16C81:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0401 E3_H06W0203
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 N3_V06S0003
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N3_V06S0103

.tile R16C82:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0101 N3_V06S0103

.tile R16C83:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 S1_V02N0401
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 H02E0401
arc: V00T0000 S1_V02N0601
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: CE0 H00R0000
arc: CLK1 G_HPBX0000
arc: E3_H06E0003 Q0
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R16C84:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0203 N1_V01S0000
arc: H00L0100 E1_H02W0101
arc: H00R0000 V02S0401
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00T0000 H02W0201
arc: A0 W1_H02E0501
arc: A2 W1_H02E0701
arc: A3 H00L0100
arc: A4 V00T0000
arc: A5 V00B0000
arc: A6 E1_H01W0000
arc: A7 H00R0000
arc: E1_H01E0001 F4
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: E3_H06E0303 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F7
arc: N3_V06N0303 F5
arc: V01S0000 F5
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R16C85:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 H01E0001
arc: H00L0000 V02N0201
arc: H00R0000 H02E0601
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 V02S0201
arc: V00T0100 N1_V02S0701
arc: W1_H02W0201 N1_V02S0201
arc: A0 H00R0000
arc: A1 S1_V02N0501
arc: A2 V00B0000
arc: A3 H02W0701
arc: A4 N1_V01N0101
arc: A5 E1_H02W0501
arc: A6 V00T0100
arc: A7 H00L0000
arc: E1_H01E0001 F0
arc: E3_H06E0103 F1
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F7
arc: N1_V02N0701 F7
arc: N3_V06N0003 F3
arc: N3_V06N0303 F5
arc: V01S0000 F2
arc: V01S0100 F5
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R16C86:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V06S0203
arc: H00L0000 S1_V02N0201
arc: H00L0100 H02W0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 E1_H02W0401
arc: V00B0100 H02W0701
arc: V00T0100 W1_H02E0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0303 N3_V06S0303
arc: A0 H00L0100
arc: A1 N1_V02S0501
arc: A2 W1_H02E0701
arc: A3 V00B0000
arc: A4 S1_V02N0101
arc: A5 V00T0100
arc: A6 V02N0301
arc: A7 S1_V02N0301
arc: B2 H00R0000
arc: B3 H00R0100
arc: B4 H00L0000
arc: B5 H02E0101
arc: B6 H02W0301
arc: B7 V00B0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F1
arc: E1_H02E0001 F0
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: N1_V01N0001 F6
arc: N3_V06N0003 F0
arc: V01S0000 F4
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R16C87:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 E1_H02W0001
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02W0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 H01E0001
arc: V00B0000 H02E0401
arc: V00B0100 H02E0701
arc: V00T0000 H02W0001
arc: V00T0100 H02W0301
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00R0000
arc: A1 H00L0000
arc: A2 V02N0701
arc: A3 S1_V02N0701
arc: A4 E1_H02W0501
arc: A5 H02W0701
arc: A6 V02N0101
arc: A7 V00T0100
arc: B0 V01N0001
arc: B1 V00B0000
arc: B2 H00R0100
arc: B3 V02S0301
arc: B4 V00B0100
arc: B5 H02W0101
arc: B6 V00T0000
arc: B7 W1_H02E0301
arc: E1_H01E0101 F1
arc: E1_H02E0501 F7
arc: E3_H06E0003 F3
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V02N0001 F0
arc: N1_V02N0401 F4
arc: N3_V06N0103 F1
arc: N3_V06N0303 F5
arc: S3_V06S0303 F5
arc: V01S0100 F2
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R16C88:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 H01E0101
arc: H00L0000 V02S0201
arc: H00R0000 V02S0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 E1_H02W0401
arc: V00T0000 E1_H02W0001
arc: V00T0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 V01N0001
arc: W3_H06W0203 E1_H01W0000
arc: A0 V02N0701
arc: A1 E1_H02W0701
arc: A2 V00B0000
arc: A3 H02E0701
arc: A4 V00T0100
arc: A5 W1_H02E0501
arc: A6 V02N0101
arc: A7 V02N0301
arc: B0 V02S0101
arc: B1 V00T0000
arc: B2 H00L0000
arc: B3 H00R0000
arc: B4 W1_H02E0301
arc: B5 V02S0501
arc: B6 H02W0301
arc: B7 W1_H02E0101
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V02N0001 F2
arc: N1_V02N0601 F4
arc: N3_V06N0103 F1
arc: V01S0000 F5
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R16C89:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 H01E0001
arc: H00L0000 V02N0201
arc: H00L0100 E1_H02W0101
arc: H00R0000 V02N0401
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02W0501
arc: V00T0000 E1_H02W0201
arc: V00T0100 W1_H02E0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 N3_V06S0003
arc: A0 H00L0100
arc: A1 E1_H02W0501
arc: A2 V02N0501
arc: A3 V00T0000
arc: A4 V02N0101
arc: A5 S1_V02N0101
arc: A6 E1_H02W0701
arc: A7 V00T0100
arc: B0 V02S0101
arc: B1 W1_H02E0101
arc: B2 H00R0000
arc: B3 H02W0101
arc: B4 H00L0000
arc: B5 V02S0701
arc: B6 H02E0301
arc: B7 V00B0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: E1_H02E0101 F3
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S3_V06S0203 F7
arc: V01S0000 F0
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R16C90:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02N0401
arc: H00R0100 N1_V02S0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 H01E0001
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00T0100 H02W0301
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V01N0101
arc: W3_H06W0303 N3_V06S0303
arc: A0 S1_V02N0501
arc: A1 V02N0501
arc: A2 H00L0100
arc: A3 E1_H02W0501
arc: A4 V00T0100
arc: A5 V00B0000
arc: A6 V02N0101
arc: A7 H00R0000
arc: B0 E1_H02W0101
arc: B1 S1_V02N0101
arc: B2 H00R0100
arc: B3 H01W0100
arc: E1_H01E0101 F4
arc: E1_H02E0301 F3
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F7
arc: N1_V02N0001 F0
arc: N3_V06N0203 F4
arc: S1_V02S0101 F1
arc: V01S0000 F6
arc: V01S0100 F2
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R16C91:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0103 W1_H02E0101
arc: H00R0000 H02E0601
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0203 N3_V06S0203
arc: A0 H00R0000
arc: A1 H02E0701
arc: A2 N1_V02S0501
arc: A3 S1_V02N0701
arc: A4 V00T0000
arc: A5 E1_H02W0501
arc: A6 N1_V01N0101
arc: A7 H02W0701
arc: E1_H01E0001 F1
arc: E1_H01E0101 F2
arc: E3_H06E0003 F3
arc: E3_H06E0203 F7
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F6
arc: S3_V06S0003 F0
arc: V01S0100 F4
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R16C92:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 H01E0101
arc: H00L0000 E1_H02W0201
arc: H00L0100 V02N0101
arc: H00R0000 H02W0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 W1_H02E0401
arc: V00T0000 H02W0201
arc: V00T0100 V02N0701
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 N1_V01S0100
arc: A0 H00R0000
arc: A1 H00L0000
arc: A5 V00B0000
arc: A6 H02E0701
arc: B5 E1_H02W0301
arc: B6 V02S0501
arc: B7 V00B0100
arc: C5 V02N0201
arc: C6 V00T0000
arc: C7 V00T0100
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: D5 H02E0201
arc: D6 V02S0401
arc: D7 S1_V02N0601
arc: E1_H01E0101 F6
arc: E1_H02E0001 F0
arc: E1_H02E0101 F1
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q7
arc: LSR1 W1_H02E0501
arc: M4 E1_H01E0101
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR1
arc: N3_V06N0203 F4
arc: V00B0100 Q7
arc: V01S0000 F4
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 1100000011111111
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1110110010100000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R16C93:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 E1_H02W0201
arc: H00L0100 H02W0101
arc: H00R0000 H02E0401
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00R0000
arc: A2 H00L0100
arc: A3 V01N0101
arc: A4 N1_V01S0100
arc: A5 V00B0000
arc: A6 H00L0000
arc: A7 H02W0501
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F4
arc: N1_V01N0101 F5
arc: N1_V02N0101 F3
arc: N1_V02N0401 F6
arc: N1_V02N0501 F7
arc: V01S0000 F2
arc: V01S0100 F6
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R16C94:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 V02S0101
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0203 H06W0203
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 N1_V02S0001
arc: V00T0000 H02W0001
arc: V00T0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H02W0601
arc: A0 E1_H02W0501
arc: A1 H00R0000
arc: A2 V00B0000
arc: A3 H00L0100
arc: A4 V00T0100
arc: A5 V00T0000
arc: A6 H02E0501
arc: A7 H02W0501
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F3
arc: N1_V01N0001 F4
arc: N1_V01N0101 F2
arc: N1_V02N0101 F1
arc: N1_V02N0201 F0
arc: N1_V02N0301 F3
arc: N1_V02N0401 F6
arc: N1_V02N0501 F7
arc: N3_V06N0103 F2
arc: N3_V06N0303 F5
arc: V01S0000 F5
arc: W1_H02W0701 F7
arc: W3_H06W0003 F0
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R16C95:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0201
arc: H00R0000 N1_V02S0601
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02S0301
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0303 N3_V06S0303
arc: A0 H00R0000
arc: A1 E1_H02W0701
arc: A2 W1_H02E0701
arc: A3 S1_V02N0701
arc: A4 V00T0000
arc: A5 V00B0000
arc: A6 S1_V02N0101
arc: A7 H00L0000
arc: B2 H02E0301
arc: B3 V02N0101
arc: B4 V00B0100
arc: B5 N1_V01S0000
arc: B6 V02N0701
arc: B7 H02W0301
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: N1_V01N0101 F5
arc: N1_V02N0101 F1
arc: N1_V02N0301 F3
arc: N1_V02N0501 F7
arc: N3_V06N0103 F2
arc: V01S0000 F0
arc: V01S0100 F6
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R16C96:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02W0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 W1_H02E0401
arc: V00T0000 V02N0601
arc: V00T0100 V02N0501
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 S1_V02N0701
arc: A1 H00L0100
arc: A2 V02S0701
arc: A3 N1_V02S0501
arc: A4 H02E0701
arc: A5 H02E0501
arc: A6 W1_H02E0501
arc: A7 V00T0100
arc: B0 V00T0000
arc: B1 E1_H02W0301
arc: B2 H00R0100
arc: B3 W1_H02E0101
arc: B4 H00L0000
arc: B5 H00R0000
arc: B6 V00B0000
arc: B7 H02W0301
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F2
arc: N1_V01N0001 F7
arc: N1_V01N0101 F6
arc: N1_V02N0001 F2
arc: N1_V02N0101 F1
arc: N1_V02N0201 F0
arc: N1_V02N0301 F3
arc: N1_V02N0701 F7
arc: N3_V06N0303 F5
arc: V01S0000 F4
arc: V01S0100 F4
arc: W3_H06W0003 F3
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R16C97:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0201
arc: H00L0100 H02E0301
arc: H00R0000 V02N0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02N0201
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H02W0501
arc: A0 S1_V02N0501
arc: A1 H00L0000
arc: A2 V02N0701
arc: A3 H00L0100
arc: A4 V00T0100
arc: A5 V00T0000
arc: A6 V02N0301
arc: A7 H02E0701
arc: B0 H02W0101
arc: B1 H00R0100
arc: B2 V02N0101
arc: B3 H00R0000
arc: B4 V02S0501
arc: B5 E1_H02W0101
arc: B6 W1_H02E0301
arc: B7 V00B0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F5
arc: N1_V01N0001 F1
arc: N1_V01N0101 F7
arc: N1_V02N0101 F3
arc: N1_V02N0201 F0
arc: N1_V02N0301 F1
arc: N1_V02N0601 F6
arc: N1_V02N0701 F5
arc: N3_V06N0003 F0
arc: V01S0000 F2
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R16C98:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02S0601
arc: H00R0100 H02E0501
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06E0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 H01E0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0303 E1_H02W0601
arc: A0 V02N0701
arc: A1 H00L0000
arc: A2 S1_V02N0501
arc: A3 S1_V02N0701
arc: A4 S1_V02N0301
arc: A5 S1_V02N0101
arc: A6 V02S0301
arc: A7 H00R0000
arc: B0 V02S0101
arc: B1 V02N0301
arc: B2 H00R0100
arc: B3 E1_H02W0101
arc: B4 V02S0501
arc: B5 E1_H02W0301
arc: B6 W1_H02E0101
arc: B7 H02W0301
arc: E1_H01E0101 F0
arc: E1_H02E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: N1_V01N0101 F6
arc: N1_V02N0001 F2
arc: N1_V02N0301 F3
arc: N1_V02N0601 F4
arc: N1_V02N0701 F7
arc: N3_V06N0303 F5
arc: V01S0000 F1
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R16C99:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00T0000 V02S0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 V06S0303
arc: A0 H00L0000
arc: A1 V02N0701
arc: A2 E1_H02W0701
arc: A3 S1_V02N0501
arc: A4 V00B0000
arc: A5 V00T0000
arc: A6 W1_H02E0701
arc: A7 V00T0100
arc: B0 W1_H02E0301
arc: B1 H02E0301
arc: B2 H00R0100
arc: B3 H00R0000
arc: E1_H01E0001 F7
arc: E1_H02E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F3
arc: N1_V01N0101 F2
arc: N1_V02N0301 F3
arc: N1_V02N0401 F4
arc: N1_V02N0501 F5
arc: N1_V02N0701 F7
arc: N3_V06N0303 F5
arc: V01S0000 F0
arc: V01S0100 F6
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R17C100:PLC2
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 S1_V02N0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02S0401
arc: V00T0100 H02E0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 V06S0303
arc: A1 H00L0000
arc: A2 H00L0100
arc: A3 V00B0000
arc: A5 V00B0000
arc: A6 V02N0101
arc: A7 H00L0000
arc: B1 S1_V02N0301
arc: B2 H02W0101
arc: B3 H02W0301
arc: B4 H02W0101
arc: B5 V00B0100
arc: B6 E1_H02W0301
arc: B7 V00T0000
arc: C1 W1_H02E0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 S1_V02N0201
arc: C5 E1_H02W0601
arc: C6 V02N0201
arc: C7 V00T0100
arc: D1 E1_H02W0001
arc: D2 H00R0000
arc: D3 E1_H02W0001
arc: D4 H02E0201
arc: D5 E1_H02W0001
arc: D6 H02W0001
arc: D7 E1_H02W0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F4
arc: E1_H02E0101 F1
arc: E1_H02E0701 F5
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F6
arc: N1_V01N0101 F6
arc: V01S0000 F7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1101100000000000
word: SLICEB.K0.INIT 0101000101000000
word: SLICEB.K1.INIT 1101100000000000
word: SLICEC.K0.INIT 1111001111000000
word: SLICEC.K1.INIT 1101100000000000
word: SLICED.K0.INIT 0101000101000000
word: SLICED.K1.INIT 1101100000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R17C101:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0201
arc: H00L0100 V02N0301
arc: H00R0000 E1_H02W0401
arc: H01W0000 W3_H06E0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 W1_H02E0601
arc: V00B0100 H02E0701
arc: V00T0100 H02W0301
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 V06S0003
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H01W0100
arc: A3 V02S0501
arc: A4 V00T0100
arc: A6 H00R0000
arc: A7 V02S0101
arc: B0 V02N0101
arc: B2 V02S0101
arc: B3 N1_V02S0101
arc: B4 V02S0701
arc: B5 V02S0501
arc: B6 H02W0301
arc: B7 W1_H02E0301
arc: C0 H00L0000
arc: C1 E1_H02W0401
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 E1_H02W0601
arc: C5 V02N0201
arc: C6 E1_H01E0101
arc: C7 W1_H02E0401
arc: D0 H01E0101
arc: D1 V00B0100
arc: D2 S1_V02N0001
arc: D3 H02W0001
arc: D4 W1_H02E0001
arc: D5 H00L0100
arc: D6 V00B0000
arc: D7 E1_H01W0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0001 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: N1_V01N0101 F5
arc: S1_V02S0401 F6
arc: S3_V06S0003 F0
arc: V01S0000 F4
word: SLICEB.K0.INIT 1111001111000000
word: SLICEB.K1.INIT 1101100000000000
word: SLICEC.K0.INIT 0000111111011111
word: SLICEC.K1.INIT 0000110000111111
word: SLICED.K0.INIT 0101000101000000
word: SLICED.K1.INIT 1101100000000000
word: SLICEA.K0.INIT 0011000000000000
word: SLICEA.K1.INIT 0000111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R17C102:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 E1_H02W0001
arc: H00R0000 S1_V02N0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 V01N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 N1_V02S0501
arc: A1 N1_V02S0501
arc: A2 V02S0701
arc: A3 N1_V02S0501
arc: A4 V00B0000
arc: A5 V00B0000
arc: A6 V00T0100
arc: A7 V00T0100
arc: B0 N1_V02S0301
arc: B1 H01W0100
arc: B2 H00R0000
arc: B3 E1_H02W0101
arc: B4 V02N0701
arc: B5 V02N0701
arc: B6 W1_H02E0301
arc: B7 H02E0101
arc: C0 E1_H02W0601
arc: C1 H00R0100
arc: C2 S1_V02N0401
arc: C3 H00L0000
arc: C4 H02E0601
arc: C5 N1_V02S0001
arc: C6 V02N0001
arc: C7 W1_H02E0401
arc: D0 F2
arc: D1 V02N0201
arc: D2 V00B0100
arc: D3 F2
arc: D4 F2
arc: D5 F2
arc: D6 F2
arc: D7 F2
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: N1_V01N0001 F5
arc: N1_V01N0101 F3
arc: N1_V02N0201 F2
arc: S1_V02S0001 F0
arc: S1_V02S0101 F1
arc: S1_V02S0201 F2
arc: S1_V02S0401 F6
arc: S3_V06S0103 F2
arc: V01S0000 F2
arc: V01S0100 F7
arc: W1_H02W0001 F2
arc: W1_H02W0201 F2
word: SLICEC.K0.INIT 1101100000000000
word: SLICEC.K1.INIT 1110010000000000
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 1110010000000000
word: SLICEA.K0.INIT 1101100000000000
word: SLICEA.K1.INIT 1100010010000000
word: SLICED.K0.INIT 1110010000000000
word: SLICED.K1.INIT 1101100000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R17C103:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0201
arc: H00R0000 S1_V02N0601
arc: H00R0100 N1_V02S0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 H01E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 H01E0001
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N1_V02S0501
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 N3_V06S0303
arc: A2 H02E0701
arc: A3 V02S0501
arc: A4 H02E0701
arc: B2 V02N0101
arc: B3 H00R0100
arc: B4 V00B0100
arc: B5 V02S0501
arc: C2 H00L0000
arc: C3 H02W0401
arc: C4 H01E0001
arc: C5 N1_V02S0201
arc: CE0 H00R0000
arc: CE3 S1_V02N0601
arc: CLK1 G_HPBX0000
arc: D2 V00T0100
arc: D3 H01E0101
arc: D4 W1_H02E0001
arc: D5 W1_H02E0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F3
arc: E1_H02E0501 F5
arc: E1_H02E0601 Q6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0001 Q0
arc: N3_V06N0003 Q0
arc: N3_V06N0303 Q6
arc: S1_V02S0201 Q0
arc: S1_V02S0601 Q6
arc: S3_V06S0103 F2
arc: V00B0100 F5
arc: V00T0100 F3
arc: V01S0000 Q0
arc: V01S0100 Q6
arc: W1_H02W0401 Q6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0011101101111111
word: SLICEB.K1.INIT 1101100000000000
word: SLICEC.K0.INIT 0111000000100000
word: SLICEC.K1.INIT 0000110000111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R17C104:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W1_H02E0601
arc: H00L0100 W1_H02E0101
arc: H00R0000 H02E0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 H02E0401
arc: V00B0100 V02S0101
arc: V00T0000 W1_H02E0201
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 V06N0103
arc: W3_H06W0303 E1_H02W0601
arc: A4 W1_H02E0701
arc: A5 V00T0000
arc: A6 H00R0000
arc: B4 H00R0000
arc: B5 V00B0100
arc: B6 S1_V02N0501
arc: C0 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 H02W0601
arc: C5 V00T0100
arc: C6 E1_H01E0101
arc: C7 H02E0401
arc: D0 V02N0201
arc: D2 V01S0100
arc: D3 H01E0101
arc: D4 V02N0601
arc: D5 V00B0000
arc: D6 H00L0100
arc: D7 S1_V02N0601
arc: E1_H01E0001 F5
arc: E1_H01E0101 F7
arc: E1_H02E0401 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: M0 W1_H02E0601
arc: M1 H00R0000
arc: M2 W1_H02E0601
arc: N1_V01N0001 F1
arc: N1_V01N0101 F6
arc: S1_V02S0601 F6
arc: V01S0000 F1
arc: V01S0100 F7
word: SLICED.K0.INIT 0101000101000000
word: SLICED.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 0000000010111111
word: SLICEC.K1.INIT 1101100000000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R17C105:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 H02W0201
arc: H00L0100 W1_H02E0101
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 W1_H02E0501
arc: V00T0000 V02S0401
arc: V00T0100 H02W0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 V06S0003
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H01W0000
arc: A5 V00T0100
arc: A6 V02S0301
arc: A7 V02S0301
arc: B1 H02E0101
arc: B5 H00L0000
arc: B6 V02N0701
arc: B7 H02E0301
arc: C1 F6
arc: C3 W1_H02E0401
arc: C5 H02W0401
arc: C6 V02S0001
arc: C7 V02N0201
arc: D0 H02E0201
arc: D1 V01S0100
arc: D3 V00B0100
arc: D5 H02E0001
arc: D6 V00B0000
arc: D7 H00L0100
arc: E1_H01E0101 F0
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F3
arc: M0 W1_H02E0601
arc: M4 V00T0000
arc: N1_V01N0001 F7
arc: N1_V01N0101 F4
arc: S3_V06S0203 F4
arc: V01S0100 F7
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000011110000
word: SLICED.K0.INIT 1101100000000000
word: SLICED.K1.INIT 1101100000000000
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111100010001000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0000110000111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.A1MUX 1

.tile R17C106:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 S1_V02N0201
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 H02W0601
arc: V00B0100 V02S0301
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02S0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 H01E0101
arc: W3_H06W0203 E3_H06W0203
arc: A1 E1_H01E0001
arc: A3 V00T0000
arc: A5 V00T0000
arc: A6 N1_V01N0101
arc: B0 V00B0000
arc: B1 N1_V02S0301
arc: B3 H00R0000
arc: B5 V02N0501
arc: B6 V00B0100
arc: B7 E1_H02W0301
arc: C0 H00L0000
arc: C1 V02N0401
arc: C3 V02N0601
arc: C5 W1_H02E0401
arc: C6 V02N0201
arc: C7 H02E0601
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D0 V01S0100
arc: D1 V02N0001
arc: D2 V02S0201
arc: D3 H02E0201
arc: D4 F0
arc: D5 F0
arc: D6 H00R0100
arc: D7 V02S0601
arc: E1_H01E0001 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 F2
arc: H01W0100 F4
arc: LSR0 V00T0100
arc: M2 E1_H02W0601
arc: M4 E1_H02W0401
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q7
arc: V01S0100 F1
arc: W1_H02W0601 F4
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 1100000011111111
word: SLICEA.K0.INIT 0011111100000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0111001101110111
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 0100010111111111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R17C107:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 W3_H06E0303
arc: H00L0100 E1_H02W0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0101
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0601 E1_H02W0601
arc: A5 V00T0100
arc: A7 V02S0301
arc: B5 S1_V02N0501
arc: B6 S1_V02N0501
arc: B7 V02N0501
arc: C0 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C5 H02W0401
arc: C6 E1_H01E0101
arc: C7 V00B0100
arc: D0 H00R0000
arc: D2 H02E0201
arc: D3 V02S0001
arc: D5 H01W0000
arc: D6 H01W0000
arc: D7 H00R0100
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: M0 H02E0601
arc: M1 H00L0100
arc: M2 H02E0601
arc: M4 V00B0000
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: V01S0000 F4
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1100111100001111
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111100010001000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1

.tile R17C108:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N3_V06S0103
arc: H00L0000 S1_V02N0201
arc: H00L0100 H02W0101
arc: H00R0100 V02N0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02N0001
arc: V00B0100 H02W0501
arc: V00T0100 V02S0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: A4 H02E0701
arc: A6 E1_H02W0501
arc: B4 H00L0000
arc: B5 H02W0301
arc: B6 H02W0101
arc: B7 H02E0301
arc: C0 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 E1_H02W0601
arc: C5 H02E0601
arc: C6 V02S0201
arc: C7 V00T0100
arc: CE2 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D0 V02S0201
arc: D2 V00B0100
arc: D3 W1_H02E0001
arc: D4 H00R0100
arc: D5 V02N0401
arc: D6 W1_H02E0001
arc: D7 V00B0000
arc: E1_H01E0001 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q5
arc: LSR1 W1_H02E0501
arc: M0 W1_H02E0601
arc: M1 H00L0100
arc: M2 W1_H02E0601
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 F4
arc: N1_V02N0701 Q5
arc: S3_V06S0303 F6
arc: V01S0100 F6
word: SLICED.K0.INIT 0011101101111111
word: SLICED.K1.INIT 0011000000000000
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 1100000011111111
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R17C109:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0001
arc: H00L0100 V02S0101
arc: H00R0100 E1_H02W0701
arc: H01W0000 W3_H06E0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0301
arc: V00T0000 V02N0601
arc: V00T0100 H02E0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: CE0 H00R0100
arc: CE1 H00L0100
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: H01W0100 Q2
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0100
arc: M2 V00T0100
arc: M4 V00T0000
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: S1_V02S0601 Q6
arc: W3_H06W0003 Q0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R17C110:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02E0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 E1_H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 H02E0601
arc: V00B0100 H02W0501
arc: V00T0000 H02W0001
arc: V00T0100 W1_H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 V01N0001
arc: W3_H06W0203 E1_H01W0000
arc: A2 V02S0501
arc: A6 H02E0501
arc: B2 S1_V02N0301
arc: B3 H00R0000
arc: B6 V00T0000
arc: B7 N1_V02S0501
arc: C2 E1_H02W0601
arc: C3 V02N0401
arc: C6 V00B0100
arc: C7 V02N0201
arc: CE0 H00R0100
arc: CE1 H00L0100
arc: CE2 H00L0000
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: D2 S1_V02N0201
arc: D3 H02W0201
arc: D6 S1_V02N0401
arc: D7 E1_H02W0201
arc: E1_H01E0101 Q0
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 Q7
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00T0100
arc: M4 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q3
arc: N3_V06N0203 Q7
arc: S1_V02S0601 F6
arc: V01S0100 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0000110011111100
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0000110011111100
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R17C111:PLC2
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 W1_H02E0301
arc: H00R0100 W1_H02E0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 H02E0201
arc: S1_V02S0501 H02E0501
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 E1_H02W0701
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 S1_V02N0701
arc: A0 E1_H01E0001
arc: B0 E1_H02W0301
arc: B1 S1_V02N0101
arc: C0 S1_V02N0401
arc: C1 H02E0401
arc: CE0 H00L0100
arc: CE1 H02W0101
arc: CE2 H00R0100
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: D0 H02E0201
arc: D1 V00B0100
arc: E1_H01E0001 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 F0
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M2 V00B0000
arc: M4 W1_H02E0401
arc: M6 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N3_V06N0103 Q1
arc: V00B0000 Q4
arc: W3_H06W0103 Q2
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0000110011111100
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R17C112:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02N0301
arc: H00R0100 H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0401
arc: V00B0100 S1_V02N0301
arc: V01S0000 S3_V06N0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: CE0 S1_V02N0201
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: H01W0000 Q6
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M2 H02E0601
arc: M4 V00T0000
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V00T0000 Q0
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R17C113:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W1_H02E0501
arc: H00R0100 H02E0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0001
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 E1_H02W0401
arc: V00T0000 N1_V02S0601
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 H01E0001
arc: W1_H02W0701 E1_H02W0601
arc: B1 N1_V02S0301
arc: B4 V01S0000
arc: B5 S1_V02N0701
arc: C1 H00R0100
arc: C4 H02W0401
arc: C5 V00T0000
arc: CE2 S1_V02N0601
arc: CLK1 G_HPBX0000
arc: D0 V02S0001
arc: D1 H00R0000
arc: D4 S1_V02N0401
arc: D5 E1_H02W0001
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0000 F4
arc: LSR0 H02E0301
arc: M0 V00B0000
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q5
arc: N3_V06N0303 Q5
arc: V01S0000 Q5
arc: W1_H02W0201 F0
word: SLICEC.K0.INIT 0011001100001111
word: SLICEC.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 1111001100000011
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.A1MUX 1

.tile R17C114:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 S1_V02N0201
arc: H00L0100 N1_V02S0301
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 N1_V02S0201
arc: V00T0000 V02S0401
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0401 E1_H01W0000
arc: A6 V00T0100
arc: B6 H02W0101
arc: C6 H02E0601
arc: D6 V00B0000
arc: E1_H02E0301 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: M3 H00L0000
arc: M4 V00T0000
arc: M5 H00L0100
arc: M6 V00T0000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000001
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R17C115:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0001
arc: H00R0000 H02E0601
arc: H01W0000 E3_H06W0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 E1_H02W0601
arc: V00B0100 H02W0701
arc: V00T0000 H02W0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E1_H02W0401
arc: A2 E1_H02W0501
arc: B2 V02S0301
arc: B5 N1_V01S0000
arc: C2 H00L0000
arc: C5 V00T0000
arc: D2 H00R0000
arc: D4 V02S0401
arc: D5 H02E0201
arc: E1_H02E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: M0 V00B0100
arc: M1 H02E0001
arc: M2 V00B0100
arc: M4 V00B0000
arc: W1_H02W0601 F4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 1111001100000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.A1MUX 1

.tile R17C116:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 V02S0001
arc: H00R0100 H02E0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0301 H06W0003
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 H02W0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 W3_H06E0203
arc: A1 V02S0701
arc: B1 V02S0101
arc: C1 V02S0401
arc: D1 H02W0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00L0000
arc: M6 V00B0100
arc: W1_H02W0101 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R17C117:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N3_V06S0103
arc: H00L0100 V02N0301
arc: H00R0000 H02E0601
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H02W0501
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0501 H02E0501
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 W3_H06E0303
arc: V00T0000 H02E0201
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H02W0701
arc: A1 V02S0501
arc: B1 W1_H02E0101
arc: C1 H00L0100
arc: D1 V02S0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 V00T0000
arc: M1 E1_H02W0001
arc: M2 V00T0000
arc: M3 H00R0000
arc: M4 V00T0000
arc: M5 E1_H02W0001
arc: M6 V00T0000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R17C118:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0201
arc: H00L0100 H02W0301
arc: H00R0000 H02E0401
arc: H00R0100 N1_V02S0701
arc: H01W0100 W3_H06E0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00T0100 E1_H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 N1_V01S0100
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0103
arc: A5 V00B0000
arc: B1 V02S0101
arc: B3 H00R0000
arc: B4 H00L0000
arc: B5 H00R0000
arc: B7 N1_V02S0701
arc: C1 V02S0601
arc: C3 V02N0601
arc: C4 S1_V02N0201
arc: C5 E1_H02W0401
arc: C7 H02E0601
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: D1 V00T0100
arc: D3 V00T0100
arc: D4 E1_H02W0001
arc: D5 H00R0100
arc: D7 E1_H02W0001
arc: E1_H01E0001 Q7
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q1
arc: S1_V02S0601 Q4
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
arc: V01S0100 Q7
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 0000000000000001
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1

.tile R17C119:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 E1_H01W0000
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 V02N0001
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0501
arc: H01W0100 W3_H06E0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: V00B0000 H02E0601
arc: V00T0000 H02E0201
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 N3_V06S0003
arc: B1 H00R0100
arc: B3 V02S0101
arc: B5 H00R0000
arc: B7 V00B0000
arc: C1 S1_V02N0601
arc: C3 S1_V02N0401
arc: C5 S1_V02N0001
arc: C7 N1_V02S0001
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D1 E1_H02W0001
arc: D3 E1_H02W0001
arc: D5 E1_H02W0001
arc: D7 E1_H02W0001
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q7
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q5
arc: V01S0000 Q1
arc: V01S0100 Q5
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111000011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1

.tile R17C120:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 N1_V02S0301
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 H02E0001
arc: H00L0100 S1_V02N0101
arc: H01W0000 W3_H06E0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 E1_H01W0000
arc: V00B0000 H02E0401
arc: V00B0100 E1_H02W0701
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 E1_H02W0501
arc: B1 V00B0000
arc: B3 V02N0101
arc: B5 V02S0701
arc: B7 V00B0100
arc: C1 H00L0100
arc: C3 S1_V02N0401
arc: C5 V02S0201
arc: C7 S1_V02N0001
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D1 H02W0201
arc: D3 H02W0201
arc: D5 H02W0201
arc: D7 H02W0201
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V02N0701 Q7
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q1
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q5
arc: V01S0000 Q7
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111000011001100
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1

.tile R17C121:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02N0601
arc: H00L0000 W1_H02E0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02S0401
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 W3_H06E0303
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0001
arc: V00T0000 S1_V02N0401
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 H01E0001
arc: W3_H06W0103 V06S0103
arc: B1 H02E0301
arc: B3 H00R0000
arc: B4 V02N0501
arc: B7 N1_V02S0701
arc: C1 V02S0601
arc: C3 H00L0100
arc: C4 V00T0000
arc: C5 V00T0100
arc: C7 S1_V02N0001
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D1 H02E0001
arc: D3 H02E0001
arc: D4 H02E0001
arc: D5 V00B0000
arc: D7 H02E0001
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0601 Q4
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q7
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q7
arc: V01S0100 Q4
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 0000000000001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R17C122:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: H00L0000 V02N0201
arc: H00R0100 H02E0501
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 H02E0601
arc: V00B0100 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 W3_H06E0203
arc: A1 V02N0701
arc: B0 H00R0100
arc: B1 V00B0000
arc: B3 V02N0101
arc: B5 V02N0701
arc: B7 H02E0101
arc: C0 S1_V02N0601
arc: C1 H02E0401
arc: C3 S1_V02N0401
arc: C5 S1_V02N0001
arc: C7 S1_V02N0201
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 V02S0001
arc: D1 V00B0100
arc: D3 V02S0001
arc: D5 H02E0201
arc: D7 H02E0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V02N0101 Q3
arc: N3_V06N0003 Q0
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q5
arc: S3_V06S0003 Q3
arc: S3_V06S0303 Q5
arc: V01S0000 Q7
arc: V01S0100 Q0
arc: W3_H06W0103 F1
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 0000000000000001
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1

.tile R17C123:PLC2
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0601 H01E0001
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 H02W0401
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0501 E1_H02W0501
arc: B1 V02S0301
arc: C1 V02N0401
arc: CE0 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D1 V02N0001
arc: F1 F1_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q1
arc: S3_V06S0103 Q1
arc: V01S0000 Q1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1

.tile R17C124:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0103 S3_V06N0103

.tile R17C80:PLC2
arc: E1_H02E0101 V02S0101

.tile R17C81:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 N1_V01S0100
arc: S1_V02S0501 E1_H01W0100

.tile R17C82:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 V02S0501
arc: E3_H06E0003 V06N0003
arc: E3_H06E0103 V06N0103
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 V06N0303
arc: H00L0000 V02S0001
arc: H00R0000 V02S0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02S0601
arc: A0 V02S0501
arc: A2 N1_V02S0501
arc: A3 V02N0501
arc: A4 S1_V02N0101
arc: A5 N1_V01N0101
arc: A6 H00L0000
arc: A7 V02N0101
arc: B2 V02N0301
arc: B3 W1_H02E0101
arc: B4 V00B0100
arc: B5 H00R0000
arc: B6 V02S0701
arc: B7 V00T0000
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: N1_V01N0001 F5
arc: S1_V02S0101 F3
arc: S1_V02S0201 F2
arc: S1_V02S0501 F5
arc: S1_V02S0701 F7
arc: V01S0000 F4
arc: V01S0100 F4
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R17C83:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0303 V06N0303
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 V02S0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02S0401
arc: A0 H00L0100
arc: A1 S1_V02N0701
arc: A2 V02S0701
arc: A3 V02N0701
arc: A4 V00T0000
arc: A5 N1_V02S0101
arc: A6 H00L0000
arc: A7 H00R0000
arc: B0 W1_H02E0301
arc: B1 V00B0000
arc: B2 V02N0101
arc: B3 W1_H02E0101
arc: B4 N1_V02S0501
arc: B5 V00B0100
arc: B6 H02E0301
arc: B7 V02N0501
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F5
arc: S1_V02S0001 F2
arc: S1_V02S0101 F1
arc: S1_V02S0201 F0
arc: S1_V02S0301 F3
arc: S1_V02S0401 F6
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: S3_V06S0203 F7
arc: V01S0000 F7
arc: V01S0100 F1
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R17C84:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 V01N0001
arc: H00L0100 H02W0101
arc: H00R0000 H02E0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02S0201
arc: V00B0100 H02E0701
arc: V00T0000 H02E0001
arc: A0 H00L0100
arc: A1 N1_V02S0701
arc: A2 V00T0000
arc: A3 V02S0701
arc: A4 N1_V01N0101
arc: A5 V02S0101
arc: A6 E1_H02W0501
arc: A7 V02S0301
arc: B0 V00B0000
arc: B1 W1_H02E0101
arc: B2 E1_H02W0301
arc: B3 V02N0101
arc: B4 H00R0000
arc: B5 H02E0301
arc: B6 V02N0701
arc: B7 V00B0100
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0001 F0
arc: S1_V02S0101 F3
arc: S1_V02S0201 F2
arc: S1_V02S0301 F1
arc: S1_V02S0401 F4
arc: S1_V02S0501 F7
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: V01S0000 F6
arc: V01S0100 F3
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R17C85:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02S0001
arc: H00R0000 H02W0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N3_V06S0003
arc: V00B0000 H02E0601
arc: V00T0000 H02W0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V02S0101
arc: A0 V02S0701
arc: A1 W1_H02E0501
arc: A2 S1_V02N0701
arc: A3 V02S0501
arc: A4 V02N0101
arc: A5 S1_V02N0301
arc: A6 H00R0000
arc: A7 H00L0000
arc: B0 V00T0000
arc: B1 H02W0101
arc: B2 H00R0100
arc: B3 H02E0101
arc: B4 H02E0301
arc: B5 E1_H02W0101
arc: B6 S1_V02N0501
arc: B7 V00B0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F3
arc: S1_V02S0001 F0
arc: S1_V02S0101 F3
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
arc: S1_V02S0601 F6
arc: S1_V02S0701 F7
arc: S3_V06S0303 F5
arc: V01S0000 F6
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R17C86:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 V02N0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 W1_H02E0701
arc: V00T0000 N1_V02S0401
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V01N0101
arc: A0 V02S0701
arc: A1 H00R0000
arc: A6 H00L0000
arc: A7 H00L0000
arc: B0 V00T0000
arc: B1 H00R0100
arc: B6 H02E0101
arc: B7 H02E0101
arc: C6 V00B0100
arc: C7 V02S0001
arc: D6 H00L0100
arc: D7 W1_H02E0201
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V02N0701 F7
arc: S1_V02S0001 F0
arc: S1_V02S0201 F2
arc: S1_V02S0301 F1
word: SLICED.K0.INIT 1111011010010000
word: SLICED.K1.INIT 1111011010010000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R17C87:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 H01E0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 S1_V02N0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 H02W0701
arc: V00B0000 H02W0601
arc: V00B0100 V02N0301
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V01N0001
arc: W3_H06W0203 E1_H01W0000
arc: A7 V02N0301
arc: B6 V00B0100
arc: B7 V00B0000
arc: C6 H02W0601
arc: C7 V02N0001
arc: CE2 H00R0000
arc: CLK1 G_HPBX0000
arc: D6 W1_H02E0201
arc: D7 H00R0100
arc: E1_H01E0001 F7
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0501
arc: M4 V00T0100
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: N1_V02N0401 F6
arc: S3_V06S0203 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1100001100000000
word: SLICED.K1.INIT 1111011010010000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1

.tile R17C88:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 E1_H02W0001
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 H02E0701
arc: V00T0000 E1_H02W0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 N3_V06S0103
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V02N0501
arc: A3 V02N0501
arc: A4 S1_V02N0101
arc: A5 S1_V02N0101
arc: A6 S1_V02N0101
arc: A7 S1_V02N0101
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H00L0000
arc: B3 H00L0000
arc: B4 H00L0000
arc: B5 H00L0000
arc: B6 V00T0000
arc: B7 V00T0000
arc: C0 H02W0601
arc: C1 V02N0601
arc: C2 H02E0401
arc: C3 V02S0601
arc: C4 V01N0101
arc: C5 W1_H02E0401
arc: C6 S1_V02N0001
arc: C7 V02N0201
arc: D0 S1_V02N0201
arc: D1 V00B0100
arc: D2 H02E0001
arc: D3 V02N0001
arc: D4 H00R0100
arc: D5 S1_V02N0601
arc: D6 S1_V02N0401
arc: D7 W1_H02E0001
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F2
arc: N1_V01N0001 F4
arc: N1_V02N0101 F1
arc: N1_V02N0401 F6
arc: V01S0100 F5
arc: W1_H02W0301 F3
word: SLICEA.K0.INIT 1111100101100000
word: SLICEA.K1.INIT 1111100101100000
word: SLICED.K0.INIT 1111100101100000
word: SLICED.K1.INIT 1111100101100000
word: SLICEC.K0.INIT 1111100101100000
word: SLICEC.K1.INIT 1111100101100000
word: SLICEB.K0.INIT 1111100101100000
word: SLICEB.K1.INIT 1111100101100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R17C89:PLC2
arc: E1_H02E0601 V06N0303
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 V06S0303
arc: H00L0000 V02N0201
arc: H00L0100 S1_V02N0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02N0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 H02W0201
arc: V00T0100 W1_H02E0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 H02E0701
arc: A5 H02E0701
arc: A6 H02E0701
arc: A7 H02E0701
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 E1_H02W0101
arc: B5 E1_H02W0101
arc: B6 E1_H02W0101
arc: B7 V00T0000
arc: C0 H02E0401
arc: C1 H00L0000
arc: C2 H00R0100
arc: C3 V02N0401
arc: C4 H02E0601
arc: C5 V00B0100
arc: C6 H02W0401
arc: C7 V01N0101
arc: D0 V02N0001
arc: D1 S1_V02N0201
arc: D2 V00T0100
arc: D3 H00R0000
arc: D4 H00L0100
arc: D5 S1_V02N0401
arc: D6 V02N0601
arc: D7 V00B0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: N1_V01N0001 F1
arc: N1_V01N0101 F5
arc: N1_V02N0001 F0
arc: W1_H02W0101 F3
arc: W1_H02W0701 F7
word: SLICEA.K0.INIT 1111100101100000
word: SLICEA.K1.INIT 1111100101100000
word: SLICED.K0.INIT 1111100101100000
word: SLICED.K1.INIT 1111100101100000
word: SLICEB.K0.INIT 1111100101100000
word: SLICEB.K1.INIT 1111100101100000
word: SLICEC.K0.INIT 1111100101100000
word: SLICEC.K1.INIT 1111100101100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R17C90:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02N0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 H06W0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02N0601
arc: V00T0100 V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 V06S0303
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 W1_H02E0701
arc: A3 W1_H02E0701
arc: A4 W1_H02E0701
arc: A5 W1_H02E0701
arc: A6 W1_H02E0701
arc: A7 W1_H02E0701
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 V01S0000
arc: B5 V01S0000
arc: B6 V01S0000
arc: B7 V01S0000
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 S1_V02N0401
arc: C3 H00L0000
arc: C4 V00T0100
arc: C5 V00T0000
arc: C6 V01N0101
arc: C7 V02N0201
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 V00B0100
arc: D3 S1_V02N0201
arc: D4 V02S0601
arc: D5 S1_V02N0601
arc: D6 H00R0100
arc: D7 V00B0000
arc: E1_H01E0101 F0
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F2
arc: M0 H02E0601
arc: N1_V01N0001 F3
arc: N1_V01N0101 F6
arc: V01S0000 F0
arc: W1_H02W0001 F0
arc: W1_H02W0201 F0
arc: W1_H02W0501 F5
arc: W1_H02W0701 F7
word: SLICED.K0.INIT 1111100101100000
word: SLICED.K1.INIT 1111100101100000
word: SLICEB.K0.INIT 1111100101100000
word: SLICEB.K1.INIT 1111100101100000
word: SLICEC.K0.INIT 1111100101100000
word: SLICEC.K1.INIT 1111100101100000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0010101000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R17C91:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 H02E0201
arc: H00L0100 S1_V02N0301
arc: H00R0100 V02N0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0101
arc: V00T0100 H02W0101
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0303 E1_H02W0501
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H02E0501
arc: A3 H02E0501
arc: A4 H02E0501
arc: A5 H02E0501
arc: A6 H02E0501
arc: A7 H02E0501
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H00L0000
arc: B3 H00L0000
arc: B4 H01E0101
arc: B5 H01E0101
arc: B6 H01E0101
arc: B7 H01E0101
arc: C0 V02S0601
arc: C1 V02N0401
arc: C2 S1_V02N0401
arc: C3 V02N0601
arc: C4 V00B0100
arc: C5 V02N0001
arc: C6 V01N0101
arc: C7 E1_H02W0601
arc: D0 V02N0201
arc: D1 V00T0100
arc: D2 H02W0201
arc: D3 S1_V02N0001
arc: D4 H00L0100
arc: D5 V00B0000
arc: D6 H00R0100
arc: D7 S1_V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F1
arc: N1_V01N0001 F4
arc: N1_V01N0101 F2
arc: N1_V02N0101 F3
arc: N1_V02N0701 F7
arc: V01S0100 F0
arc: W1_H02W0501 F5
word: SLICEC.K0.INIT 1111100101100000
word: SLICEC.K1.INIT 1111100101100000
word: SLICED.K0.INIT 1111100101100000
word: SLICED.K1.INIT 1111100101100000
word: SLICEA.K0.INIT 1111100101100000
word: SLICEA.K1.INIT 1111100101100000
word: SLICEB.K0.INIT 1111100101100000
word: SLICEB.K1.INIT 1111100101100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R17C92:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 V02N0201
arc: H00L0100 H02E0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E1_H01W0100
arc: V00B0100 V02N0101
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02N0501
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 V01N0001
arc: A3 W1_H02E0501
arc: B2 H00R0000
arc: B3 H02E0301
arc: B4 V00B0100
arc: C2 H00L0100
arc: C3 H00L0000
arc: C4 V00T0000
arc: C5 V00B0100
arc: D2 V00T0100
arc: D3 S1_V02N0001
arc: D4 H02W0001
arc: D5 H00R0100
arc: E3_H06E0203 F4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: M4 E1_H02W0401
arc: N1_V01N0101 F2
arc: N1_V02N0301 F3
word: SLICEB.K0.INIT 1100001100000000
word: SLICEB.K1.INIT 1111100101100000
word: SLICEC.K0.INIT 0011000000000000
word: SLICEC.K1.INIT 0000111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R17C93:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V06S0303
arc: H00L0000 N1_V02S0201
arc: H00R0100 S1_V02N0501
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N3_V06S0303
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 N1_V01S0100
arc: A2 S1_V02N0501
arc: B2 H00L0000
arc: B3 H00R0100
arc: C2 H02W0401
arc: C3 H02W0601
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: E1_H01E0001 F2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: V01S0100 F3
word: SLICEB.K0.INIT 0000101000001100
word: SLICEB.K1.INIT 1111000011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R17C94:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 E1_H02W0201
arc: H00L0100 W1_H02E0101
arc: H00R0000 W1_H02E0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 W1_H02E0301
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02W0201
arc: V00T0100 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0003 V06S0003
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E1_H02W0601
arc: A0 H00L0100
arc: A2 V01N0101
arc: A3 V02S0501
arc: A4 V00T0100
arc: A5 V00T0000
arc: A6 H00R0000
arc: A7 H00L0000
arc: B2 E1_H02W0101
arc: B3 V02S0301
arc: B4 H02E0301
arc: B5 V00B0100
arc: B6 V00B0000
arc: B7 E1_H02W0301
arc: E1_H01E0001 F5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: N1_V01N0001 F4
arc: S1_V02S0001 F2
arc: S1_V02S0101 F3
arc: S1_V02S0701 F7
arc: S3_V06S0203 F4
arc: S3_V06S0303 F6
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R17C95:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 W1_H02E0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 E1_H02W0601
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H01E0001
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0401
arc: V00B0100 W1_H02E0501
arc: V00T0000 V02N0601
arc: V00T0100 V02S0501
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0100
arc: A1 H00R0000
arc: A2 V02S0701
arc: A3 N1_V02S0501
arc: A4 V00T0100
arc: A5 V02S0301
arc: A6 V02S0101
arc: A7 S1_V02N0301
arc: B0 V00T0000
arc: B1 S1_V02N0101
arc: B2 H00L0000
arc: B3 H02E0301
arc: B4 V00B0100
arc: B5 W1_H02E0101
arc: B6 V00B0000
arc: B7 E1_H02W0301
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: S1_V02S0101 F1
arc: S1_V02S0201 F2
arc: S1_V02S0401 F4
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: S3_V06S0203 F7
arc: V01S0000 F6
arc: V01S0100 F0
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R17C96:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02S0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02E0601
arc: H00R0100 H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 H01E0101
arc: V00B0000 H02W0401
arc: V00T0000 V02N0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 N1_V01S0100
arc: A0 H00L0000
arc: A1 E1_H02W0501
arc: A2 H00L0100
arc: A3 H02W0501
arc: A4 N1_V01N0101
arc: A5 V00T0100
arc: A6 H02W0701
arc: A7 V02N0101
arc: B0 H00R0100
arc: B1 V00B0000
arc: B2 V02S0301
arc: B3 H02E0101
arc: B4 H02E0301
arc: B5 H00R0000
arc: B6 V02S0701
arc: B7 V00T0000
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: S1_V02S0201 F0
arc: S1_V02S0301 F3
arc: S1_V02S0401 F4
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: S3_V06S0103 F1
arc: V01S0000 F2
arc: V01S0100 F7
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R17C97:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V01N0001
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 E1_H02W0201
arc: H00R0000 H02W0401
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 H01E0101
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02W0601
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02W0101
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 N3_V06S0303
arc: A0 E1_H01E0001
arc: A1 H00R0000
arc: A2 V02N0701
arc: A3 E1_H02W0501
arc: A4 N1_V02S0101
arc: A5 N1_V01N0101
arc: A6 V00T0100
arc: A7 H02W0701
arc: B0 V00B0000
arc: B1 V02S0301
arc: B2 H02W0301
arc: B3 S1_V02N0101
arc: B4 H02E0101
arc: B5 H00L0000
arc: B6 V02S0501
arc: B7 V00T0000
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F4
arc: S1_V02S0201 F0
arc: S1_V02S0301 F1
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: S3_V06S0303 F6
arc: V01S0000 F3
arc: V01S0100 F2
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R17C98:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 V02S0201
arc: H00L0100 H02E0301
arc: H00R0100 V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02E0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 V06S0003
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 N1_V01S0000
arc: A0 H00L0000
arc: A1 N1_V02S0701
arc: B0 H00R0100
arc: B1 V00T0000
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q6
arc: LSR0 V00B0100
arc: M6 V00B0000
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: S1_V02S0201 F2
arc: S3_V06S0103 F1
arc: V01S0100 F1
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R17C99:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 V06S0003
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 W1_H02E0601
arc: H00L0100 V02N0301
arc: H00R0100 E1_H02W0701
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02N0201
arc: V00T0000 W1_H02E0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0203
arc: A1 E1_H02W0501
arc: A3 S1_V02N0501
arc: B0 S1_V02N0301
arc: B1 V00T0000
arc: B3 E1_H01W0100
arc: C0 H00R0100
arc: C1 H00L0100
arc: C3 V02N0601
arc: D0 V00T0100
arc: D1 H02E0201
arc: D2 F0
arc: D3 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 F2
arc: M2 V00B0000
arc: N3_V06N0103 F2
arc: V00T0100 F1
arc: V01S0100 F2
word: SLICEA.K0.INIT 0011111100000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0100010111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R18C100:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 N1_V02S0001
arc: H00L0100 E1_H02W0101
arc: H00R0100 N1_V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0201
arc: V00B0100 H02W0501
arc: V00T0000 V02S0401
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 E1_H02W0701
arc: A1 H00L0000
arc: A2 V00T0000
arc: A5 E1_H02W0501
arc: B0 H02W0101
arc: B1 V00B0000
arc: B2 E1_H02W0101
arc: B3 H00L0000
arc: B5 V02N0501
arc: C0 H02W0601
arc: C1 H00R0100
arc: C2 S1_V02N0401
arc: C3 H00L0100
arc: C5 W1_H02E0401
arc: D0 V00T0100
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 S1_V02N0601
arc: D5 V02N0401
arc: E1_H01E0001 F2
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 F0
arc: M4 V00B0100
arc: S3_V06S0003 F3
arc: S3_V06S0103 F1
arc: S3_V06S0203 F4
arc: V00T0100 F1
arc: V01S0100 F4
word: SLICEB.K0.INIT 0100000000000000
word: SLICEB.K1.INIT 0011000000000000
word: SLICEA.K0.INIT 0000101100001111
word: SLICEA.K1.INIT 1110010000000000
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 0111001101110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R18C101:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 W1_H02E0601
arc: H00L0000 W1_H02E0001
arc: H00R0000 V02S0401
arc: H00R0100 V02N0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02W0201
arc: V00T0100 V02N0701
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A1 V02N0701
arc: A2 H00L0100
arc: A4 V02S0301
arc: A7 V00T0100
arc: B1 H01W0100
arc: B2 V02S0101
arc: B3 Q3
arc: B4 E1_H02W0101
arc: B5 N1_V02S0501
arc: B7 V01S0000
arc: C1 H00L0000
arc: C2 H02W0601
arc: C3 S1_V02N0401
arc: C4 E1_H01E0101
arc: C5 W1_H02E0401
arc: C7 E1_H02W0401
arc: CE1 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 H00R0000
arc: D2 V02N0201
arc: D3 E1_H02W0001
arc: D4 V00B0000
arc: D5 H02W0001
arc: D6 H02E0201
arc: D7 V02S0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F5
arc: E1_H02E0701 F5
arc: E3_H06E0003 F0
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 Q3
arc: H01W0000 F2
arc: H01W0100 F4
arc: LSR0 W1_H02E0501
arc: M0 V00T0000
arc: M6 V00B0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q3
arc: V01S0000 F4
arc: V01S0100 F0
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 1100000011111111
word: SLICEC.K0.INIT 0011101101111111
word: SLICEC.K1.INIT 0011000000000000
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 0101111100011111
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0101111100011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R18C102:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0601
arc: H00L0100 H02E0301
arc: H00R0000 H02W0601
arc: H00R0100 H02E0501
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02S0201
arc: V00B0100 W1_H02E0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A1 H02E0501
arc: A3 H02E0501
arc: A6 V02S0301
arc: B1 W1_H02E0101
arc: B2 H00R0100
arc: B3 H00R0000
arc: B4 V02S0701
arc: B6 N1_V01S0000
arc: B7 V02S0701
arc: C1 H02E0601
arc: C2 H00L0100
arc: C3 V02S0601
arc: C4 W1_H02E0401
arc: C5 F4
arc: C6 E1_H01E0101
arc: C7 V00B0100
arc: D1 N1_V01S0000
arc: D2 W1_H02E0001
arc: D3 N1_V01S0000
arc: D4 N1_V02S0401
arc: D5 V00B0000
arc: D6 H01W0000
arc: D7 H02W0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0301 F1
arc: E1_H02E0701 F5
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: S1_V02S0001 F2
arc: S1_V02S0401 F6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1101100000000000
word: SLICED.K0.INIT 1111101101110011
word: SLICED.K1.INIT 0000110000111111
word: SLICEC.K0.INIT 0000110000111111
word: SLICEC.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 0000110000111111
word: SLICEB.K1.INIT 1101100000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1

.tile R18C103:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V02S0601
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 W1_H02E0201
arc: H00L0100 H02E0301
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 N1_V02S0501
arc: A2 V00B0000
arc: A3 N1_V02S0501
arc: A4 N1_V01S0100
arc: A5 W1_H02E0501
arc: A6 N1_V01S0100
arc: A7 W1_H02E0501
arc: B0 H00R0100
arc: B1 S1_V02N0301
arc: B2 H00R0000
arc: B3 N1_V02S0101
arc: B4 N1_V01S0000
arc: B5 E1_H02W0101
arc: B6 V00B0000
arc: B7 H02W0301
arc: C0 V02N0401
arc: C1 H00R0100
arc: C2 N1_V01N0001
arc: C3 H00L0000
arc: C4 V00B0100
arc: C5 H02E0401
arc: C6 E1_H01E0101
arc: C7 W1_H02E0401
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 V00T0100
arc: D3 H02E0001
arc: D4 N1_V02S0601
arc: D5 H02E0001
arc: D6 H00L0100
arc: D7 H02E0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0701 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F2
arc: N1_V01N0001 F0
arc: N1_V01N0101 F2
arc: S1_V02S0301 F3
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: V00B0100 F5
arc: V00T0100 F3
word: SLICED.K0.INIT 0101000101000000
word: SLICED.K1.INIT 1101100000000000
word: SLICEB.K0.INIT 0000101100001111
word: SLICEB.K1.INIT 1101100000000000
word: SLICEC.K0.INIT 0101000101000000
word: SLICEC.K1.INIT 1101100000000000
word: SLICEA.K0.INIT 0100000000000000
word: SLICEA.K1.INIT 0011000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R18C104:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V06N0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 N1_V02S0201
arc: H00R0000 H02E0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 V01N0001
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 H06E0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0101
arc: V00T0000 V02N0401
arc: V00T0100 V02S0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
arc: A5 V00T0000
arc: A6 H00L0000
arc: B5 W1_H02E0101
arc: B6 V02S0501
arc: B7 V00B0000
arc: C0 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C5 H01E0001
arc: C6 H02E0401
arc: C7 E1_H02W0401
arc: D0 H02E0201
arc: D2 H02W0201
arc: D3 H02E0001
arc: D4 H02W0001
arc: D5 H02W0001
arc: D6 V02S0401
arc: D7 V02S0401
arc: E1_H01E0001 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M4 V00B0100
arc: N1_V01N0101 F4
arc: N1_V02N0601 F6
arc: V01S0100 F1
word: SLICED.K0.INIT 0100000000000000
word: SLICED.K1.INIT 0011000000000000
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 0101000111111111
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R18C105:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 H02E0001
arc: H00L0100 V02S0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0303 H06E0303
arc: S1_V02S0201 H02W0201
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 H02E0701
arc: V00T0000 N1_V02S0601
arc: V00T0100 H02W0101
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H02W0601
arc: A4 V02N0101
arc: A5 V02N0101
arc: A6 N1_V02S0301
arc: A7 N1_V02S0301
arc: B4 H00L0000
arc: B5 H00L0000
arc: B6 N1_V02S0501
arc: B7 W1_H02E0101
arc: C0 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V00T0000
arc: C5 S1_V02N0201
arc: C6 H02E0401
arc: C7 V00T0100
arc: D0 H02E0201
arc: D2 V01S0100
arc: D3 V02N0001
arc: D4 H00L0100
arc: D5 H00R0100
arc: D6 V02S0401
arc: D7 V02S0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F5
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: N1_V01N0001 F5
arc: N3_V06N0203 F4
arc: S1_V02S0401 F6
arc: V01S0000 F7
arc: V01S0100 F7
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 0000010011111111
word: SLICEC.K1.INIT 0000111101001111
word: SLICED.K0.INIT 1101100000000000
word: SLICED.K1.INIT 1101100000000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R18C106:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V02N0701
arc: E3_H06E0203 V06N0203
arc: E3_H06E0303 N3_V06S0303
arc: H00R0000 E1_H02W0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 N1_V02S0001
arc: V00T0000 V02S0601
arc: V00T0100 V02N0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 V01N0101
arc: A5 E1_H02W0701
arc: A7 E1_H01W0000
arc: B4 V02N0501
arc: B5 E1_H02W0101
arc: B6 V02S0501
arc: B7 H02E0101
arc: C0 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V00B0100
arc: C5 V01N0101
arc: C6 V00T0100
arc: C7 V01N0101
arc: D0 H02E0001
arc: D2 H02E0201
arc: D3 V02S0001
arc: D4 V00B0000
arc: D5 S1_V02N0401
arc: D6 H00R0100
arc: D7 S1_V02N0401
arc: E1_H01E0001 F1
arc: E1_H02E0301 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F6
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: V00B0100 F5
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 0011111100000000
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1100111100001111
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R18C107:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W1_H02E0601
arc: H00L0100 H02E0301
arc: H00R0000 V02N0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 H06E0203
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02W0201
arc: V00T0100 V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0203 N1_V01S0000
arc: A0 E1_H01E0001
arc: A2 V02N0701
arc: A4 N1_V01N0101
arc: A7 V02S0301
arc: B0 V02S0101
arc: B1 V00B0000
arc: B2 H02E0101
arc: B3 E1_H02W0301
arc: B4 S1_V02N0501
arc: B5 V02S0501
arc: B6 V02N0501
arc: B7 N1_V02S0701
arc: C0 H02E0401
arc: C1 V02S0601
arc: C2 N1_V01N0001
arc: C3 H00L0000
arc: C4 H02E0401
arc: C5 V00T0000
arc: C6 E1_H01E0101
arc: C7 H02E0401
arc: CE0 H00R0000
arc: CE2 V02N0601
arc: CLK1 G_HPBX0000
arc: D0 H02E0001
arc: D1 V00T0100
arc: D2 E1_H02W0201
arc: D3 H02E0201
arc: D4 H00R0100
arc: D5 V02S0401
arc: D6 H00L0100
arc: D7 H02E0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 Q5
arc: H01W0100 F4
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q5
arc: N1_V02N0101 Q1
arc: N3_V06N0103 F2
arc: N3_V06N0303 F6
arc: V01S0100 Q1
arc: W1_H02W0401 F4
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 1100000011111111
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 1100000011111111
word: SLICED.K0.INIT 1100111100001111
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0000111101001111
word: SLICEB.K1.INIT 0011000011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R18C108:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0701 V02N0701
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02W0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 W1_H02E0601
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02W0001
arc: V00T0100 V02N0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 E1_H01W0100
arc: A1 V02S0701
arc: A3 H02W0701
arc: A5 E1_H02W0501
arc: A7 E1_H02W0701
arc: B0 V02S0301
arc: B1 V02N0301
arc: B3 H00R0100
arc: B5 V02S0501
arc: B7 V02S0501
arc: C0 H00R0100
arc: C1 E1_H02W0601
arc: C3 V02N0401
arc: C5 V00T0100
arc: C7 V02N0001
arc: D0 V01S0100
arc: D1 H00R0000
arc: D3 H02E0201
arc: D5 V00B0000
arc: D7 V02S0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F0
arc: M2 V00B0100
arc: M4 E1_H02W0401
arc: M6 V00T0000
arc: N3_V06N0203 F4
arc: V01S0100 F1
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0011111100000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111100010001000
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111100010001000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111100010001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1

.tile R18C109:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 S3_V06N0303
arc: E3_H06E0303 V06S0303
arc: H00L0000 N1_V02S0001
arc: H00R0000 V02N0401
arc: H00R0100 E1_H02W0701
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 E1_H02W0601
arc: A0 H00L0100
arc: A2 V02S0701
arc: A5 V02N0301
arc: A6 V02N0101
arc: B0 V00T0000
arc: B1 E1_H01W0100
arc: B2 H00L0000
arc: B3 E1_H02W0301
arc: B5 V02S0501
arc: B6 V00B0000
arc: B7 S1_V02N0501
arc: C0 V02N0601
arc: C1 H00R0100
arc: C2 V02N0601
arc: C3 H00R0100
arc: C5 V02N0001
arc: C6 H02E0401
arc: C7 W1_H02E0601
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 V02S0001
arc: D2 H00R0000
arc: D3 S1_V02N0001
arc: D5 V02S0401
arc: D6 V02N0401
arc: D7 E1_H02W0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E1_H02E0701 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0100 Q1
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q3
arc: N3_V06N0203 F4
arc: V01S0100 Q7
arc: W1_H02W0001 F0
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 1100000011111111
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 1100000011111111
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 1100000011111111
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111100010001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1

.tile R18C110:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V06N0303
arc: H00R0100 H02W0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N1_V01S0100
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02W0501
arc: V00T0000 W1_H02E0001
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: CE0 H02W0101
arc: CE1 H02E0101
arc: CE2 H00R0100
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q0
arc: H01W0100 Q2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0000
arc: M2 V00T0000
arc: M4 V00B0000
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R18C111:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 H02E0101
arc: H00R0000 V02N0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 V01N0001
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 H02E0401
arc: V00T0100 H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E3_H06W0203
arc: A4 W1_H02E0701
arc: B4 V02S0501
arc: C4 V00B0100
arc: C5 H02W0601
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: D4 H02E0201
arc: D5 H00L0100
arc: E1_H01E0001 F5
arc: E1_H02E0501 F5
arc: E3_H06E0303 F5
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F5
arc: H01W0100 Q6
arc: LSR0 W1_H02E0301
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M2 V00T0100
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 F5
arc: N3_V06N0303 F5
arc: S1_V02S0501 F5
arc: S3_V06S0303 F5
arc: V00B0100 F5
arc: V00T0000 Q2
arc: V01S0000 F5
arc: W1_H02W0201 Q0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R18C112:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V01N0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0201
arc: H00R0000 V02N0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0501 N1_V01S0100
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02E0501
arc: V00T0000 H02W0001
arc: V00T0100 V02S0501
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: A1 E1_H01E0001
arc: B0 H01W0100
arc: B1 N1_V02S0101
arc: C0 H00L0100
arc: C1 V02N0401
arc: CE0 H02W0101
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 W1_H02E0201
arc: D1 V00B0100
arc: E1_H01E0001 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00L0100 F1
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M2 N1_V01N0001
arc: M4 V00T0100
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1100111100001111
word: SLICEA.K1.INIT 0001001101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1

.tile R18C113:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0103 N3_V06S0103
arc: H00L0100 V02N0301
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02W0601
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0401 H02E0401
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 E1_H01W0000
arc: C3 H00L0100
arc: D3 V02N0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: E1_H02E0301 F3
arc: E3_H06E0003 F3
arc: F3 F3_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
arc: V01S0000 F3
arc: W3_H06W0003 F3
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R18C114:PLC2
arc: E1_H02E0201 V06N0103
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 H01E0101
arc: H00R0000 H02W0601
arc: H00R0100 V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 E1_H02W0101
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 H02E0601
arc: V00B0100 V02S0101
arc: V00T0000 S1_V02N0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 H01E0001
arc: W1_H02W0601 H01E0001
arc: A5 V00T0000
arc: B5 V02S0501
arc: C5 V00B0100
arc: D5 V02S0601
arc: E1_H01E0001 F3
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
arc: M0 H02E0601
arc: M1 H00R0100
arc: M2 H02E0601
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0000
arc: N1_V01N0001 F3
arc: N3_V06N0003 F3
arc: W1_H02W0101 F3
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 0111111111111111
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R18C115:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0601 V06S0303

.tile R18C116:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02E0601
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 H06E0003
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02W0401
arc: W1_H02W0101 N1_V01S0100
arc: B1 N1_V02S0301
arc: B7 V00B0000
arc: C1 V02N0401
arc: C7 V02S0001
arc: CE0 H00R0000
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: D1 H02E0201
arc: D7 H02E0201
arc: E3_H06E0203 Q7
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q7
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N3_V06N0103 Q1
arc: S3_V06S0103 Q1
arc: V01S0100 Q7
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111000011001100
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1

.tile R18C117:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 W1_H02E0201
arc: E3_H06E0103 W3_H06E0103
arc: H00L0100 E1_H02W0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 W1_H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 H06E0303
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0101
arc: V00B0000 N1_V02S0001
arc: V00T0100 H02E0301
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0203 S3_V06N0203
arc: A2 E1_H02W0701
arc: B2 H02W0301
arc: B5 V02S0501
arc: B7 V00B0000
arc: C2 H00R0100
arc: C5 V01N0101
arc: C7 S1_V02N0001
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: D2 V02N0001
arc: D5 W1_H02E0201
arc: D7 W1_H02E0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 H01E0001
arc: M1 H00R0000
arc: M2 V00T0100
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0301 F1
arc: N3_V06N0303 Q5
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q5
arc: V01S0100 Q7
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R18C118:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 S3_V06N0103
arc: E3_H06E0203 N1_V01S0000
arc: H00L0100 H02W0301
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 V01N0001
arc: N3_V06N0003 H06E0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0103 N1_V01S0100
arc: V00B0100 H02W0701
arc: V00T0000 H02E0001
arc: V00T0100 V02N0501
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0103
arc: B1 H00R0100
arc: B3 N1_V02S0301
arc: B5 V00B0100
arc: B7 V00T0000
arc: C1 S1_V02N0601
arc: C3 V02N0401
arc: C5 V00T0100
arc: C7 S1_V02N0001
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: D1 H02E0201
arc: D3 H02E0201
arc: D5 H02E0201
arc: D7 H02E0201
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0501 Q7
arc: N3_V06N0103 Q1
arc: N3_V06N0303 Q5
arc: S3_V06S0003 Q3
arc: S3_V06S0303 Q5
arc: V01S0000 Q7
arc: V01S0100 Q1
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111000011001100
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1

.tile R18C119:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N1_V01S0100
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 H06E0303
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V06S0203

.tile R18C120:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 S1_V02N0501
arc: S3_V06S0003 N1_V01S0000

.tile R18C121:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: H00L0100 W1_H02E0301
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 H06E0203
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 S1_V02N0001
arc: V00T0000 V02N0601
arc: B5 H02E0101
arc: C5 V00T0000
arc: CE2 H00L0100
arc: CLK1 G_HPBX0000
arc: D5 H02W0201
arc: F5 F5_SLICE
arc: LSR1 V00B0000
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR1
arc: N1_V02N0701 Q5
arc: S3_V06S0303 Q5
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111000011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1

.tile R18C122:PLC2
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: W1_H02W0201 H01E0001

.tile R18C123:PLC2
arc: N1_V02N0001 H06E0003
arc: N1_V02N0401 V01N0001
arc: N3_V06N0303 S1_V02N0601
arc: S3_V06S0003 N1_V01S0000

.tile R18C124:PLC2
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0101 V06S0103
arc: W3_H06W0103 S3_V06N0103

.tile R18C81:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 N3_V06S0203
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0701 N3_V06S0203

.tile R18C82:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 V02S0201
arc: H00R0000 V02N0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 N3_V06S0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0701 E1_H02W0701
arc: V00B0100 H02E0501
arc: V00T0000 V02S0601
arc: V00T0100 H02E0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: A0 N1_V02S0501
arc: A2 V00T0000
arc: A3 H02E0701
arc: A4 V02S0301
arc: A5 V00T0100
arc: A6 H00R0000
arc: A7 V02N0301
arc: B2 H00L0000
arc: B3 V02S0101
arc: B4 N1_V01S0000
arc: B5 V02S0501
arc: B6 V00B0100
arc: B7 V02S0701
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0201 F2
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: S3_V06S0203 F7
arc: V01S0100 F3
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R18C83:PLC2
arc: E1_H02E0101 V06S0103
arc: E3_H06E0303 V06S0303
arc: H00L0000 V02S0001
arc: H00L0100 H02E0301
arc: H00R0000 V02S0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V01S0100
arc: V00B0000 V02S0201
arc: V00T0000 V02S0401
arc: V00T0100 H02W0101
arc: A0 V02N0501
arc: A1 H00L0100
arc: A2 S1_V02N0701
arc: A3 V02S0501
arc: A4 V02N0101
arc: A5 N1_V01N0101
arc: A6 V00T0100
arc: A7 H02E0701
arc: B0 V00B0000
arc: B1 V02S0101
arc: B2 H00L0000
arc: B3 V02S0301
arc: B4 H00R0000
arc: B5 V02S0701
arc: B6 V00T0000
arc: B7 N1_V01S0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0001 F0
arc: S1_V02S0201 F2
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S3_V06S0003 F3
arc: S3_V06S0103 F1
arc: S3_V06S0203 F4
arc: V01S0000 F7
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R18C84:PLC2
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 V01N0001
arc: H00L0000 V02S0201
arc: H00L0100 V02N0301
arc: H00R0000 V02S0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 V01N0101
arc: V00B0000 V02S0001
arc: V00T0000 V02N0401
arc: V00T0100 V02N0501
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0701 V02S0701
arc: A0 S1_V02N0701
arc: A1 H02W0501
arc: A2 H00L0100
arc: A3 N1_V02S0501
arc: A4 V00T0100
arc: A5 V00T0000
arc: A6 V02N0101
arc: A7 S1_V02N0101
arc: B0 V00B0000
arc: B1 H02W0101
arc: B2 H00L0000
arc: B3 V02S0101
arc: B4 H00R0000
arc: B5 V02S0701
arc: B6 N1_V01S0000
arc: B7 V02S0501
arc: E1_H01E0101 F7
arc: E1_H02E0401 F6
arc: E3_H06E0203 F4
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F1
arc: N1_V02N0001 F0
arc: S1_V02S0201 F2
arc: V01S0000 F3
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R18C85:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0501 H01E0101
arc: H00L0000 V02S0201
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 H02W0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00T0000 V02N0601
arc: V00T0100 S1_V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0501 E1_H02W0401
arc: A0 V01N0101
arc: A1 H00L0000
arc: A2 H00L0100
arc: A3 H02E0701
arc: A4 V00T0000
arc: A5 V02N0101
arc: A6 N1_V02S0301
arc: A7 V00T0100
arc: B0 V00B0000
arc: B1 H00R0100
arc: B2 S1_V02N0301
arc: B3 V02S0101
arc: B4 H00R0000
arc: B5 V02S0501
arc: B6 N1_V01S0000
arc: B7 V02S0701
arc: E1_H01E0001 F7
arc: E1_H02E0201 F2
arc: E1_H02E0301 F3
arc: E1_H02E0401 F4
arc: E1_H02E0601 F6
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0201 F0
arc: V01S0000 F1
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R18C86:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V02N0701
arc: H00L0000 V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 V02N0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 V01N0101
arc: S1_V02S0101 N3_V06S0103
arc: S3_V06S0103 N1_V02S0101
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0501 V02S0501
arc: W3_H06W0203 E3_H06W0103
arc: A0 H00L0100
arc: A1 H00R0000
arc: A6 H02W0701
arc: A7 H02W0701
arc: B0 V00B0000
arc: B1 V02S0301
arc: B2 H00L0000
arc: B6 V00B0100
arc: B7 V00B0100
arc: C6 V00T0100
arc: C7 E1_H01E0101
arc: D6 S1_V02N0601
arc: D7 V01N0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: N1_V01N0001 F7
arc: V00T0100 F1
word: SLICED.K0.INIT 1111011010010000
word: SLICED.K1.INIT 1111011010010000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R18C87:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 V06S0103
arc: H00R0000 V02N0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 W1_H02E0201
arc: V00T0100 W1_H02E0301
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E3_H06W0003
arc: A0 S1_V02N0701
arc: A1 S1_V02N0701
arc: A2 S1_V02N0701
arc: A3 S1_V02N0701
arc: A4 S1_V02N0101
arc: A5 S1_V02N0101
arc: A6 S1_V02N0101
arc: A7 S1_V02N0101
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 H02E0101
arc: B5 H02E0101
arc: B6 H02E0101
arc: B7 H02E0101
arc: C0 H02E0601
arc: C1 W1_H02E0601
arc: C2 H00R0100
arc: C3 W1_H02E0401
arc: C4 V00B0100
arc: C5 H02E0401
arc: C6 V00T0100
arc: C7 V00T0000
arc: D0 S1_V02N0201
arc: D1 H00R0000
arc: D2 W1_H02E0001
arc: D3 S1_V02N0001
arc: D4 V02N0401
arc: D5 H02W0001
arc: D6 H02E0201
arc: D7 V00B0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: N1_V02N0201 F2
arc: N1_V02N0601 F4
arc: N3_V06N0103 F1
word: SLICED.K0.INIT 1111011010010000
word: SLICED.K1.INIT 1111011010010000
word: SLICEB.K0.INIT 1111011010010000
word: SLICEB.K1.INIT 1111011010010000
word: SLICEA.K0.INIT 1111011010010000
word: SLICEA.K1.INIT 1111011010010000
word: SLICEC.K0.INIT 1111011010010000
word: SLICEC.K1.INIT 1111011010010000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R18C88:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02S0401
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 V06S0303
arc: H00L0000 W1_H02E0001
arc: H00L0100 V02S0101
arc: H00R0000 H02E0601
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 H01E0001
arc: V00B0000 N1_V02S0001
arc: V00B0100 W1_H02E0701
arc: V00T0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: A0 H00L0000
arc: A2 H00L0100
arc: A3 V02N0701
arc: A4 V02S0301
arc: A5 V00T0100
arc: A6 H02W0701
arc: A7 V02N0301
arc: B2 W1_H02E0301
arc: B3 H00R0000
arc: B4 H02W0101
arc: B5 V00B0100
arc: B6 H02W0301
arc: B7 V00B0000
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: N1_V01N0101 F5
arc: N1_V02N0201 F2
arc: V01S0000 F3
arc: W1_H02W0401 F4
arc: W1_H02W0601 F6
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R18C89:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 V06S0103
arc: H00L0000 S1_V02N0201
arc: H00L0100 H02E0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 W1_H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0203 H06W0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02S0001
arc: V00T0000 V02S0401
arc: V00T0100 V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 S1_V02N0701
arc: A0 V02N0701
arc: A1 H00L0000
arc: A2 H00L0100
arc: A3 V00B0000
arc: A4 V00T0100
arc: A5 S1_V02N0301
arc: A6 N1_V01S0100
arc: A7 H02W0701
arc: B0 V00T0000
arc: B1 V02N0101
arc: B2 H00R0100
arc: B3 H00R0000
arc: B4 W1_H02E0101
arc: B5 V02N0501
arc: B6 W1_H02E0301
arc: B7 H02E0301
arc: E1_H01E0001 F3
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: N1_V01N0101 F2
arc: N1_V02N0201 F0
arc: N1_V02N0401 F6
arc: N1_V02N0701 F7
arc: N3_V06N0303 F5
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R18C90:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 S1_V02N0201
arc: H00L0100 H02W0301
arc: H00R0000 H02W0401
arc: H00R0100 H02W0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H02W0501
arc: N3_V06N0103 V01N0101
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0303 H06W0303
arc: V00B0000 S1_V02N0001
arc: V00T0000 S1_V02N0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E1_H01W0100
arc: A0 V02N0701
arc: A1 H00L0000
arc: A2 H00L0100
arc: A3 V00T0000
arc: A4 V00B0000
arc: A5 N1_V01S0100
arc: A6 H02W0501
arc: A7 H00R0000
arc: B0 H02E0301
arc: B1 V02N0101
arc: B2 V02S0101
arc: B3 H00R0100
arc: B4 V02S0501
arc: B5 N1_V02S0501
arc: B6 V02S0701
arc: B7 S1_V02N0701
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F1
arc: N1_V02N0001 F2
arc: N1_V02N0201 F0
arc: N1_V02N0601 F4
arc: N1_V02N0701 F5
arc: V01S0000 F3
arc: W1_H02W0601 F6
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R18C91:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 V02S0201
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02E0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 H06E0103
arc: V00B0000 N1_V02S0001
arc: V00T0100 S1_V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 E1_H02W0701
arc: A1 H00L0000
arc: A2 V02N0501
arc: A3 H00L0100
arc: A4 E1_H02W0501
arc: A5 V00T0100
arc: A6 H02E0501
arc: A7 H00R0000
arc: B0 S1_V02N0101
arc: B1 H02W0301
arc: B2 V02S0301
arc: B3 V02S0101
arc: B4 V02S0701
arc: B5 N1_V02S0701
arc: B6 E1_H02W0301
arc: B7 V00B0000
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: N1_V01N0101 F7
arc: N1_V02N0001 F2
arc: N1_V02N0101 F3
arc: N1_V02N0401 F4
arc: S3_V06S0303 F5
arc: V01S0000 F1
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R18C92:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 V06S0303
arc: H00L0000 S1_V02N0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02N0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 W1_H02E0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0000
arc: A1 E1_H01E0001
arc: A2 H00L0100
arc: A6 H00R0000
arc: A7 H00R0000
arc: B0 V02S0101
arc: B1 H02E0101
arc: B6 V00T0000
arc: B7 V00T0000
arc: C6 V00T0100
arc: C7 E1_H01E0101
arc: D6 V01N0001
arc: D7 S1_V02N0401
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F6
arc: N1_V02N0201 F2
arc: V00T0100 F1
arc: W1_H02W0501 F7
word: SLICED.K0.INIT 1111100101100000
word: SLICED.K1.INIT 1111100101100000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 0101101010101010
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R18C93:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 H02E0201
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00T0000 S1_V02N0601
arc: V00T0100 H02W0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E3_H06W0203
arc: A5 W1_H02E0701
arc: B5 H00L0000
arc: C5 V02N0201
arc: C6 V00T0100
arc: C7 H02E0401
arc: CE1 H00L0000
arc: CLK1 G_HPBX0000
arc: D5 V02N0401
arc: D6 H01W0000
arc: D7 H01W0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: E3_H06E0103 Q2
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR0 V00T0000
arc: M2 H02W0601
arc: M4 V00B0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: V01S0000 F4
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1110110010100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1

.tile R18C94:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V06N0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 H02E0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02N0601
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 H02E0401
arc: V00B0100 W1_H02E0701
arc: V00T0100 H02W0101
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 V06N0003
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A1 V02N0501
arc: A2 W1_H02E0501
arc: A3 W1_H02E0501
arc: A4 W1_H02E0501
arc: A5 W1_H02E0501
arc: A6 W1_H02E0501
arc: A7 W1_H02E0501
arc: B1 N1_V02S0101
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 H02W0301
arc: B5 H02W0301
arc: B6 H02W0301
arc: B7 H02W0301
arc: C1 H00L0000
arc: C2 H02W0401
arc: C3 V02N0401
arc: C4 V01N0101
arc: C5 V02N0201
arc: C6 V00T0100
arc: C7 H02W0601
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V02N0001
arc: D3 H00R0000
arc: D4 S1_V02N0601
arc: D5 S1_V02N0401
arc: D6 H00L0100
arc: D7 E1_H02W0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F4
arc: E1_H02E0001 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: N1_V01N0001 F0
arc: N1_V02N0501 F7
arc: S1_V02S0001 F0
arc: W1_H02W0201 F0
arc: W1_H02W0401 F6
arc: W1_H02W0701 F5
word: SLICEC.K0.INIT 1111100101100000
word: SLICEC.K1.INIT 1111100101100000
word: SLICEB.K0.INIT 1111100101100000
word: SLICEB.K1.INIT 1111100101100000
word: SLICED.K0.INIT 1111100101100000
word: SLICED.K1.INIT 1111100101100000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0100010111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R18C95:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 H02W0001
arc: H00L0100 H02E0301
arc: H00R0000 N1_V02S0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02S0301
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 N3_V06S0303
arc: A0 E1_H02W0501
arc: A2 H00L0100
arc: A3 V00B0000
arc: A4 W1_H02E0501
arc: A5 H02W0701
arc: A6 V00T0100
arc: A7 E1_H02W0701
arc: B2 H00L0000
arc: B3 E1_H02W0301
arc: B4 V02N0501
arc: B5 H00R0000
arc: B6 V00B0100
arc: B7 V00T0000
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F4
arc: S3_V06S0103 F2
arc: S3_V06S0303 F5
arc: V01S0000 F3
arc: V01S0100 F7
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R18C96:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 N1_V02S0201
arc: H00R0000 V02N0601
arc: H01W0000 W3_H06E0103
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 N1_V01S0000
arc: S3_V06S0003 E1_H01W0000
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02N0301
arc: V00T0000 V02N0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 S3_V06N0003
arc: A0 E1_H02W0701
arc: A1 W1_H02E0701
arc: A2 E1_H02W0501
arc: A3 V00B0000
arc: A4 H02E0701
arc: A5 W1_H02E0501
arc: A6 V00T0100
arc: A7 H00R0000
arc: B0 E1_H02W0101
arc: B1 S1_V02N0301
arc: B2 H02E0301
arc: B3 H01W0100
arc: B4 H00L0000
arc: B5 V00B0100
arc: B6 W1_H02E0101
arc: B7 V00T0000
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0001 F0
arc: S1_V02S0601 F6
arc: S3_V06S0103 F1
arc: S3_V06S0203 F4
arc: S3_V06S0303 F5
arc: V01S0000 F7
arc: V01S0100 F3
arc: W1_H02W0101 F3
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R18C97:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 V02S0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 E1_H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 H06E0003
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0103 N1_V02S0201
arc: V00B0000 V02N0001
arc: V00T0000 N1_V02S0601
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H02W0501
arc: A0 H00L0100
arc: A1 V01N0101
arc: A2 V00B0000
arc: A3 V02S0501
arc: A4 H02E0501
arc: A5 V00T0000
arc: A6 H00R0000
arc: A7 H02E0701
arc: B0 S1_V02N0101
arc: B1 H00R0100
arc: B2 V02N0301
arc: B3 H02E0101
arc: B4 N1_V02S0701
arc: B5 V02N0701
arc: B6 H02W0301
arc: B7 H02E0301
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: S1_V02S0301 F1
arc: S1_V02S0701 F5
arc: S3_V06S0003 F0
arc: S3_V06S0203 F4
arc: S3_V06S0303 F6
arc: V01S0100 F3
arc: W1_H02W0001 F2
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R18C98:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 W1_H02E0001
arc: H00R0000 V02N0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 H01E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 V01N0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 E1_H02W0601
arc: V00B0100 V02S0301
arc: V00T0100 V02N0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 S3_V06N0303
arc: A0 V02S0701
arc: A1 H00R0000
arc: A2 H01E0001
arc: A3 N1_V02S0501
arc: A4 E1_H02W0701
arc: A5 V00T0100
arc: A6 E1_H01W0000
arc: A7 E1_H02W0501
arc: B0 V00B0000
arc: B1 V02N0301
arc: B2 E1_H01W0100
arc: B3 H02W0101
arc: B4 H02W0301
arc: B5 H00L0000
arc: B6 V00B0100
arc: B7 E1_H02W0101
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: S1_V02S0001 F2
arc: S1_V02S0101 F1
arc: S1_V02S0401 F4
arc: S1_V02S0701 F5
arc: S3_V06S0003 F3
arc: V01S0000 F0
arc: V01S0100 F6
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R18C99:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 N1_V02S0101
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: V00T0000 H02W0201
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 V06N0303
arc: A0 H00L0100
arc: A1 N1_V02S0501
arc: A7 V02N0101
arc: B0 V00B0000
arc: B1 E1_H02W0301
arc: B7 V00B0100
arc: C7 S1_V02N0201
arc: D6 N1_V02S0401
arc: D7 N1_V02S0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F6
arc: M6 V00T0000
arc: N1_V01N0001 F6
arc: S1_V02S0301 F1
arc: S1_V02S0401 F6
arc: S3_V06S0003 F0
arc: V01S0000 F2
arc: V01S0100 F2
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 0100010111111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R19C100:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 W3_H06E0303
arc: H00L0000 H02W0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 H02W0401
arc: V00B0100 H02W0501
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02N0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0100
arc: A1 V02N0501
arc: A2 V00B0000
arc: A3 V02S0701
arc: A4 V00T0100
arc: A5 S1_V02N0101
arc: A6 H00L0000
arc: A7 H00R0000
arc: B0 S1_V02N0301
arc: B1 V02S0301
arc: B2 V02N0301
arc: B3 H00R0100
arc: B4 H02E0301
arc: B5 V00B0100
arc: B6 V00T0000
arc: B7 E1_H02W0101
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: S1_V02S0001 F0
arc: S3_V06S0003 F3
arc: S3_V06S0103 F1
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V01S0000 F6
arc: V01S0100 F4
arc: W3_H06W0103 F1
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R19C101:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W1_H02E0101
arc: H00L0000 H02W0001
arc: H00R0000 V02S0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H01E0101
arc: V00B0000 H02W0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02N0501
arc: A1 H00L0000
arc: A7 H00R0000
arc: B0 H02W0301
arc: B1 V00B0000
arc: B6 N1_V02S0701
arc: B7 V02N0701
arc: C6 H02E0401
arc: C7 E1_H02W0601
arc: D6 N1_V02S0601
arc: D7 W1_H02E0201
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: S1_V02S0201 F2
arc: S3_V06S0003 F0
arc: V01S0000 F1
arc: W1_H02W0601 F6
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 1100111100001111
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R19C102:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 V02N0201
arc: H00R0000 H02E0401
arc: H00R0100 E1_H02W0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0303 N1_V02S0501
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0203 E1_H02W0401
arc: A0 H00L0100
arc: A2 H02W0701
arc: A3 H00L0100
arc: A4 H02W0701
arc: A7 H02W0701
arc: B0 V02S0101
arc: B1 Q1
arc: B2 H00L0000
arc: B3 V02N0101
arc: B4 E1_H02W0101
arc: B5 E1_H02W0301
arc: B7 V02N0501
arc: C0 H02W0601
arc: C1 V02N0401
arc: C2 N1_V01N0001
arc: C3 H02W0601
arc: C4 E1_H01E0101
arc: C5 V02N0201
arc: C7 S1_V02N0201
arc: CE0 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 W1_H02E0201
arc: D2 H02E0201
arc: D3 H00R0000
arc: D4 H02E0201
arc: D5 F0
arc: D6 H02W0201
arc: D7 H02W0201
arc: E1_H01E0101 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 Q1
arc: LSR1 H02W0501
arc: M6 V00T0100
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F3
arc: V01S0000 F6
arc: V01S0100 F4
arc: W1_H02W0201 F2
arc: W1_H02W0601 F4
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 1100000011111111
word: SLICEB.K0.INIT 0000111101001111
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0000111101001111
word: SLICEC.K1.INIT 0011111100000000
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 0101000111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R19C103:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 N1_V02S0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0601
arc: V00T0100 V02N0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 N3_V06S0303
arc: A5 E1_H01W0000
arc: A6 H02E0501
arc: B5 N1_V02S0701
arc: B6 V02S0701
arc: B7 W1_H02E0101
arc: C0 E1_H01W0000
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C5 V00T0000
arc: C6 H02E0401
arc: C7 H02W0601
arc: D0 V01S0100
arc: D2 H00R0000
arc: D3 V00T0100
arc: D4 H02W0201
arc: D5 H02W0201
arc: D6 V02N0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M4 V00B0100
arc: N1_V01N0001 F4
arc: V01S0000 F4
arc: V01S0100 F7
word: SLICED.K0.INIT 0011101101111111
word: SLICED.K1.INIT 0011000000000000
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 0101000111111111
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R19C104:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 E1_H02W0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02W0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02N0101
arc: V00T0100 H02W0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A3 E1_H02W0701
arc: A7 V02N0301
arc: B0 F3
arc: B1 F3
arc: B2 F3
arc: B3 E1_H02W0101
arc: B6 V02S0501
arc: B7 V02N0701
arc: C0 V02N0601
arc: C1 H00L0100
arc: C2 N1_V01S0100
arc: C3 H00L0000
arc: C6 E1_H01E0101
arc: C7 V02S0201
arc: CE2 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 V02N0201
arc: D2 V00T0100
arc: D3 N1_V02S0201
arc: D6 V02S0401
arc: D7 H00R0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0401 Q4
arc: E3_H06E0003 F3
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q4
arc: LSR1 E1_H02W0301
arc: M4 V00B0000
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F3
arc: N1_V02N0001 F2
arc: N1_V02N0101 F3
arc: N1_V02N0401 Q4
arc: N3_V06N0003 F3
arc: N3_V06N0303 F6
arc: S1_V02S0301 F3
arc: S3_V06S0203 Q4
arc: V01S0100 Q4
arc: W1_H02W0001 F2
arc: W1_H02W0101 F3
arc: W1_H02W0401 F6
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
arc: W3_H06W0203 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1100111100001111
word: SLICEA.K1.INIT 1100000011111111
word: SLICED.K0.INIT 1100111100001111
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1100000011111111
word: SLICEB.K1.INIT 0000000000000010
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1

.tile R19C105:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0201
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 H01E0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02W0401
arc: V00T0000 H02W0001
arc: V00T0100 H02E0101
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 V01N0001
arc: A5 H02W0701
arc: A6 W1_H02E0701
arc: A7 E1_H01W0000
arc: B4 W1_H02E0301
arc: B5 H02W0101
arc: B6 V00B0100
arc: B7 V02N0501
arc: C4 V00B0100
arc: C5 V00T0000
arc: C6 E1_H01E0101
arc: C7 V02S0201
arc: D0 N1_V01S0000
arc: D1 H00R0000
arc: D2 V00T0100
arc: D3 H02E0001
arc: D4 H02W0201
arc: D5 V00B0000
arc: D6 H00R0100
arc: D7 E1_H01W0100
arc: E1_H01E0001 F5
arc: E1_H01E0101 F7
arc: E1_H02E0501 F5
arc: E1_H02E0701 F5
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: M0 W1_H02E0601
arc: M1 H00L0000
arc: M2 W1_H02E0601
arc: N1_V01N0001 F5
arc: N1_V02N0701 F5
arc: N3_V06N0303 F5
arc: S1_V02S0701 F5
arc: S3_V06S0303 F5
arc: V00B0100 F5
arc: V01S0000 F4
arc: V01S0100 F5
arc: W1_H02W0501 F5
arc: W1_H02W0701 F5
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0000111101001111
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0011111100000000
word: SLICEC.K1.INIT 0000010000000000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R19C106:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 H01E0001
arc: H00L0000 H02E0201
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02E0501
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02N0301
arc: V00T0100 V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E1_H01W0000
arc: A0 H00L0000
arc: A2 V00B0000
arc: A3 H02W0501
arc: A5 E1_H02W0701
arc: A7 E1_H02W0701
arc: B0 N1_V02S0101
arc: B1 H02E0301
arc: B2 H00R0100
arc: B3 V02N0101
arc: B4 H02E0101
arc: B5 E1_H02W0101
arc: B7 E1_H02W0301
arc: C0 V02S0401
arc: C1 H02W0401
arc: C2 H00L0100
arc: C3 V02S0401
arc: C4 E1_H01E0101
arc: C5 V02S0001
arc: C6 H02W0601
arc: C7 V02S0001
arc: CE0 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 V02N0001
arc: D1 S1_V02N0201
arc: D2 V00T0100
arc: D3 V02N0001
arc: D4 H02E0001
arc: D5 H02W0201
arc: D6 V02N0401
arc: D7 H02W0201
arc: E1_H01E0101 F5
arc: E1_H02E0501 F7
arc: E1_H02E0701 F5
arc: E3_H06E0203 F7
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 Q1
arc: H01W0100 F7
arc: LSR0 V00B0100
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0101 Q1
arc: N1_V02N0601 F6
arc: N1_V02N0701 F7
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: S1_V02S0501 F5
arc: S3_V06S0303 F5
arc: V01S0000 F7
arc: W1_H02W0201 F0
arc: W1_H02W0501 F7
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 1100000011111111
word: SLICED.K0.INIT 0000111100000000
word: SLICED.K1.INIT 0000000000000100
word: SLICEC.K0.INIT 0000001111110011
word: SLICEC.K1.INIT 0000001000000000
word: SLICEB.K0.INIT 0000111101001111
word: SLICEB.K1.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R19C107:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 H01E0101
arc: H00L0000 E1_H02W0201
arc: H00R0100 H02E0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 H01E0101
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 W1_H02E0701
arc: V00T0100 S1_V02N0501
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E1_H02W0301
arc: A0 H00L0000
arc: A2 V00B0000
arc: A5 E1_H02W0701
arc: B0 E1_H02W0301
arc: B1 H02W0101
arc: B2 E1_H02W0101
arc: B4 V00B0100
arc: B5 V02S0501
arc: B6 V02N0701
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 V02S0401
arc: C4 V02S0201
arc: C5 V00T0100
arc: C6 V00T0100
arc: C7 H01E0001
arc: CLK1 G_HPBX0000
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D2 V00B0100
arc: D4 V02S0601
arc: D5 H00R0100
arc: D6 V02N0401
arc: D7 H00R0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q0
arc: E3_H06E0003 Q0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 Q0
arc: LSR1 H02E0301
arc: M0 V00T0000
arc: M2 H02W0601
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F5
arc: V00T0000 Q0
arc: V01S0000 F7
arc: V01S0100 F6
arc: W1_H02W0001 F2
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0000000000111111
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1100111100001111
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0000001000000000
word: SLICEA.K1.INIT 0000001100001111
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R19C108:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 H06W0303
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02E0701
arc: V00T0000 V02N0401
arc: V00T0100 H02E0101
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 H01E0101
arc: A1 H02E0501
arc: A3 E1_H02W0701
arc: A4 H02E0501
arc: A7 E1_H02W0701
arc: B0 V00T0000
arc: B1 V02S0101
arc: B3 V02S0301
arc: B4 H00R0000
arc: B5 V02N0701
arc: B7 V01S0000
arc: C0 H00R0100
arc: C1 V02S0401
arc: C3 N1_V01N0001
arc: C4 V00T0100
arc: C5 H02W0401
arc: C7 S1_V02N0001
arc: CE2 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D0 V01S0100
arc: D1 W1_H02E0001
arc: D2 F0
arc: D3 E1_H02W0001
arc: D4 W1_H02E0001
arc: D5 H02W0001
arc: D6 H01W0000
arc: D7 E1_H02W0001
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F4
arc: H01W0100 Q5
arc: LSR0 H02E0301
arc: M2 H02E0601
arc: M6 V00B0100
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F0
arc: V01S0000 F4
arc: V01S0100 F1
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 1100000011111111
word: SLICEA.K0.INIT 0011111100000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 0111011100110111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0101111100011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R19C109:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V01N0101
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N3_V06S0103
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02S0301
arc: H00R0000 V02N0401
arc: H00R0100 H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 H06E0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 N1_V02S0201
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02E0201
arc: V00T0100 V02S0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E1_H01W0000
arc: A0 H00L0100
arc: A3 V00B0000
arc: A5 N1_V01S0100
arc: B0 H00R0100
arc: B1 H01W0100
arc: B2 E1_H02W0101
arc: B3 V01N0001
arc: B4 V00B0100
arc: B5 V02N0701
arc: C0 E1_H02W0601
arc: C1 V02S0401
arc: C2 H02E0601
arc: C3 H00R0100
arc: C4 E1_H01E0101
arc: C5 V00T0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 V02S0201
arc: D1 V02S0001
arc: D2 V01S0100
arc: D3 H00R0000
arc: D4 N1_V02S0401
arc: D5 V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F5
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q0
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M6 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: V00B0000 Q6
arc: V01S0100 F3
arc: W1_H02W0201 Q0
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0011111100000000
word: SLICEB.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 1100111100001111
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0101111101001111
word: SLICEA.K1.INIT 0000000000001100
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R19C110:PLC2
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02S0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 S1_V02N0701
arc: H01W0000 W3_H06E0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 E1_H02W0701
arc: V00T0000 E1_H02W0001
arc: V00T0100 V02N0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A2 E1_H01E0001
arc: A6 V02S0301
arc: B2 H00R0100
arc: B3 H00L0000
arc: B5 E1_H02W0301
arc: B6 V00T0000
arc: C2 E1_H02W0601
arc: C3 H02W0401
arc: C4 E1_H01E0101
arc: C5 H02W0401
arc: C6 E1_H02W0601
arc: CE0 S1_V02N0201
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CLK1 G_HPBX0000
arc: D2 V00B0100
arc: D3 H00R0000
arc: D4 W1_H02E0001
arc: D5 H00L0100
arc: D6 H02E0201
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 Q0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0100
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q5
arc: V00B0000 F4
arc: V01S0000 F4
arc: V01S0100 F6
arc: W1_H02W0301 Q3
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 1100000011111111
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1100000011111111
word: SLICED.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R19C111:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 W1_H02E0001
arc: H00L0000 V02N0001
arc: H00R0100 V02N0701
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0401 E3_H06W0203
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 W1_H02E0501
arc: V00T0100 V02S0701
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: CE0 H02W0101
arc: CE1 E1_H02W0101
arc: CE2 H00L0000
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: H01W0000 Q2
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00B0100
arc: M2 V00B0000
arc: M4 V00T0100
arc: M6 H02W0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: V00B0000 Q6
arc: V01S0100 Q4
arc: W3_H06W0003 Q0
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R19C112:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 S3_V06N0203
arc: H00L0000 V02S0201
arc: H00R0000 W1_H02E0601
arc: H00R0100 H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0501
arc: V00T0100 V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203
arc: A1 E1_H01E0001
arc: B0 V00T0000
arc: B1 H02W0301
arc: C0 H00L0100
arc: C1 H02E0401
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 V02N0201
arc: D1 V00B0100
arc: E1_H01E0001 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00L0100 F1
arc: H01W0100 Q4
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M2 V00T0100
arc: M4 H02W0401
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: V00T0000 Q0
arc: W1_H02W0001 Q2
arc: W3_H06W0003 Q0
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1100111100001111
word: SLICEA.K1.INIT 0001001101011111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1

.tile R19C113:PLC2
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 N1_V02S0001
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 H06W0303
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0103 S3_V06N0103

.tile R19C114:PLC2
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 H06E0003
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100
arc: W1_H02W0301 V02N0301

.tile R19C115:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 E1_H02W0501
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0601
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 S1_V02N0301

.tile R19C116:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E3_H06E0003 W3_H06E0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0401 N3_V06S0203
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V01S0100
arc: W1_H02W0201 N3_V06S0103
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100

.tile R19C117:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: H00R0000 V02S0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0303 S3_V06N0203
arc: V00B0000 E1_H02W0401
arc: V00T0000 H02W0201
arc: A5 V00T0000
arc: A6 H00R0000
arc: A7 S1_V02N0301
arc: B5 E1_H02W0101
arc: B6 V00B0100
arc: B7 V02N0501
arc: C4 E1_H01E0101
arc: C5 V02S0201
arc: C6 H01E0001
arc: C7 V02N0201
arc: D4 V02S0601
arc: D5 S1_V02N0401
arc: D6 V00B0000
arc: D7 H00R0100
arc: E1_H01E0101 F5
arc: E3_H06E0203 F7
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0000 F4
arc: H01W0100 F4
arc: N1_V02N0401 F4
arc: N1_V02N0501 F7
arc: N3_V06N0203 F4
arc: S3_V06S0203 F7
arc: V00B0100 F7
arc: V01S0100 F4
arc: W1_H02W0501 F7
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0000000100000011
word: SLICED.K1.INIT 0001000000000000
word: SLICEC.K0.INIT 1111111111110000
word: SLICEC.K1.INIT 0000000000010000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R19C118:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 H01E0001
arc: W3_H06W0103 S3_V06N0103

.tile R19C119:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0701
arc: S3_V06S0003 N1_V02S0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203

.tile R19C120:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 H06E0203
arc: S3_V06S0203 H06E0203

.tile R19C121:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: S3_V06S0203 N1_V02S0401

.tile R19C122:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 H06E0203

.tile R19C123:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0203 W3_H06E0203

.tile R19C124:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R19C81:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 V02S0701

.tile R19C82:PLC2
arc: E1_H02E0701 V02S0701
arc: H00L0000 H02W0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 E1_H01W0000
arc: V00B0000 N1_V02S0201
arc: V00B0100 N1_V02S0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 N1_V02S0701
arc: A0 H00L0000
arc: A2 V00B0000
arc: A3 H00L0100
arc: A4 V02S0101
arc: A5 V02S0301
arc: A6 H02E0501
arc: A7 V00T0100
arc: B2 H00R0000
arc: B3 H00R0100
arc: B4 V00B0100
arc: B5 H02E0101
arc: B6 N1_V01S0000
arc: B7 V00T0000
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F4
arc: S1_V02S0101 F3
arc: S1_V02S0201 F2
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: V01S0100 F7
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R19C83:PLC2
arc: E1_H02E0501 V02N0501
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 V02N0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 N1_V02S0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 N1_V02S0601
arc: V00T0100 S1_V02N0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 N3_V06S0103
arc: A0 E1_H02W0501
arc: A1 V02S0701
arc: A2 V00B0000
arc: A3 H00L0100
arc: A4 V00T0000
arc: A5 V02S0101
arc: A6 H02W0501
arc: A7 V00T0100
arc: B0 S1_V02N0301
arc: B1 V02S0301
arc: B2 H00R0000
arc: B3 V02N0101
arc: B4 V00B0100
arc: B5 H00L0000
arc: B6 H02W0101
arc: B7 H02W0301
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: S1_V02S0001 F2
arc: S1_V02S0101 F1
arc: S1_V02S0301 F3
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: V01S0100 F0
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R19C84:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0601 N1_V01S0000
arc: V00B0000 N1_V02S0201
arc: V00T0000 N1_V02S0401
arc: V00T0100 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 H01E0001
arc: A0 H00L0000
arc: A1 H00L0100
arc: A2 V00B0000
arc: A3 V02S0501
arc: A4 V00T0000
arc: A5 W1_H02E0701
arc: A6 H00R0000
arc: A7 V00T0100
arc: B0 H00R0100
arc: B1 V02S0301
arc: B2 S1_V02N0301
arc: B3 V02N0301
arc: B4 V02N0501
arc: B5 V02S0701
arc: B6 V01S0000
arc: B7 H02W0101
arc: E1_H02E0301 F1
arc: E1_H02E0401 F4
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F6
arc: N1_V02N0201 F0
arc: S1_V02S0001 F2
arc: S1_V02S0101 F3
arc: S1_V02S0501 F5
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R19C85:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 V02N0401
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 V06S0203
arc: H00L0000 N1_V02S0001
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0303
arc: V00B0000 H02W0601
arc: V00T0000 N1_V02S0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V02S0701
arc: A0 H00L0000
arc: A1 H02W0501
arc: A2 V00B0000
arc: A3 V02S0501
arc: A4 V00T0000
arc: A5 W1_H02E0501
arc: A6 H00R0000
arc: A7 V00T0100
arc: B0 V02S0101
arc: B1 V02S0301
arc: B2 N1_V02S0301
arc: B3 H00R0100
arc: B4 S1_V02N0501
arc: B5 H02E0101
arc: B6 H02W0301
arc: B7 V02N0701
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0301 F1
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: N1_V01N0001 F5
arc: N1_V02N0001 F2
arc: V01S0000 F4
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R19C86:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 V06N0303
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 H01E0101
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0301
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 H06E0303
arc: S1_V02S0501 N3_V06S0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0101
arc: V00T0100 H02E0301
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N1_V02S0601
arc: A0 H00L0000
arc: A1 H00L0100
arc: A2 V00B0000
arc: A6 S1_V02N0301
arc: A7 S1_V02N0301
arc: B0 N1_V02S0101
arc: B1 V02S0101
arc: B6 V00B0100
arc: B7 V00B0100
arc: C6 V00T0100
arc: C7 W1_H02E0601
arc: D6 H02E0001
arc: D7 H02E0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F0
arc: N1_V01N0101 F6
arc: V01S0000 F1
word: SLICED.K0.INIT 1111100101100000
word: SLICED.K1.INIT 1111100101100000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 0101101010101010
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R19C87:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 N3_V06S0303
arc: H00R0100 V02S0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 V01N0001
arc: S1_V02S0301 E1_H02W0301
arc: V00B0000 W1_H02E0401
arc: V00T0000 V02N0401
arc: V00T0100 V02S0501
arc: A4 V02N0101
arc: A5 V02N0101
arc: A7 E1_H02W0501
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B4 V02N0501
arc: B5 V02N0501
arc: B7 H02E0101
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C4 S1_V02N0001
arc: C5 H02E0401
arc: C6 V00B0100
arc: C7 V00T0000
arc: CE1 V02S0201
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 N1_V01S0000
arc: D4 V02S0601
arc: D5 V02S0401
arc: D6 H00R0100
arc: D7 F0
arc: E1_H01E0001 F0
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 H02E0601
arc: M2 H02W0601
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F4
arc: N3_V06N0303 F6
arc: S1_V02S0201 F0
arc: S1_V02S0501 F5
arc: V00B0100 Q7
arc: V01S0000 Q2
arc: V01S0100 Q2
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111100101100000
word: SLICEC.K1.INIT 1111100101100000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1000000011000100
word: SLICEA.K0.INIT 1111000011110011
word: SLICEA.K1.INIT 1111000011110011
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1

.tile R19C88:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0301
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0401 H06W0203
arc: V00B0000 S1_V02N0201
arc: V00T0000 H02E0001
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: A2 S1_V02N0701
arc: A3 H02E0501
arc: A4 V00T0000
arc: A5 N1_V01S0100
arc: A6 H00L0000
arc: A7 V02S0101
arc: B2 N1_V02S0101
arc: B3 S1_V02N0301
arc: B4 H02E0301
arc: B5 H00R0000
arc: B6 V02S0701
arc: B7 V00B0000
arc: E1_H01E0001 F3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: N1_V01N0001 F6
arc: N1_V02N0601 F4
arc: W1_H02W0001 F2
arc: W1_H02W0501 F5
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R19C89:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 V02S0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 V01N0101
arc: S1_V02S0201 H06E0103
arc: V00B0000 V02N0201
arc: V00B0100 V02N0301
arc: V00T0000 H02W0201
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: A0 H00L0000
arc: A1 V02S0501
arc: A2 W1_H02E0701
arc: A3 H02E0501
arc: A4 V00T0000
arc: A5 H02W0501
arc: A6 V00T0100
arc: A7 S1_V02N0101
arc: B0 S1_V02N0301
arc: B1 V00B0000
arc: B2 V02S0101
arc: B3 N1_V02S0301
arc: B4 N1_V02S0701
arc: B5 V00B0100
arc: B6 S1_V02N0701
arc: B7 V02S0701
arc: E1_H01E0101 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: N1_V01N0001 F1
arc: N1_V02N0001 F2
arc: N1_V02N0201 F0
arc: N1_V02N0401 F4
arc: N1_V02N0601 F6
arc: V01S0000 F3
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R19C90:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 N3_V06S0103
arc: H00L0000 V02S0201
arc: H00R0000 N1_V02S0601
arc: N1_V02N0101 V01N0101
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0501 E3_H06W0303
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0501
arc: V00T0100 N1_V02S0701
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 N3_V06S0303
arc: W3_H06W0103 E1_H02W0201
arc: A0 H00L0000
arc: A1 V01N0101
arc: A2 S1_V02N0701
arc: A3 V02S0701
arc: A4 H02E0501
arc: A5 V02N0101
arc: A6 V00T0100
arc: A7 H02W0701
arc: B0 S1_V02N0301
arc: B1 V00B0000
arc: B2 V02S0301
arc: B3 V02N0301
arc: B4 V00B0100
arc: B5 H00R0000
arc: B6 V02S0501
arc: B7 E1_H02W0101
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F6
arc: N1_V01N0101 F5
arc: N1_V02N0001 F0
arc: N1_V02N0201 F2
arc: N1_V02N0301 F3
arc: N1_V02N0601 F4
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R19C91:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0201
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 H06W0303
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 H06W0203
arc: V00B0000 N1_V02S0201
arc: V00T0000 N1_V02S0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 V06S0203
arc: A0 H00L0000
arc: A1 H02E0501
arc: A2 H02W0701
arc: A3 V00T0000
arc: A4 V00T0100
arc: A5 S1_V02N0301
arc: A6 V02S0301
arc: A7 V02S0101
arc: B0 H00R0100
arc: B1 V00B0000
arc: B2 S1_V02N0101
arc: B3 H00R0000
arc: B4 V02N0701
arc: B5 V02N0501
arc: B6 S1_V02N0501
arc: B7 S1_V02N0701
arc: E1_H01E0001 F1
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: N1_V02N0001 F0
arc: N1_V02N0201 F2
arc: N1_V02N0301 F3
arc: N1_V02N0601 F6
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R19C92:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 N1_V02S0201
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 E1_H01W0100
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A1 H02E0701
arc: B0 V02N0301
arc: B1 V02S0301
arc: B2 H02W0301
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: N1_V01N0001 F1
arc: N1_V01N0101 F3
arc: N1_V02N0001 F2
arc: V01S0000 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R19C93:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V02S0401
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 N1_V02S0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 W1_H02E0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N1_V01S0100
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 E1_H02W0401
arc: V00B0100 W1_H02E0501
arc: V00T0000 S1_V02N0401
arc: V00T0100 W1_H02E0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 N1_V01S0100
arc: A1 H00R0000
arc: A5 V02N0101
arc: A7 H02W0701
arc: B0 H00R0100
arc: B1 V00T0000
arc: B4 V00B0100
arc: B5 N1_V02S0701
arc: B6 V00B0100
arc: B7 E1_H02W0301
arc: C0 V02N0401
arc: C1 H02E0401
arc: C4 V02S0201
arc: C5 V00T0100
arc: C6 E1_H01E0101
arc: C7 V00T0100
arc: D0 W1_H02E0201
arc: D1 E1_H02W0201
arc: D4 H00L0100
arc: D5 E1_H02W0201
arc: D6 V00B0000
arc: D7 E1_H02W0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: N1_V01N0001 F5
arc: N1_V01N0101 F0
arc: S1_V02S0001 F0
arc: V01S0000 F1
arc: V01S0100 F6
word: SLICEC.K0.INIT 1100111100001111
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K0.INIT 1100111100001111
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1100111100001111
word: SLICEA.K1.INIT 0001010100111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1

.tile R19C94:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 V06S0303
arc: H00L0000 V02N0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02E0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 N1_V02S0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02W0001
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0701 V02S0701
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0000
arc: A2 V00B0000
arc: A3 H00L0100
arc: A4 V02S0101
arc: A5 V00T0000
arc: A6 W1_H02E0701
arc: A7 V00T0100
arc: B2 H02E0101
arc: B3 H00R0000
arc: B4 V02N0701
arc: B5 W1_H02E0301
arc: B6 V00B0100
arc: B7 W1_H02E0101
arc: E1_H01E0001 F5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F3
arc: N1_V02N0201 F2
arc: N1_V02N0401 F4
arc: V01S0000 F6
arc: V01S0100 F7
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R19C95:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 S1_V02N0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 H06W0303
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02W0501
arc: V00T0000 N1_V02S0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 N3_V06S0303
arc: A0 V02S0701
arc: A1 H00L0100
arc: A2 V00B0000
arc: A3 E1_H02W0701
arc: A4 V00T0000
arc: A5 V00T0100
arc: A6 H00R0000
arc: A7 V02S0301
arc: B0 W1_H02E0301
arc: B1 H00R0100
arc: B2 H02W0101
arc: B3 H00L0000
arc: B4 N1_V02S0501
arc: B5 V00B0100
arc: B6 H02W0301
arc: B7 V02N0501
arc: E1_H01E0001 F1
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F4
arc: N1_V01N0001 F6
arc: N1_V01N0101 F7
arc: V01S0000 F5
arc: V01S0100 F3
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R19C96:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 V06N0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 E1_H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 H02E0401
arc: V00B0100 V02N0101
arc: V00T0000 N1_V02S0401
arc: V00T0100 N1_V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V01N0001
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A1 V02N0701
arc: A2 V00B0000
arc: A3 H00L0100
arc: A4 V00T0000
arc: A5 V00T0100
arc: A6 H00R0000
arc: A7 V02S0301
arc: B0 S1_V02N0301
arc: B1 H02E0301
arc: B2 H00R0100
arc: B3 W1_H02E0301
arc: B4 S1_V02N0701
arc: B5 V02N0501
arc: B6 H02E0101
arc: B7 V00B0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F5
arc: S1_V02S0001 F2
arc: S1_V02S0601 F4
arc: S3_V06S0203 F7
arc: S3_V06S0303 F6
arc: V01S0000 F3
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R19C97:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02S0001
arc: V00B0100 V02N0301
arc: V00T0000 W1_H02E0001
arc: V00T0100 N1_V02S0701
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0003
arc: A0 H00L0000
arc: A1 H00L0100
arc: A2 V02S0501
arc: A3 V00B0000
arc: A4 V02S0101
arc: A5 V00T0100
arc: A6 H00R0000
arc: A7 E1_H02W0701
arc: B0 H02E0101
arc: B1 H02W0101
arc: B2 H02E0301
arc: B3 S1_V02N0101
arc: B4 V02N0501
arc: B5 E1_H02W0301
arc: B6 V00B0100
arc: B7 V00T0000
arc: E1_H01E0001 F1
arc: E1_H02E0001 F2
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: N1_V01N0001 F0
arc: S1_V02S0501 F5
arc: V01S0000 F3
arc: V01S0100 F4
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R19C98:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 V01N0101
arc: H00L0100 S1_V02N0301
arc: H00R0000 N1_V02S0601
arc: H01W0100 W3_H06E0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00T0000 W1_H02E0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00R0000
arc: A1 V02S0501
arc: A2 V00B0000
arc: A6 H02W0501
arc: A7 H02W0501
arc: B0 S1_V02N0101
arc: B1 V02N0301
arc: B6 S1_V02N0501
arc: B7 S1_V02N0501
arc: C6 V00T0000
arc: C7 H02E0601
arc: D6 H00L0100
arc: D7 S1_V02N0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F1
arc: N3_V06N0303 F6
arc: S1_V02S0201 F2
arc: V01S0000 F7
arc: V01S0100 F0
word: SLICED.K0.INIT 1111100101100000
word: SLICED.K1.INIT 1111100101100000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 0101101010101010
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R19C99:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 E1_H02W0201
arc: H00R0000 V02S0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 E3_H06W0003
arc: V00B0000 V02S0001
arc: V00B0100 W1_H02E0701
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H02W0601
arc: A0 H00R0000
arc: A2 V02N0701
arc: A3 V02S0701
arc: A4 W1_H02E0501
arc: A5 V00T0100
arc: A6 N1_V02S0301
arc: A7 E1_H02W0701
arc: B2 W1_H02E0301
arc: B3 V02S0101
arc: B4 H00L0000
arc: B5 V00B0100
arc: B6 V00B0000
arc: B7 V02S0501
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: S1_V02S0501 F5
arc: S3_V06S0103 F2
arc: S3_V06S0203 F4
arc: S3_V06S0303 F6
arc: V01S0000 F3
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R20C100:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0701 V06N0203
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 H02E0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 H06W0303
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 V02N0201
arc: V00B0100 H02E0501
arc: V00T0000 E1_H02W0001
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0303 V01N0101
arc: A0 N1_V02S0501
arc: A2 H00L0100
arc: A3 V00T0000
arc: A4 S1_V02N0301
arc: A5 V00B0000
arc: A6 H00R0000
arc: A7 V00T0100
arc: B2 H02E0301
arc: B3 H00R0100
arc: B4 V02N0501
arc: B5 W1_H02E0301
arc: B6 V00B0100
arc: B7 E1_H02W0101
arc: E1_H01E0101 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: S3_V06S0003 F3
arc: S3_V06S0103 F2
arc: V01S0000 F3
arc: V01S0100 F4
arc: W1_H02W0401 F4
arc: W1_H02W0501 F5
arc: W1_H02W0601 F6
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R20C101:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 H02E0001
arc: H00R0000 W1_H02E0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 N1_V01S0000
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H01E0101
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02N0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0401 E1_H01W0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H02W0601
arc: A0 S1_V02N0701
arc: A1 E1_H02W0501
arc: A2 N1_V02S0501
arc: A3 N1_V02S0701
arc: A4 N1_V02S0101
arc: A5 H02E0701
arc: A6 H00R0000
arc: A7 H02W0501
arc: B0 N1_V02S0301
arc: B1 E1_H02W0301
arc: B2 H00L0000
arc: B3 V02N0101
arc: B4 V00B0100
arc: B5 V02S0501
arc: B6 V00B0000
arc: B7 V02S0701
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: N1_V01N0001 F7
arc: S1_V02S0101 F1
arc: S1_V02S0301 F3
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: V01S0000 F6
arc: V01S0100 F7
arc: W1_H02W0101 F1
arc: W1_H02W0201 F0
arc: W1_H02W0601 F4
arc: W1_H02W0701 F5
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R20C102:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 H02E0201
arc: H00L0100 H02W0101
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 H02E0601
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02N0601
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E1_H02W0701
arc: A0 H00L0000
arc: A1 H00L0100
arc: A7 E1_H02W0501
arc: B0 V00T0000
arc: B1 H00R0100
arc: B7 V00B0000
arc: C7 V02N0201
arc: D6 H02W0201
arc: D7 H02W0201
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F2
arc: M6 V00B0100
arc: N3_V06N0303 F6
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: V01S0000 F1
arc: V01S0100 F0
arc: W1_H02W0201 F2
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 0101000111111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R20C103:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0003 W1_H02E0001
arc: H00R0000 V02S0601
arc: H00R0100 H02E0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 V06N0303
arc: B4 H00R0000
arc: B6 N1_V02S0701
arc: C0 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 H02E0601
arc: C5 S1_V02N0001
arc: C6 H02E0601
arc: C7 S1_V02N0001
arc: D0 H02E0201
arc: D2 V00T0100
arc: D3 V00B0100
arc: D4 H00R0100
arc: D5 V02N0601
arc: D6 H02E0001
arc: D7 S1_V02N0401
arc: E1_H02E0601 F4
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: M4 V00T0000
arc: M6 V00B0000
arc: V01S0000 F6
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0011000000000000
word: SLICEC.K1.INIT 0000111100000000
word: SLICED.K0.INIT 0000000000110000
word: SLICED.K1.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R20C104:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 E3_H06W0203
arc: H00L0100 V02S0101
arc: H00R0000 V02N0401
arc: H00R0100 H02W0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 E1_H02W0401
arc: V00B0100 H02W0701
arc: V00T0100 V02N0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0303 S3_V06N0303
arc: A0 E1_H02W0501
arc: A3 V02N0501
arc: A5 N1_V01S0100
arc: A7 N1_V01S0100
arc: B0 H00R0100
arc: B3 H02E0101
arc: B5 H02E0101
arc: B7 H02W0101
arc: C0 S1_V02N0601
arc: C3 V02S0601
arc: C5 N1_V02S0001
arc: C7 H02E0601
arc: D0 V02N0001
arc: D2 H00R0000
arc: D3 H02E0201
arc: D4 V00B0000
arc: D5 V00B0000
arc: D6 H02W0001
arc: D7 H00L0100
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F2
arc: H01W0100 F0
arc: M0 V00T0100
arc: M2 H02W0601
arc: M4 V00B0100
arc: M6 V00B0100
arc: N3_V06N0303 F6
arc: S3_V06S0303 F6
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 0101000111111111
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 0111001101110111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0101000111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R20C105:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: H00L0100 H02E0101
arc: H00R0000 V02N0401
arc: H00R0100 V02N0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 H02E0001
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0601
arc: V00B0100 H02E0701
arc: V00T0100 H02E0301
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 S3_V06N0003
arc: A1 E1_H02W0701
arc: A2 S1_V02N0701
arc: A4 W1_H02E0501
arc: A7 V02S0101
arc: B0 V02N0301
arc: B1 V00B0000
arc: B2 H02E0301
arc: B3 V02N0101
arc: B4 V02S0701
arc: B7 V01S0000
arc: C0 N1_V01S0100
arc: C1 H00R0100
arc: C2 H02E0401
arc: C3 N1_V01S0100
arc: C4 N1_V02S0201
arc: C7 W1_H02E0601
arc: D0 V01S0100
arc: D1 H02W0001
arc: D2 H00R0000
arc: D3 S1_V02N0001
arc: D4 H00L0100
arc: D6 F0
arc: D7 V02S0401
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: H01W0100 F2
arc: M4 V00B0100
arc: M6 V00T0100
arc: N3_V06N0203 F4
arc: V01S0000 F0
arc: V01S0100 F1
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0011111100000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0000111101001111
word: SLICEB.K1.INIT 0011111100000000
word: SLICEC.K0.INIT 1110110010100000
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 0111001101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R20C106:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0203 N1_V01S0000
arc: H00R0100 H02E0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 N1_V01S0000
arc: N3_V06N0103 H01E0101
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00T0000 H02E0001
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A1 H01E0001
arc: A2 V02N0701
arc: A5 V00T0000
arc: A6 H02W0701
arc: B1 H02E0301
arc: B2 N1_V02S0301
arc: B4 V02S0701
arc: B5 V02N0501
arc: B6 S1_V02N0701
arc: B7 V00B0100
arc: C1 H02E0601
arc: C2 H00R0100
arc: C4 H02W0601
arc: C5 N1_V02S0201
arc: C6 N1_V02S0201
arc: C7 S1_V02N0201
arc: CE3 V02S0601
arc: CLK1 G_HPBX0000
arc: D1 V02S0201
arc: D2 V02S0001
arc: D4 H02E0201
arc: D5 V02N0601
arc: D6 V02N0601
arc: D7 N1_V02S0601
arc: E1_H01E0001 F5
arc: E1_H01E0101 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F6
arc: LSR1 V00T0100
arc: M0 V00B0000
arc: M2 E1_H02W0601
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F0
arc: N3_V06N0003 F0
arc: V00B0100 Q7
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 1100111100001111
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 1100000011111111
word: SLICEB.K0.INIT 1111100010001000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111100010001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R20C107:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 V02S0701
arc: H00R0000 V02S0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 E1_H02W0401
arc: V00B0100 W1_H02E0701
arc: V00T0000 S1_V02N0401
arc: V00T0100 E1_H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 H01E0101
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E3_H06W0103
arc: A1 E1_H02W0701
arc: A5 S1_V02N0301
arc: A7 E1_H02W0701
arc: B0 H00R0100
arc: B1 V00B0000
arc: B3 Q3
arc: B5 V00B0100
arc: B7 W1_H02E0301
arc: C0 H00L0100
arc: C1 N1_V02S0401
arc: C2 N1_V01N0001
arc: C3 S1_V02N0601
arc: C5 W1_H02E0601
arc: C7 W1_H02E0601
arc: CE1 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 V02S0201
arc: D5 V02N0401
arc: D7 E1_H02W0201
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F1
arc: H01W0000 F6
arc: H01W0100 F4
arc: LSR1 H02E0301
arc: M4 V00T0100
arc: M6 V00T0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q3
arc: N1_V02N0601 F6
arc: N3_V06N0203 F4
arc: W3_H06W0003 F0
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1100111100001111
word: SLICEA.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1100000011111111
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111100010001000
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111100010001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1

.tile R20C108:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 V02S0301
arc: H00R0000 V02N0401
arc: H00R0100 V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H02W0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 V01N0001
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02W0601
arc: V00B0100 V02S0101
arc: V00T0100 V02S0701
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 S3_V06N0203
arc: A0 H02E0701
arc: A2 E1_H01E0001
arc: A4 V02N0101
arc: B0 V02S0301
arc: B1 V00B0000
arc: B2 H01W0100
arc: B3 V02N0301
arc: B4 E1_H02W0301
arc: B5 V01S0000
arc: C0 N1_V01N0001
arc: C1 H00L0000
arc: C2 H00R0100
arc: C3 V02S0401
arc: C4 V00T0100
arc: C5 V02N0201
arc: CE1 E1_H02W0101
arc: CE2 V02N0601
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 H02E0201
arc: D2 W1_H02E0001
arc: D3 H00R0000
arc: D4 W1_H02E0001
arc: D5 E1_H02W0001
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F2
arc: H01W0100 Q6
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M6 N1_V01N0101
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F1
arc: S1_V02S0301 Q3
arc: V01S0000 Q5
arc: V01S0100 Q5
arc: W3_H06W0003 F0
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 1100000011111111
word: SLICEA.K0.INIT 0000111101001111
word: SLICEA.K1.INIT 0011000011110000
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 1100000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R20C109:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 V02S0001
arc: H00R0000 V02N0401
arc: H00R0100 E1_H02W0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 H02E0701
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02E0501
arc: V00T0100 V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 E1_H02W0601
arc: A1 H02W0501
arc: A3 V00T0000
arc: B0 V00T0000
arc: B1 V02S0301
arc: B2 E1_H02W0301
arc: B3 H00R0100
arc: C0 H00L0100
arc: C1 V02S0401
arc: C2 S1_V02N0401
arc: C3 V02S0601
arc: CE0 V02S0201
arc: CE2 H00R0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 H02E0201
arc: D1 V02N0001
arc: D2 V01S0100
arc: D3 V00T0100
arc: E1_H01E0101 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 F1
arc: H01W0100 Q4
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M4 V00B0100
arc: M6 W1_H02E0401
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: V00T0000 Q0
arc: V01S0100 F3
arc: W3_H06W0103 F2
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0011111100000000
word: SLICEB.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1100111100001111
word: SLICEA.K1.INIT 0001001101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1

.tile R20C110:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V06S0103
arc: H00R0100 V02S0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 S3_V06N0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00B0100 H02W0501
arc: V00T0000 H02W0201
arc: V00T0100 V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V02S0501
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 N1_V01S0100
arc: A5 H02E0501
arc: B4 H00R0000
arc: B5 V01S0000
arc: C4 V00T0100
arc: C5 V00B0100
arc: CE0 H00R0100
arc: CE1 H02W0101
arc: CE2 V02S0601
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D4 H01W0000
arc: D5 V02N0401
arc: E1_H01E0101 Q0
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0000 Q6
arc: H01W0000 F5
arc: H01W0100 Q4
arc: LSR0 W1_H02E0301
arc: LSR1 E1_H02W0301
arc: M0 V00T0000
arc: M2 V00B0000
arc: M6 H02E0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q2
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1100000011111111
word: SLICEC.K1.INIT 0001010100111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1

.tile R20C111:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 V02N0201
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N3_V06S0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02W0501
arc: V00T0100 N1_V02S0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0601
arc: A1 H00L0000
arc: B0 V00T0000
arc: B1 H00R0100
arc: C0 H00L0100
arc: C1 V02S0401
arc: CE0 H02E0101
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: D0 H02E0201
arc: D1 V00T0100
arc: E1_H01E0101 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00L0100 F1
arc: H01W0100 Q4
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M2 H02W0601
arc: M4 E1_H01E0101
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q2
arc: V00T0000 Q0
arc: W3_H06W0003 Q0
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1100111100001111
word: SLICEA.K1.INIT 0001001101011111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1

.tile R20C112:PLC2
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0303 E3_H06W0303

.tile R20C113:PLC2
arc: H01W0000 E3_H06W0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S1_V02N0101
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 E3_H06W0003

.tile R20C114:PLC2
arc: E3_H06E0103 V06N0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 N1_V02S0101
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 N3_V06S0103

.tile R20C115:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0501 N3_V06S0303
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 S3_V06N0303

.tile R20C116:PLC2
arc: N3_V06N0203 S1_V02N0401
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V01S0000 S3_V06N0103

.tile R20C117:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 W3_H06E0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N3_V06S0303
arc: V01S0000 N3_V06S0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R20C118:PLC2
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0003 N1_V02S0301
arc: W3_H06W0303 S3_V06N0303

.tile R20C119:PLC2
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 N3_V06S0103

.tile R20C120:PLC2
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: W3_H06W0003 N3_V06S0003

.tile R20C121:PLC2
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S1_V02N0401
arc: S3_V06S0003 N3_V06S0003

.tile R20C122:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203

.tile R20C123:PLC2
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303

.tile R20C124:PLC2
arc: N1_V02N0301 S3_V06N0003
arc: S3_V06S0303 N3_V06S0203

.tile R20C82:PLC2
arc: E1_H02E0401 V02S0401
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02S0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 E1_H02W0701
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 E1_H02W0001
arc: V00T0100 V02S0701
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 V00T0000
arc: A5 V00T0000
arc: A6 H00L0000
arc: A7 H00L0000
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 E1_H02W0101
arc: B5 E1_H02W0101
arc: B6 E1_H02W0101
arc: B7 E1_H02W0101
arc: C2 N1_V01S0100
arc: C3 V02S0601
arc: C4 V00T0100
arc: C5 N1_V02S0001
arc: C6 V00B0100
arc: C7 V02S0201
arc: D2 S1_V02N0201
arc: D3 H00R0000
arc: D4 H00R0100
arc: D5 N1_V02S0601
arc: D6 H00L0100
arc: D7 V00B0000
arc: E1_H01E0101 F4
arc: E3_H06E0303 F5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N3_V06N0003 F3
arc: N3_V06N0103 F2
arc: N3_V06N0203 F7
arc: N3_V06N0303 F6
word: SLICEC.K0.INIT 1111100101100000
word: SLICEC.K1.INIT 1111100101100000
word: SLICED.K0.INIT 1111100101100000
word: SLICED.K1.INIT 1111100101100000
word: SLICEB.K0.INIT 1111100101100000
word: SLICEB.K1.INIT 1111100101100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R20C83:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0701 E3_H06W0203
arc: H00L0100 V02S0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S3_V06N0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0301
arc: V00T0100 V02S0501
arc: W1_H02W0301 N1_V02S0301
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A4 E1_H02W0701
arc: A5 E1_H02W0701
arc: A6 E1_H02W0701
arc: A7 E1_H02W0701
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B2 E1_H01W0100
arc: B3 E1_H01W0100
arc: B4 H02W0101
arc: B5 H02W0101
arc: B6 H02W0101
arc: B7 E1_H02W0301
arc: C0 V02S0601
arc: C1 V02S0401
arc: C2 H00L0100
arc: C3 N1_V01S0100
arc: C4 V00T0100
arc: C5 H02E0401
arc: C6 V00B0100
arc: C7 V02S0001
arc: D0 V02S0201
arc: D1 H00R0000
arc: D2 S1_V02N0201
arc: D3 N1_V02S0001
arc: D4 H00R0100
arc: D5 S1_V02N0401
arc: D6 S1_V02N0601
arc: D7 V00B0000
arc: E1_H02E0201 F0
arc: E3_H06E0003 F3
arc: E3_H06E0103 F1
arc: E3_H06E0203 F7
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N3_V06N0103 F2
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
word: SLICEC.K0.INIT 1111100101100000
word: SLICEC.K1.INIT 1111100101100000
word: SLICED.K0.INIT 1111100101100000
word: SLICED.K1.INIT 1111100101100000
word: SLICEB.K0.INIT 1111100101100000
word: SLICEB.K1.INIT 1111100101100000
word: SLICEA.K0.INIT 1111100101100000
word: SLICEA.K1.INIT 1111100101100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R20C84:PLC2
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 E3_H06W0303
arc: H00R0000 H02E0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 S3_V06N0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 V02N0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0701 N3_V06S0203
arc: A3 V00T0000
arc: A6 H02W0701
arc: A7 H02W0701
arc: B2 H02E0301
arc: B3 H00L0000
arc: B6 F3
arc: B7 F3
arc: C2 H02W0601
arc: C3 V02N0401
arc: C6 V00B0100
arc: C7 V02S0001
arc: D2 H00R0000
arc: D3 H02W0201
arc: D6 V02S0601
arc: D7 V00B0000
arc: E1_H01E0101 F3
arc: E1_H02E0101 F3
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0100 F3
arc: W1_H02W0101 F3
word: SLICED.K0.INIT 1111100101100000
word: SLICED.K1.INIT 1111100101100000
word: SLICEB.K0.INIT 0000001100000000
word: SLICEB.K1.INIT 0000000001111111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1

.tile R20C85:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 H01E0101
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0303 H01E0101
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 H01E0101
arc: N3_V06N0303 H06E0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H01W0100

.tile R20C86:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 N3_V06S0003
arc: H00R0000 W1_H02E0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 H06E0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0701
arc: V00T0100 V02N0501
arc: W1_H02W0301 V06S0003
arc: W1_H02W0701 N3_V06S0203
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 F5
arc: A5 H02W0701
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 H00R0000
arc: B5 V02S0501
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 V00T0100
arc: C5 H02W0601
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 V02N0401
arc: D5 H02W0201
arc: E1_H01E0101 F2
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 F2
arc: M2 V00B0100
arc: N1_V02N0001 F2
arc: V01S0000 F4
arc: V01S0100 F2
arc: W1_H02W0001 F2
word: SLICEC.K0.INIT 1100111101001111
word: SLICEC.K1.INIT 1111111110101100
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0010101000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R20C87:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 N3_V06S0103
arc: H00L0100 V02S0301
arc: H00R0100 H02W0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0601 H06W0303
arc: V00B0000 V02N0201
arc: V00B0100 H02W0501
arc: V00T0000 E1_H02W0001
arc: V00T0100 S1_V02N0701
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V06S0203
arc: A4 N1_V01S0100
arc: A5 E1_H02W0501
arc: B1 H00R0100
arc: B4 V02N0501
arc: B5 N1_V01S0000
arc: B7 V01S0000
arc: C0 H00R0100
arc: C1 F6
arc: C4 E1_H02W0601
arc: C5 E1_H02W0601
arc: C6 V02S0001
arc: C7 V00B0100
arc: CE0 V02N0201
arc: CLK1 G_HPBX0000
arc: D0 V02S0201
arc: D1 H02W0201
arc: D4 V00B0000
arc: D5 V00B0000
arc: D6 V02N0401
arc: D7 V02N0401
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0100
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F5
arc: N3_V06N0103 Q1
arc: S1_V02S0701 F7
arc: S3_V06S0103 F1
arc: V01S0000 F5
arc: V01S0100 F7
word: SLICEC.K0.INIT 1111111110101100
word: SLICEC.K1.INIT 1111111110101100
word: SLICED.K0.INIT 0000000011110000
word: SLICED.K1.INIT 0000111100000011
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R20C88:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0103 V06S0103
arc: H00L0000 H02E0201
arc: H00L0100 H02E0101
arc: H00R0100 H02W0701
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 V01N0001
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 V01N0101
arc: V00B0000 H02E0401
arc: V00T0000 S1_V02N0401
arc: V00T0100 W1_H02E0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0501 E1_H02W0501
arc: A2 H00L0100
arc: B2 E1_H02W0101
arc: C0 H00L0000
arc: C1 W1_H02E0601
arc: C2 V02S0401
arc: C6 E1_H02W0401
arc: C7 V00T0100
arc: CE2 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 V01S0100
arc: D6 E1_H02W0001
arc: D7 E1_H02W0001
arc: E1_H01E0101 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: LSR0 V00T0000
arc: M2 V00B0000
arc: M4 H02W0401
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: S3_V06S0003 F0
arc: S3_V06S0103 F1
arc: S3_V06S0203 F7
arc: S3_V06S0303 F6
arc: W1_H02W0201 F2
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
word: SLICEA.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 1111111010111010
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R20C89:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0401 V02N0401
arc: H00L0000 V02N0001
arc: H00R0000 H02E0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02N0201
arc: V00B0100 W1_H02E0701
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0203 S3_V06N0203
arc: A0 H00R0000
arc: A2 V00B0000
arc: B2 V01N0001
arc: B3 H00L0000
arc: B4 S1_V02N0701
arc: B5 V02N0501
arc: B6 V00B0100
arc: B7 V00T0000
arc: E1_H01E0101 F2
arc: E1_H02E0601 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: N1_V01N0101 F5
arc: N3_V06N0003 F3
arc: N3_V06N0203 F4
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R20C90:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0501 V02S0501
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 V02N0201
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02N0001
arc: V00T0000 S1_V02N0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 S3_V06N0303
arc: W3_H06W0303 S3_V06N0303
arc: B0 S1_V02N0301
arc: B1 V00T0000
arc: B2 S1_V02N0101
arc: B3 H00L0000
arc: B4 S1_V02N0501
arc: B5 V02N0501
arc: B6 V00B0000
arc: B7 S1_V02N0701
arc: E1_H01E0001 F1
arc: E1_H01E0101 F3
arc: E1_H02E0201 F2
arc: E1_H02E0701 F5
arc: E3_H06E0003 F0
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F7
arc: N3_V06N0303 F6
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R20C91:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W1_H02E0601
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 H06W0203
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: V00T0000 H02W0001
arc: V00T0100 E1_H02W0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0501 V02N0501
arc: B0 V00B0000
arc: B1 S1_V02N0301
arc: C4 E1_H02W0601
arc: C5 H02W0601
arc: C6 V00T0000
arc: C7 V00T0100
arc: D4 H02E0001
arc: D5 H02E0001
arc: D6 H02W0201
arc: D7 H02W0201
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: N1_V01N0001 F1
arc: V01S0100 F6
arc: W3_H06W0203 F4
arc: W3_H06W0303 F5
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R20C92:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 V02N0201
arc: H00L0100 V02S0301
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 N1_V02S0001
arc: V00B0100 E1_H02W0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 N3_V06S0303
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H02W0601
arc: A0 V02N0501
arc: A2 H02W0501
arc: A3 H00L0100
arc: A4 V00B0000
arc: A5 H02E0501
arc: A6 H00R0000
arc: A7 W1_H02E0501
arc: B2 V02N0301
arc: B3 H00R0100
arc: B4 S1_V02N0501
arc: B5 H00L0000
arc: B6 V00B0100
arc: B7 H02E0301
arc: E1_H01E0001 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: S3_V06S0103 F2
arc: V01S0000 F7
arc: V01S0100 F6
arc: W1_H02W0101 F3
arc: W1_H02W0601 F6
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R20C93:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02S0201
arc: H00L0100 H02W0101
arc: H00R0000 V02S0601
arc: H00R0100 S1_V02N0501
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 N1_V02S0601
arc: V00B0000 S1_V02N0201
arc: V00T0000 V02S0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V06S0203
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 E1_H02W0601
arc: A0 V02N0501
arc: A1 E1_H02W0501
arc: A2 H00L0100
arc: A3 N1_V02S0701
arc: A4 V00T0100
arc: A5 W1_H02E0701
arc: A6 N1_V01S0100
arc: A7 H00R0000
arc: B0 S1_V02N0101
arc: B1 H02E0301
arc: B2 V02S0301
arc: B3 H00R0100
arc: B4 H00L0000
arc: B5 H02W0301
arc: B6 V00B0000
arc: B7 V00T0000
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0101 F1
arc: S1_V02S0301 F3
arc: S1_V02S0501 F5
arc: S3_V06S0003 F3
arc: S3_V06S0203 F4
arc: S3_V06S0303 F6
arc: V01S0000 F7
arc: V01S0100 F2
arc: W3_H06W0103 F1
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R20C94:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V01N0101
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 S1_V02N0201
arc: H00L0100 S1_V02N0301
arc: H00R0000 E1_H02W0401
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N1_V02S0601
arc: V00T0000 H02W0001
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 V06N0103
arc: W3_H06W0203 E3_H06W0103
arc: A0 H00L0000
arc: A1 H00R0000
arc: A2 H00L0100
arc: A3 N1_V02S0501
arc: A4 V00T0100
arc: A5 H02E0701
arc: A6 E1_H02W0701
arc: A7 H02W0701
arc: B0 V02N0101
arc: B1 V00T0000
arc: B2 V02N0301
arc: B3 W1_H02E0101
arc: B4 V02N0701
arc: B5 H02E0101
arc: B6 H02E0301
arc: B7 V02S0501
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0001 F2
arc: S1_V02S0201 F0
arc: S1_V02S0301 F3
arc: S1_V02S0501 F5
arc: S3_V06S0103 F1
arc: V01S0000 F4
arc: V01S0100 F7
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R20C95:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 W1_H02E0001
arc: H00L0000 W1_H02E0001
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 H06E0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02S0201
arc: V00T0000 V02N0601
arc: V00T0100 H02W0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 V06N0103
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 V06N0303
arc: A0 V02N0701
arc: A1 E1_H02W0701
arc: A2 E1_H01E0001
arc: A3 S1_V02N0701
arc: A4 V00T0000
arc: A5 S1_V02N0101
arc: A6 H00L0000
arc: A7 V00T0100
arc: B0 H02E0301
arc: B1 V02N0101
arc: B2 H01W0100
arc: B3 V02N0301
arc: B4 S1_V02N0501
arc: B5 E1_H02W0301
arc: B6 V00B0000
arc: B7 N1_V02S0501
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S3_V06S0003 F3
arc: S3_V06S0103 F1
arc: V01S0000 F0
arc: V01S0100 F2
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R20C96:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 S1_V02N0001
arc: H00R0000 H02W0601
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 S1_V02N0201
arc: V00B0100 W1_H02E0501
arc: V00T0000 W1_H02E0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 V06N0103
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A1 H00R0000
arc: A6 E1_H02W0501
arc: A7 E1_H02W0501
arc: B0 V00B0000
arc: B1 S1_V02N0301
arc: B6 V02S0501
arc: B7 V02S0501
arc: C6 V00B0100
arc: C7 V00T0000
arc: D6 H00R0100
arc: D7 V02N0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F7
arc: S3_V06S0103 F1
arc: V01S0000 F2
word: SLICED.K0.INIT 1111100101100000
word: SLICED.K1.INIT 1111100101100000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R20C97:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02N0401
arc: H00R0100 V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 S1_V02N0001
arc: V00B0100 W1_H02E0701
arc: V00T0100 H02E0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 V06N0003
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 V06N0303
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 H02W0501
arc: A3 H02W0501
arc: A4 H02W0501
arc: A5 H02W0501
arc: A6 H02W0501
arc: A7 H02W0501
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 H00L0000
arc: B3 H00L0000
arc: B4 S1_V02N0501
arc: B5 S1_V02N0501
arc: B6 S1_V02N0501
arc: B7 S1_V02N0501
arc: C0 H00R0100
arc: C1 N1_V01S0100
arc: C2 V02S0601
arc: C3 H02E0401
arc: C4 V00T0100
arc: C5 H02E0601
arc: C6 V00B0100
arc: C7 V02N0201
arc: D0 S1_V02N0201
arc: D1 H00R0000
arc: D2 H02E0001
arc: D3 V02N0001
arc: D4 H02E0201
arc: D5 V02N0601
arc: D6 S1_V02N0601
arc: D7 W1_H02E0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: N1_V01N0101 F5
arc: N1_V02N0001 F2
arc: N1_V02N0601 F4
arc: N3_V06N0303 F6
arc: V01S0100 F7
word: SLICEB.K0.INIT 1111100101100000
word: SLICEB.K1.INIT 1111100101100000
word: SLICEC.K0.INIT 1111100101100000
word: SLICEC.K1.INIT 1111100101100000
word: SLICEA.K0.INIT 1111100101100000
word: SLICEA.K1.INIT 1111100101100000
word: SLICED.K0.INIT 1111100101100000
word: SLICED.K1.INIT 1111100101100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R20C98:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0701 V01N0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0401
arc: V00B0100 S1_V02N0101
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 V06N0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A0 S1_V02N0501
arc: A1 S1_V02N0501
arc: A2 S1_V02N0501
arc: A3 V00T0000
arc: A5 V00T0000
arc: A6 H00R0000
arc: A7 H00R0000
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 S1_V02N0501
arc: B5 V02N0501
arc: B6 V02N0501
arc: B7 V02N0501
arc: C0 V02S0401
arc: C1 H02E0401
arc: C2 N1_V02S0601
arc: C3 N1_V01S0100
arc: C4 V00T0100
arc: C5 V02S0201
arc: C6 H02E0601
arc: C7 V02S0001
arc: D0 H02E0001
arc: D1 H02W0201
arc: D2 V00B0100
arc: D3 V02N0201
arc: D4 V01N0001
arc: D5 S1_V02N0601
arc: D6 V02N0601
arc: D7 H02W0001
arc: E1_H01E0001 F3
arc: E1_H02E0401 F4
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F1
arc: N1_V01N0101 F2
arc: N1_V02N0001 F0
arc: N1_V02N0501 F7
arc: N1_V02N0601 F6
word: SLICEA.K0.INIT 1111100101100000
word: SLICEA.K1.INIT 1111100101100000
word: SLICEC.K0.INIT 1100001100000000
word: SLICEC.K1.INIT 1111100101100000
word: SLICEB.K0.INIT 1111100101100000
word: SLICEB.K1.INIT 1111100101100000
word: SLICED.K0.INIT 1111100101100000
word: SLICED.K1.INIT 1111100101100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R20C99:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V06N0203
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 H02W0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 E1_H02W0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 H02W0501
arc: V00T0000 E1_H02W0201
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0203 E3_H06W0103
arc: C0 E1_H01W0000
arc: C1 H02W0601
arc: C2 H00R0100
arc: C3 E1_H02W0601
arc: C4 V00B0100
arc: C5 H02W0401
arc: C6 V00T0100
arc: C7 V00T0000
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 H00L0100
arc: D5 H00L0100
arc: D6 H00L0100
arc: D7 H00L0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: H01W0100 F7
arc: S1_V02S0101 F3
arc: V01S0000 F4
arc: V01S0100 F0
arc: W1_H02W0101 F1
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0000111111110000
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 0000111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R21C100:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 E1_H02W0001
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 V02N0201
arc: V00B0100 V02N0101
arc: V00T0000 H02W0001
arc: V00T0100 H02W0301
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 S1_V02N0701
arc: A1 E1_H02W0701
arc: A2 V00T0000
arc: A3 V00B0000
arc: A4 H02E0501
arc: A5 V00T0100
arc: A6 H00L0000
arc: A7 V02S0101
arc: B0 H02W0101
arc: B1 H02E0301
arc: B2 H00R0000
arc: B3 H00R0100
arc: B4 V00B0100
arc: B5 V02N0501
arc: B6 S1_V02N0501
arc: B7 E1_H02W0301
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: N1_V01N0101 F7
arc: V01S0000 F3
arc: V01S0100 F4
arc: W1_H02W0001 F0
arc: W1_H02W0201 F2
arc: W1_H02W0501 F5
arc: W3_H06W0103 F1
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R21C101:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W1_H02E0101
arc: H00L0000 E1_H02W0001
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 H02W0501
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0201
arc: V00T0000 V02S0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H02W0301
arc: A0 V02N0501
arc: A1 H00L0000
arc: B0 V02N0301
arc: B1 S1_V02N0301
arc: C6 N1_V02S0001
arc: C7 V00T0000
arc: D6 V00B0000
arc: D7 V00B0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F2
arc: W3_H06W0103 F1
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R21C102:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 E1_H01W0100
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02W0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 H01E0001
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 H02E0401
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H02W0501
arc: A6 S1_V02N0301
arc: B6 H02E0101
arc: B7 H02E0101
arc: C0 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C5 S1_V02N0201
arc: C6 V02S0201
arc: C7 S1_V02N0001
arc: D0 H00R0000
arc: D2 V01S0100
arc: D3 V02N0201
arc: D5 V00B0000
arc: D6 H02E0201
arc: D7 W1_H02E0201
arc: E1_H01E0101 F7
arc: E1_H02E0101 F1
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: V01S0000 F6
arc: V01S0100 F5
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000011110000
word: SLICED.K0.INIT 0101000101000000
word: SLICED.K1.INIT 1111001111000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R21C103:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0501 V06S0303
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 S1_V02N0301
arc: H00R0000 N1_V02S0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 H02E0601
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 H01E0101
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 V02S0101
arc: V00T0100 H02W0101
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 N3_V06S0303
arc: A0 H02E0701
arc: A2 H02E0701
arc: A4 S1_V02N0301
arc: A5 V00T0100
arc: A6 S1_V02N0301
arc: A7 V02N0301
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B4 H00R0000
arc: B5 V00B0100
arc: B6 V02S0701
arc: B7 S1_V02N0701
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 S1_V02N0601
arc: C3 H00L0100
arc: C4 V02S0001
arc: C5 W1_H02E0601
arc: C6 V00T0000
arc: C7 V01N0101
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 H00R0000
arc: D4 H01W0000
arc: D5 S1_V02N0401
arc: D6 H00R0100
arc: D7 S1_V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: E1_H02E0401 F4
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F5
arc: H01W0100 F3
arc: N1_V01N0001 F0
arc: N1_V02N0101 F3
arc: N3_V06N0003 F3
arc: S3_V06S0003 F3
arc: V00T0000 F2
arc: V01S0100 F3
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 0010000000000000
word: SLICEA.K1.INIT 0011000000000000
word: SLICED.K0.INIT 0000101100001111
word: SLICED.K1.INIT 1101100000000000
word: SLICEC.K0.INIT 0000101100001111
word: SLICEC.K1.INIT 1101100000000000
word: SLICEB.K0.INIT 0010000000000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R21C104:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V02N0601
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 E1_H02W0101
arc: H00R0100 H02E0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 N1_V02S0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0003 V06N0003
arc: W3_H06W0103 E1_H01W0100
arc: A4 V02S0101
arc: A6 V02S0301
arc: B4 N1_V02S0501
arc: B5 V02N0701
arc: B6 V00B0100
arc: B7 H02W0301
arc: C0 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 V02S0201
arc: C5 V00B0100
arc: C6 E1_H01E0101
arc: C7 V02N0201
arc: D0 H01E0101
arc: D2 H02E0001
arc: D3 W1_H02E0201
arc: D4 V02N0401
arc: D5 H00L0100
arc: D6 V02N0401
arc: D7 E1_H02W0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: N1_V01N0001 F5
arc: S3_V06S0103 F1
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 0000111101001111
word: SLICEC.K1.INIT 0011111100000000
word: SLICED.K0.INIT 0000111101001111
word: SLICED.K1.INIT 0011111100000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R21C105:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 H01E0001
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0203 S3_V06N0203
arc: H00R0000 H02W0601
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02W0501
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 H06W0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 S1_V02N0101
arc: V00T0000 N1_V02S0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V02S0501
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A1 V02N0701
arc: A3 V02N0701
arc: A5 N1_V01N0101
arc: A6 N1_V01N0101
arc: B1 V02N0101
arc: B3 H02W0301
arc: B4 V02N0501
arc: B5 V00B0100
arc: B6 S1_V02N0701
arc: B7 V02S0701
arc: C1 W1_H02E0401
arc: C3 W1_H02E0401
arc: C4 V00T0100
arc: C5 H02E0601
arc: C6 H02E0601
arc: C7 V02S0001
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 V01S0100
arc: D1 W1_H02E0201
arc: D2 V02N0201
arc: D3 W1_H02E0201
arc: D4 H01W0000
arc: D5 V02S0601
arc: D6 V02S0601
arc: D7 V02S0401
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: H01W0100 F0
arc: LSR1 H02E0301
arc: M0 V00T0000
arc: M2 V00T0100
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q7
arc: N3_V06N0103 F2
arc: V01S0000 F6
arc: V01S0100 F4
arc: W1_H02W0201 F2
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 1100000011111111
word: SLICEC.K0.INIT 0011111100000000
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0111011100110111
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0111011100110111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R21C106:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 V02S0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 V02N0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 H01E0001
arc: S3_V06S0103 N1_V02S0101
arc: V00B0000 V02S0201
arc: V00B0100 V02N0101
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0003 E3_H06W0003
arc: A0 H00L0000
arc: A3 V00B0000
arc: A4 E1_H02W0701
arc: A7 E1_H02W0501
arc: B0 H00R0100
arc: B2 H00R0000
arc: B3 V02S0301
arc: B4 N1_V02S0501
arc: B6 V02S0701
arc: B7 V00B0100
arc: C0 V02N0601
arc: C2 N1_V01N0001
arc: C3 H00R0100
arc: C4 V00T0100
arc: C6 E1_H01E0101
arc: C7 S1_V02N0001
arc: D0 S1_V02N0201
arc: D2 H02E0001
arc: D3 H02W0001
arc: D4 E1_H02W0201
arc: D6 H00L0100
arc: D7 V02S0601
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F4
arc: M0 E1_H02W0601
arc: M4 E1_H02W0401
arc: N1_V01N0001 F3
arc: V01S0100 F2
arc: W1_H02W0201 F2
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1100111100001111
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1100111100001111
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1111100010001000
word: SLICEC.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R21C107:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 N3_V06S0203
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02E0501
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 V02S0201
arc: V00T0100 H02W0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 E1_H02W0201
arc: A1 H00L0100
arc: A2 H00L0100
arc: A4 E1_H01W0000
arc: B1 V02N0101
arc: B2 E1_H01W0100
arc: B3 Q3
arc: B4 N1_V01S0000
arc: B7 V00B0100
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 V02N0601
arc: C4 H02E0601
arc: C6 V00B0100
arc: C7 V00T0100
arc: CE1 H00R0000
arc: CE3 N1_V02S0601
arc: CLK1 G_HPBX0000
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02N0201
arc: D4 H00R0100
arc: D6 V02S0601
arc: D7 V00B0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 F2
arc: H01W0100 F1
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M4 E1_H01E0101
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F4
arc: V00B0100 Q7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1100000011111111
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 1100000011111111
word: SLICEC.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R21C108:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 E1_H01W0000
arc: H00L0100 V02S0301
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02W0701
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0103 S3_V06N0103
arc: A0 H00L0100
arc: A1 H00L0100
arc: A4 H02E0701
arc: B0 E1_H02W0101
arc: B1 V02N0301
arc: B4 V02N0501
arc: B5 V02N0701
arc: C0 V02N0601
arc: C1 H02W0601
arc: C4 V02S0001
arc: C5 E1_H01E0101
arc: CE1 H00R0000
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 V02N0201
arc: D4 V00B0000
arc: D5 S1_V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q2
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M2 V00T0000
arc: M6 V00T0100
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: W3_H06W0203 F4
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0000111101001111
word: SLICEC.K1.INIT 0011000011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R21C109:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V02N0501
arc: H00L0000 H02W0201
arc: H00R0000 N1_V02S0401
arc: H00R0100 N1_V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0101
arc: N3_V06N0003 H06E0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02W0701
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 N1_V02S0701
arc: A2 V00T0000
arc: B2 V02N0301
arc: B7 E1_H02W0301
arc: C2 S1_V02N0601
arc: C6 E1_H01E0101
arc: C7 E1_H02W0401
arc: CE0 V02S0201
arc: CE2 H00R0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D2 V00T0100
arc: D6 H00R0100
arc: D7 S1_V02N0401
arc: E1_H01E0101 Q7
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M2 H02E0601
arc: M4 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: V00T0000 Q0
arc: V01S0100 Q4
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1100000011111111
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R21C110:PLC2
arc: H00R0000 H02W0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02N0001
arc: V00B0100 H02E0501
arc: V00T0000 H02E0201
arc: V00T0100 V02N0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0303 E3_H06W0203
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q6
arc: H01W0100 Q2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00T0100
arc: M2 V00B0000
arc: M4 E1_H02W0401
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: W3_H06W0003 Q0
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R21C111:PLC2
arc: E1_H02E0501 W1_H02E0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E3_H06W0003

.tile R21C112:PLC2
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0003 E3_H06W0303

.tile R21C113:PLC2
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0501 W1_H02E0501
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0203 S3_V06N0203

.tile R21C114:PLC2
arc: E3_H06E0103 N3_V06S0103
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N3_V06S0003

.tile R21C115:PLC2
arc: N1_V02N0301 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0601
arc: W3_H06W0303 E3_H06W0203

.tile R21C116:PLC2
arc: N1_V02N0201 N1_V01S0000
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 V01N0101
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N1_V02S0501
arc: W3_H06W0203 E3_H06W0103

.tile R21C117:PLC2
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 N1_V01S0000
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0303 N3_V06S0203
arc: V01S0000 S3_V06N0103
arc: W3_H06W0003 E3_H06W0003

.tile R21C118:PLC2
arc: N1_V02N0201 N3_V06S0103
arc: N3_V06N0003 S3_V06N0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0303 S3_V06N0303

.tile R21C119:PLC2
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0103

.tile R21C120:PLC2
arc: N1_V02N0101 S3_V06N0103
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103

.tile R21C121:PLC2
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0303 N3_V06S0203
arc: W3_H06W0203 S3_V06N0203

.tile R21C122:PLC2
arc: N1_V02N0201 S3_V06N0103
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: W3_H06W0103 S3_V06N0103

.tile R21C123:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: W3_H06W0003 S3_V06N0003

.tile R21C124:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R21C82:PLC2
arc: N1_V02N0101 S1_V02N0101
arc: N3_V06N0203 S1_V02N0401

.tile R21C83:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: V01S0100 S3_V06N0303

.tile R21C84:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0501 N1_V02S0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 H06W0303

.tile R21C85:PLC2
arc: E1_H02E0401 V02N0401
arc: E3_H06E0203 N3_V06S0203
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: W1_H02W0601 S3_V06N0303

.tile R21C86:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 V01N0101
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 H06W0203
arc: W3_H06W0303 S3_V06N0303

.tile R21C87:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 H02W0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02N0101
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 S3_V06N0303
arc: B0 H00R0100
arc: B2 H00R0100
arc: C0 H02E0601
arc: C1 N1_V01S0100
arc: C2 H02E0601
arc: C3 N1_V01S0100
arc: CE1 H02E0101
arc: CLK1 G_HPBX0000
arc: D0 V02S0201
arc: D1 H02E0201
arc: D2 N1_V02S0201
arc: D3 H02E0201
arc: E1_H01E0101 Q3
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 V00B0100
arc: M5 H00L0000
arc: M6 V00B0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
arc: N3_V06N0003 Q3
word: SLICEA.K0.INIT 1111111100000011
word: SLICEA.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000001111111111
word: SLICEB.K1.INIT 0000000000001111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R21C88:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 H01E0101
arc: H00L0100 V02S0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E3_H06W0103
arc: V00B0000 V02N0201
arc: V00B0100 V02N0101
arc: V00T0100 W1_H02E0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 S1_V02N0401
arc: A1 H02E0701
arc: A5 V00T0100
arc: A6 E1_H02W0501
arc: A7 V02N0301
arc: B0 E1_H02W0301
arc: B1 V00T0000
arc: B5 H02W0301
arc: B6 E1_H02W0101
arc: B7 V00B0100
arc: C0 H00L0100
arc: C1 H02W0401
arc: C5 E1_H02W0401
arc: C6 E1_H01E0101
arc: C7 E1_H02W0601
arc: D0 H02W0201
arc: D1 E1_H02W0201
arc: D5 V00B0000
arc: D6 H00R0100
arc: D7 H02E0201
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0100 F6
arc: N1_V01N0001 F1
arc: N1_V01N0101 F5
arc: N1_V02N0101 F1
arc: V00T0000 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000000000110000
word: SLICEA.K1.INIT 0000000001111111
word: SLICED.K0.INIT 0000000100000000
word: SLICED.K1.INIT 0000000000000001
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R21C89:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 E3_H06W0003
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 S1_V02N0001
arc: H00L0100 S1_V02N0101
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 E1_H01W0100
arc: V00B0100 V02N0101
arc: V00T0000 E1_H02W0001
arc: V00T0100 S1_V02N0501
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0203 E3_H06W0203
arc: B1 H02E0301
arc: C1 H00L0000
arc: C2 W1_H02E0601
arc: C3 H00L0100
arc: C4 V00T0100
arc: C5 V00T0000
arc: C6 E1_H02W0401
arc: C7 V02N0201
arc: D1 V00B0100
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 H02E0201
arc: D5 H02E0201
arc: D6 H02E0201
arc: D7 H02E0201
arc: E1_H01E0001 F1
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F3
arc: N1_V02N0001 F2
arc: N1_V02N0501 F7
arc: V01S0000 F4
arc: V01S0100 F6
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0011111111000000
word: SLICEC.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0000111111110000
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 0000111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R21C90:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0501 V02S0501
arc: E3_H06E0003 N3_V06S0003
arc: H00L0000 E1_H02W0201
arc: H00L0100 H02W0301
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02S0001
arc: V00T0100 W1_H02E0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E1_H01W0100
arc: A6 H00L0000
arc: B6 V00B0000
arc: C0 H00L0100
arc: C1 E1_H02W0601
arc: C2 V02S0401
arc: C3 H02W0601
arc: C4 E1_H02W0401
arc: C5 V02N0201
arc: C6 W1_H02E0601
arc: C7 W1_H02E0601
arc: D0 V00T0100
arc: D1 W1_H02E0001
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 W1_H02E0001
arc: D5 W1_H02E0001
arc: D6 H02E0201
arc: D7 W1_H02E0001
arc: E1_H01E0101 F4
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: S1_V02S0001 F2
arc: S1_V02S0101 F3
arc: S1_V02S0301 F1
arc: S1_V02S0501 F5
arc: S3_V06S0003 F0
word: SLICEB.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 0000111111110000
word: SLICED.K0.INIT 0000000000000001
word: SLICED.K1.INIT 0000111111110000
word: SLICEA.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0000111111110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R21C91:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0003 V06N0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 H02E0001
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0701 H01E0101
arc: V00B0100 V02S0101
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E3_H06W0303
arc: A0 H00L0000
arc: A2 V02S0701
arc: B2 E1_H02W0301
arc: B3 H00R0100
arc: B4 H00R0000
arc: B5 W1_H02E0301
arc: B6 V00B0100
arc: B7 E1_H02W0101
arc: E1_H01E0001 F7
arc: E1_H02E0601 F4
arc: E1_H02E0701 F5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F6
arc: N1_V02N0201 F2
arc: N3_V06N0003 F3
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R21C92:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 V06N0103
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 V02S0401
arc: H00R0100 H02E0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H02W0001
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02W0401
arc: V00B0100 V02N0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: B0 V02S0101
arc: B1 V02S0301
arc: B2 W1_H02E0101
arc: B3 H00R0100
arc: B4 V00B0100
arc: B5 H00R0000
arc: B6 V00B0000
arc: B7 E1_H02W0301
arc: E1_H01E0101 F6
arc: E1_H02E0001 F0
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: N1_V01N0001 F3
arc: N1_V01N0101 F4
arc: N1_V02N0001 F2
arc: V01S0100 F7
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R21C93:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V01S0100
arc: V00T0000 W1_H02E0001
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E1_H02W0501
arc: B0 H00R0100
arc: B1 V00B0000
arc: C4 V02N0001
arc: C5 V00T0000
arc: C6 H02W0601
arc: C7 H02W0401
arc: D4 E1_H01W0100
arc: D5 E1_H01W0100
arc: D6 W1_H02E0201
arc: D7 V02S0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F4
arc: S3_V06S0303 F5
arc: V00B0000 F6
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R21C94:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0001
arc: H00R0000 W1_H02E0401
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 H02E0601
arc: V00T0000 S1_V02N0601
arc: V00T0100 H02W0101
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02E0701
arc: A2 V02N0701
arc: A3 V00B0000
arc: A4 W1_H02E0701
arc: A5 S1_V02N0301
arc: A6 V00T0100
arc: A7 H00R0000
arc: B2 N1_V02S0101
arc: B3 H02E0101
arc: B4 S1_V02N0701
arc: B5 H00L0000
arc: B6 V00T0000
arc: B7 N1_V02S0701
arc: E1_H02E0601 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F2
arc: N1_V01N0101 F7
arc: N1_V02N0501 F5
arc: N1_V02N0601 F4
arc: V01S0000 F3
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R21C95:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V01N0001
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 W1_H02E0001
arc: H00R0100 H02W0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02S0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 E1_H02W0301
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H02W0401
arc: A0 H00L0000
arc: A1 S1_V02N0501
arc: A2 V00B0000
arc: A3 H02E0501
arc: A4 V00T0000
arc: A5 H02E0701
arc: A6 V00T0100
arc: A7 H02W0701
arc: B0 V02S0101
arc: B1 N1_V02S0101
arc: B2 N1_V02S0301
arc: B3 H00R0100
arc: B4 N1_V02S0501
arc: B5 N1_V02S0701
arc: B6 V00B0100
arc: B7 S1_V02N0701
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: E1_H02E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F2
arc: N1_V01N0101 F7
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: V01S0000 F3
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R21C96:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 E1_H02W0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N1_V01S0000
arc: V00B0100 V02S0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02N0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H02W0501
arc: A0 V01N0101
arc: A1 S1_V02N0701
arc: A2 V02N0701
arc: A3 H00L0100
arc: A4 V00T0000
arc: A5 V00T0100
arc: A6 V02N0101
arc: A7 V02S0101
arc: B0 S1_V02N0301
arc: B1 S1_V02N0101
arc: B2 H00R0100
arc: B3 N1_V02S0301
arc: B4 H00R0000
arc: B5 H02E0301
arc: B6 N1_V02S0701
arc: B7 V00B0100
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: N1_V01N0001 F5
arc: S1_V02S0201 F0
arc: S1_V02S0501 F7
arc: S3_V06S0303 F6
arc: V01S0000 F1
arc: V01S0100 F2
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R21C97:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02W0101
arc: H00R0000 W1_H02E0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 H06E0203
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V02S0201
arc: S3_V06S0003 N1_V01S0000
arc: V00B0000 E1_H02W0401
arc: V00B0100 E1_H02W0701
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H02W0101
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H02W0501
arc: A0 V02N0701
arc: A1 H00L0100
arc: A2 V00T0000
arc: A3 H02E0501
arc: A4 V00T0100
arc: A5 V00B0000
arc: A6 H00R0000
arc: A7 H00L0000
arc: B0 S1_V02N0301
arc: B1 N1_V02S0301
arc: B2 S1_V02N0101
arc: B3 V02S0101
arc: B4 S1_V02N0701
arc: B5 N1_V02S0701
arc: B6 S1_V02N0501
arc: B7 V00B0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0001 F2
arc: E1_H02E0201 F0
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F1
arc: N1_V02N0401 F4
arc: V01S0000 F5
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R21C98:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 V02N0201
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 E3_H06W0203
arc: S3_V06S0203 N1_V02S0701
arc: V00T0000 N1_V02S0601
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 V01N0101
arc: A1 H00L0000
arc: B0 V00T0000
arc: B1 S1_V02N0101
arc: B2 N1_V02S0301
arc: C6 E1_H02W0601
arc: C7 S1_V02N0201
arc: D6 H02W0201
arc: D7 H02W0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: N1_V01N0001 F3
arc: N1_V02N0201 F0
arc: V01S0000 F2
arc: V01S0100 F1
arc: W1_H02W0601 F6
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R21C99:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 V02S0001
arc: H00R0000 N1_V02S0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 N1_V02S0201
arc: V00T0000 N1_V02S0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02S0701
arc: A2 H02E0501
arc: A3 E1_H02W0501
arc: A4 V02N0101
arc: A5 S1_V02N0301
arc: A6 H02W0701
arc: A7 E1_H02W0701
arc: B2 H02E0101
arc: B3 H02W0301
arc: B4 H00L0000
arc: B5 H00R0000
arc: B6 V00B0000
arc: B7 V00T0000
arc: E1_H01E0001 F4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F2
arc: S3_V06S0203 F4
arc: V01S0000 F6
arc: W1_H02W0301 F3
arc: W1_H02W0501 F5
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C100:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V06N0003
arc: H00L0000 V02N0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 N1_V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H06W0203
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 H02W0201
arc: S3_V06S0003 N1_V02S0001
arc: V00B0000 H02W0601
arc: V00B0100 N1_V02S0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02N0701
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02S0501
arc: A1 E1_H02W0501
arc: A2 V00B0000
arc: A3 H00L0100
arc: A4 V02N0101
arc: A5 S1_V02N0301
arc: A6 V00T0100
arc: A7 H00L0000
arc: B0 E1_H02W0301
arc: B1 S1_V02N0101
arc: B2 H00R0100
arc: B3 V02S0301
arc: B4 H00R0000
arc: B5 H02E0101
arc: B6 V00T0000
arc: B7 V00B0100
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: S1_V02S0301 F1
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: V01S0000 F5
arc: V01S0100 F2
arc: W1_H02W0001 F0
arc: W1_H02W0401 F6
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C101:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0003 V06N0003
arc: E3_H06E0103 V06N0103
arc: H00L0000 W1_H02E0001
arc: H00L0100 V02N0101
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 H02E0301
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 V02N0001
arc: V00T0000 H02W0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 N1_V02S0701
arc: A0 H00L0100
arc: A1 H00L0000
arc: B0 H02E0101
arc: B1 V00B0000
arc: B6 N1_V01S0000
arc: C6 V00T0000
arc: C7 F6
arc: D6 H02W0201
arc: D7 V02N0401
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F1
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
word: SLICED.K0.INIT 0000110000111111
word: SLICED.K1.INIT 0000111100000000
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R23C102:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 N3_V06S0303
arc: H00R0000 V02N0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0301
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02S0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 V06S0203
arc: A4 H02E0501
arc: A5 S1_V02N0301
arc: B4 V00B0100
arc: B5 H01E0101
arc: B7 V00T0000
arc: C0 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 V02S0201
arc: C5 H02W0601
arc: C7 V00T0100
arc: D0 V00T0100
arc: D2 W1_H02E0201
arc: D3 H02E0201
arc: D4 H02W0001
arc: D5 V02S0601
arc: D6 H00R0100
arc: D7 H01W0000
arc: E1_H01E0001 F6
arc: E3_H06E0103 F1
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0100 F5
arc: H01W0000 F4
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: M6 H02W0401
word: SLICEC.K0.INIT 1101100000000000
word: SLICEC.K1.INIT 0000111111011111
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 0000110000111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1

.tile R23C103:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 N1_V02S0401
arc: E3_H06E0003 H01E0001
arc: H00L0100 N1_V02S0101
arc: H00R0100 S1_V02N0501
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0301
arc: V00T0100 V02N0701
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 V02S0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H01W0000
arc: A6 S1_V02N0101
arc: A7 S1_V02N0101
arc: B5 V00B0100
arc: B6 V02S0501
arc: B7 H02E0101
arc: C0 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C5 E1_H01E0101
arc: C6 N1_V02S0201
arc: C7 E1_H02W0401
arc: D0 H00R0000
arc: D2 V00T0100
arc: D3 V02N0201
arc: D5 H00L0100
arc: D6 V02S0601
arc: D7 V02S0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: N3_V06N0303 F5
arc: V01S0000 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1100000011111111
word: SLICED.K0.INIT 1110010000000000
word: SLICED.K1.INIT 1101100000000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R23C104:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 E1_H01W0100
arc: H00L0000 N1_V02S0001
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02N0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0203 N1_V01S0000
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02E0201
arc: V00T0100 N1_V02S0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 V06S0003
arc: W3_H06W0303 V06S0303
arc: A4 V02N0301
arc: B4 V00B0100
arc: B5 H00L0000
arc: B7 E1_H02W0301
arc: C0 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 E1_H01E0101
arc: C5 V02S0201
arc: C7 H02W0601
arc: D0 V01S0100
arc: D2 H00R0000
arc: D3 V00T0100
arc: D4 V02N0401
arc: D5 H02W0001
arc: D7 H02E0001
arc: E1_H01E0101 F5
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: N1_V02N0101 F1
arc: V01S0100 F7
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0011000000000000
word: SLICEC.K0.INIT 0000111101001111
word: SLICEC.K1.INIT 0011111100000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R23C105:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 V02N0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02E0401
arc: H00R0100 H02W0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 V01N0001
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 N1_V02S0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 V06S0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 N3_V06S0203
arc: A2 H02E0701
arc: A3 H02E0501
arc: A4 H02E0701
arc: A6 V02N0301
arc: B2 W1_H02E0301
arc: B3 H00R0100
arc: B4 V01S0000
arc: B5 V02S0701
arc: B6 V00T0000
arc: B7 V02N0501
arc: C2 V02S0601
arc: C3 V02N0601
arc: C4 H02E0601
arc: C5 V00T0100
arc: C6 H02W0601
arc: C7 E1_H01E0101
arc: CE0 H00L0000
arc: CE2 H02E0101
arc: CLK1 G_HPBX0000
arc: D2 V00B0100
arc: D3 H00R0000
arc: D4 H00L0100
arc: D5 H01W0000
arc: D6 H02W0201
arc: D7 N1_V02S0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 Q5
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F4
arc: V01S0000 Q0
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 1100000011111111
word: SLICED.K0.INIT 0000111101001111
word: SLICED.K1.INIT 0011000011110000
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R23C106:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V06S0203
arc: H00L0000 W1_H02E0001
arc: H00L0100 H02W0101
arc: H00R0000 V02S0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 H02E0601
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 H02E0601
arc: V00B0100 E1_H02W0501
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0701
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 E3_H06W0303
arc: A0 H00L0000
arc: A2 V02S0701
arc: A3 H00L0100
arc: A4 N1_V01N0101
arc: A6 V00T0100
arc: A7 N1_V01N0101
arc: B0 V00T0000
arc: B2 V02N0301
arc: B3 H00R0100
arc: B4 E1_H02W0101
arc: B5 V02S0501
arc: B6 V00B0000
arc: B7 E1_H02W0301
arc: C0 H02E0601
arc: C2 N1_V01N0001
arc: C3 S1_V02N0601
arc: C4 V00T0000
arc: C5 V02S0201
arc: C6 E1_H01E0101
arc: C7 V00T0000
arc: CE2 W1_H02E0101
arc: CLK1 G_HPBX0000
arc: D0 E1_H02W0201
arc: D2 V00B0100
arc: D3 H00R0000
arc: D4 V02S0601
arc: D5 V02S0401
arc: D6 V02N0401
arc: D7 V02S0601
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F6
arc: LSR0 H02E0301
arc: M0 H02W0601
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q5
arc: N3_V06N0003 F0
arc: V01S0000 F0
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 0000111101001111
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 1100000011111111
word: SLICED.K0.INIT 0000111101001111
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C107:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 W3_H06E0003
arc: H00R0000 V02S0401
arc: H00R0100 V02N0501
arc: N1_V02N0101 H06E0103
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02N0001
arc: V00B0100 H02E0701
arc: V00T0000 H02E0001
arc: V00T0100 V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E3_H06W0203
arc: A0 E1_H01E0001
arc: A2 N1_V02S0701
arc: B0 H01W0100
arc: B1 V02N0301
arc: B2 H00R0100
arc: B3 H02E0101
arc: C0 H02E0601
arc: C1 E1_H02W0401
arc: C2 H00L0100
arc: C3 H00L0000
arc: CE0 V02S0201
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 H00R0000
arc: D2 E1_H02W0001
arc: D3 V00T0100
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 F0
arc: H00L0100 F3
arc: H01W0100 Q6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M4 H02E0401
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N3_V06N0103 F2
arc: W1_H02W0101 Q1
arc: W3_H06W0103 F2
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111101001111
word: SLICEB.K1.INIT 0011000011110000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 1100000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R23C108:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 H02E0201
arc: H00R0100 V02S0501
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N3_V06S0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02N0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 E1_H02W0001
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0203 E3_H06W0103
arc: A0 V02N0701
arc: A3 V00B0000
arc: A4 V00T0000
arc: A5 S1_V02N0101
arc: A6 V02S0101
arc: A7 H02E0501
arc: B2 H00R0100
arc: B3 V02N0101
arc: B4 S1_V02N0701
arc: B5 H00L0000
arc: B6 H02E0301
arc: B7 V00B0100
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C109:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 V02S0301
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02W0701
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 N1_V02S0601
arc: V00B0000 W1_H02E0601
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02N0601
arc: V00T0100 H02E0301
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0203 E3_H06W0103
arc: A0 H02E0701
arc: A1 H00L0100
arc: A2 S1_V02N0501
arc: A3 V02N0701
arc: A4 H02W0501
arc: A5 H02E0501
arc: A6 V00T0100
arc: A7 S1_V02N0301
arc: B0 V00B0000
arc: B1 V02S0101
arc: B2 H00R0100
arc: B3 V01N0001
arc: B4 N1_V02S0701
arc: B5 H00R0000
arc: B6 V00B0100
arc: B7 V00T0000
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C110:PLC2
arc: E1_H02E0401 V06N0203
arc: E1_H02E0701 V02S0701
arc: H00L0000 V02N0201
arc: H00L0100 V02S0101
arc: H00R0100 H02W0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 N3_V06S0103
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 H02W0601
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02N0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 V06N0003
arc: A0 V02S0501
arc: A1 H02W0501
arc: A2 E1_H02W0501
arc: A3 H00L0100
arc: A4 V02S0301
arc: A5 V00T0000
arc: A6 S1_V02N0301
arc: A7 H00L0000
arc: B0 H00R0100
arc: B1 V00B0000
arc: B2 H02W0301
arc: B3 N1_V02S0301
arc: B4 V00B0100
arc: B5 H02E0101
arc: B6 H02W0101
arc: B7 H02E0301
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C111:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0103 N3_V06S0103
arc: H00L0100 V02N0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02E0701
arc: N1_V01N0101 N3_V06S0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 H02W0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02S0101
arc: V00T0000 H02W0001
arc: V00T0100 V02N0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E1_H02W0601
arc: A0 H00L0100
arc: A1 H00R0000
arc: A2 V00T0000
arc: A3 N1_V02S0701
arc: A4 V02S0301
arc: A5 V00B0000
arc: A6 V00T0100
arc: A7 S1_V02N0101
arc: B0 V02N0301
arc: B1 H00R0100
arc: B2 H02W0301
arc: B3 N1_V02S0101
arc: B4 V02S0501
arc: B5 V00B0100
arc: B6 H02W0101
arc: B7 V02S0701
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C112:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V02N0501
arc: H00L0000 V02N0001
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 E1_H02W0601
arc: V00B0100 N1_V02S0301
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 S3_V06N0303
arc: A0 H00L0000
arc: A1 S1_V02N0701
arc: A2 V00T0000
arc: A3 V02S0701
arc: A4 E1_H02W0501
arc: A5 V00B0000
arc: A6 V00T0100
arc: A7 H00R0000
arc: B0 N1_V02S0101
arc: B1 V02N0301
arc: B2 S1_V02N0101
arc: B3 H00R0100
arc: B4 N1_V02S0701
arc: B5 V02S0501
arc: B6 V00B0100
arc: B7 V02N0701
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C113:PLC2
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 V02N0201
arc: H00R0000 V02N0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02S0101
arc: V00T0100 H02W0301
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 V06N0003
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 S3_V06N0303
arc: A0 H00L0000
arc: A1 S1_V02N0701
arc: A2 V02N0701
arc: A3 V02S0701
arc: A4 V02N0301
arc: A5 H02E0501
arc: A6 V00T0100
arc: A7 H00R0000
arc: B0 V02N0101
arc: B1 V01N0001
arc: B2 S1_V02N0301
arc: B3 V02S0301
arc: B4 V00B0100
arc: B5 V02N0501
arc: B6 V00B0000
arc: B7 W1_H02E0101
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C114:PLC2
arc: H00L0000 E1_H02W0201
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: A0 H02W0501
arc: A1 V02N0501
arc: A2 V00T0000
arc: A3 V00B0000
arc: A4 H02E0701
arc: A5 V02N0301
arc: A6 S1_V02N0301
arc: A7 H00L0000
arc: B0 V02S0301
arc: B1 V02S0101
arc: B2 W1_H02E0301
arc: B3 H00R0100
arc: B4 H00R0000
arc: B5 H02W0101
arc: B6 S1_V02N0701
arc: B7 H02W0301
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C115:PLC2
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 H06W0103
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 V01N0101
arc: V00B0000 H02W0601
arc: V00B0100 V02N0301
arc: V00T0100 H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 N3_V06S0303
arc: W3_H06W0103 S3_V06N0103
arc: A0 V01N0101
arc: A1 H02W0701
arc: A2 V02N0501
arc: A3 V02N0701
arc: A4 H02W0501
arc: A5 V00T0100
arc: A6 N1_V02S0101
arc: A7 S1_V02N0301
arc: B0 V00B0000
arc: B1 V02S0301
arc: B2 V02N0101
arc: B3 H00R0100
arc: B4 N1_V02S0701
arc: B5 H00R0000
arc: B6 V00B0100
arc: B7 S1_V02N0501
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C116:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: H00R0000 V02S0401
arc: N1_V01N0001 N3_V06S0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00T0000 S1_V02N0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V06N0203
arc: A0 S1_V02N0501
arc: A1 S1_V02N0701
arc: A2 V00B0000
arc: B0 E1_H02W0101
arc: B1 V02N0101
arc: B2 S1_V02N0101
arc: B3 H00R0000
arc: B4 N1_V01S0000
arc: B5 V02N0701
arc: B6 V02N0501
arc: B7 V00T0000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C117:PLC2
arc: H00L0000 V02S0001
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 V02N0201
arc: V00B0100 V02N0101
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0303 V06S0303
arc: B0 V00B0000
arc: B1 H02E0301
arc: B2 H00R0000
arc: B3 H00R0100
arc: B4 V02N0701
arc: B5 H00L0000
arc: B6 V00B0100
arc: B7 S1_V02N0701
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C118:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: H00R0000 V02N0401
arc: H00R0100 S1_V02N0501
arc: N1_V01N0001 N3_V06S0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 V02S0301
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V02N0101
arc: W3_H06W0103 E3_H06W0103
arc: B0 V00B0000
arc: B1 H00R0100
arc: B2 V02N0301
arc: B3 H00R0000
arc: B4 V00B0100
arc: B5 V02N0501
arc: B6 V02N0701
arc: B7 H02W0301
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C119:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: H00R0100 V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303
arc: V00B0000 V02S0201
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0301 V02N0301
arc: W3_H06W0203 S3_V06N0203
arc: B0 V02N0101
arc: B1 V02S0101
arc: B2 H00R0100
arc: B3 V02S0301
arc: B4 H02E0101
arc: B5 V02S0501
arc: B6 V01S0000
arc: B7 V00B0000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C120:PLC2
arc: H00R0000 V02S0401
arc: H00R0100 V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: V00B0000 V02N0201
arc: V00B0100 V02S0301
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: B0 V02N0301
arc: B1 V00B0000
arc: B2 H00R0100
arc: B3 V02S0101
arc: B4 H00R0000
arc: B5 V02S0501
arc: B6 V00B0100
arc: B7 V02N0501
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C121:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 V02N0101
arc: V00T0000 V02N0601
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: B0 V00T0000
arc: B1 V00B0000
arc: B2 V02S0301
arc: B3 V02S0101
arc: B4 V00B0100
arc: B5 V02N0701
arc: B6 S1_V02N0701
arc: B7 N1_V01S0000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C122:PLC2
arc: E1_H02E0101 V02S0101
arc: H00L0000 V02S0201
arc: H00R0000 V02N0401
arc: H00R0100 V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303
arc: V00B0100 V02N0101
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: B0 H00R0100
arc: B1 V02S0301
arc: B2 H00R0000
arc: B3 V02N0301
arc: B4 H00L0000
arc: B5 V00B0100
arc: B6 V01S0000
arc: B7 H02E0301
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C123:PLC2
arc: H00R0100 V02S0501
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 H02W0501
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02S0001
arc: V00B0100 H02W0501
arc: V00T0000 V02S0401
arc: B0 V02N0301
arc: B1 V00T0000
arc: B2 H00R0100
arc: B3 V02S0101
arc: B4 V00B0100
arc: B5 H02E0101
arc: B6 V00B0000
arc: B7 V02S0701
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C124:PLC2
arc: H00R0100 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: W1_H02W0501 V06S0303
arc: B0 V02N0301
arc: B1 H00R0100
arc: F2 F2_SLICE
arc: N3_V06N0103 F2
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C82:PLC2
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601

.tile R23C83:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701

.tile R23C84:PLC2
arc: H00L0100 V02S0301
arc: H00R0000 E1_H02W0401
arc: N1_V02N0401 N3_V06S0203
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0303 S3_V06N0303
arc: V00B0000 V02N0001
arc: V00B0100 V02N0101
arc: V00T0000 H02W0001
arc: W1_H02W0401 S1_V02N0401
arc: A0 H00L0100
arc: A2 V00T0000
arc: B2 V02N0301
arc: B3 H02W0301
arc: B4 V00B0100
arc: B5 H00R0000
arc: B6 E1_H02W0101
arc: B7 V00B0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F5
arc: N3_V06N0003 F3
arc: N3_V06N0203 F4
arc: V01S0100 F6
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C85:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 V06S0003
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02N0401
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H02W0501
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 V02N0301
arc: V00T0000 V02N0601
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 V01N0101
arc: B0 V01N0001
arc: B1 V00T0000
arc: B2 H00L0000
arc: B3 H00R0000
arc: B4 V00B0100
arc: B5 S1_V02N0701
arc: B6 V02N0501
arc: B7 V02N0701
arc: E1_H01E0001 F7
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F3
arc: N1_V01N0101 F4
arc: N1_V02N0001 F2
arc: N1_V02N0601 F6
arc: N1_V02N0701 F5
arc: N3_V06N0103 F1
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C86:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0103 N3_V06S0103
arc: H00R0100 H02E0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 E3_H06W0203
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 E1_H02W0501
arc: V00B0100 V02N0101
arc: V00T0000 V02S0401
arc: W1_H02W0101 V01N0101
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E3_H06W0303
arc: A5 V02S0101
arc: B0 V02N0301
arc: B1 V00B0000
arc: B4 V02N0501
arc: B5 N1_V02S0701
arc: C4 E1_H02W0601
arc: C5 V00T0000
arc: C6 V02N0001
arc: C7 V00B0100
arc: D4 H01W0000
arc: D5 H00R0100
arc: D6 H02E0001
arc: D7 H02E0001
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: N3_V06N0003 F0
arc: N3_V06N0103 F1
arc: V00B0000 F6
arc: V01S0100 F7
word: SLICEC.K0.INIT 0000001100000000
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C87:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 E3_H06W0203
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 V02N0201
arc: H00R0000 N1_V02S0601
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 E3_H06W0303
arc: V00B0000 V02S0201
arc: V00B0100 H02E0501
arc: A0 H00L0000
arc: B2 N1_V02S0301
arc: B3 H00R0000
arc: B4 V02N0701
arc: B5 N1_V02S0501
arc: B6 V00B0000
arc: B7 V00B0100
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C88:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 E3_H06W0303
arc: H00L0000 V02S0001
arc: H00R0000 H02W0401
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H02W0701
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02W0501
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E1_H01W0000
arc: B0 V00B0000
arc: B1 N1_V02S0101
arc: B2 H00R0000
arc: B3 H00L0000
arc: B4 V02S0701
arc: B5 V00B0100
arc: B6 H02E0101
arc: B7 H02W0301
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C89:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 W1_H02E0401
arc: E3_H06E0303 N3_V06S0303
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0201 E3_H06W0103
arc: V00B0100 N1_V02S0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 E1_H02W0601
arc: A3 V00T0000
arc: B0 V02N0101
arc: B1 N1_V02S0101
arc: B4 V00B0100
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: N1_V01N0101 F4
arc: N1_V02N0001 F2
arc: V00T0000 F2
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001010
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C90:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V01N0001
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 H02W0301
arc: H00R0100 E1_H02W0501
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 H06W0303
arc: V00T0100 E1_H02W0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 S1_V02N0601
arc: C0 H00R0100
arc: C1 H02E0401
arc: C2 H00L0100
arc: C3 V02N0601
arc: C4 V00T0100
arc: C5 E1_H02W0401
arc: C6 V02N0001
arc: C7 W1_H02E0601
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 H02E0201
arc: D5 H02E0201
arc: D6 H02E0201
arc: D7 H02E0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: N1_V01N0001 F4
arc: N1_V01N0101 F5
arc: N1_V02N0001 F0
arc: N1_V02N0201 F2
arc: N1_V02N0401 F6
arc: V01S0000 F7
arc: V01S0100 F3
word: SLICEB.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 0000111111110000
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0000111111110000
word: SLICEA.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0000111111110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R23C91:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N3_V06S0203
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 H02E0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02E0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 E3_H06W0203
arc: V00B0100 H02E0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00R0000
arc: A2 H00L0100
arc: B2 H02E0301
arc: B3 V02N0301
arc: B4 H00L0000
arc: B5 H02E0101
arc: B6 V00B0100
arc: B7 N1_V02S0701
arc: E1_H01E0101 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F5
arc: N3_V06N0003 F3
arc: N3_V06N0103 F2
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C92:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 V06S0303
arc: H00L0000 E1_H02W0201
arc: H00R0000 V02N0401
arc: H00R0100 H02W0701
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H01W0000
arc: V00B0000 H02W0601
arc: V00T0000 N1_V02S0601
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
arc: B0 H00R0100
arc: B1 V00B0000
arc: B2 H00L0000
arc: B3 E1_H02W0301
arc: B4 V02N0701
arc: B5 H00R0000
arc: B6 V00T0000
arc: B7 V02N0501
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V02N0301 F3
arc: N3_V06N0003 F0
arc: N3_V06N0103 F1
arc: N3_V06N0203 F4
arc: N3_V06N0303 F5
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C93:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 N1_V02S0301
arc: H00R0100 N1_V02S0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H02W0001
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E1_H01W0100
arc: V00B0100 V02S0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
arc: B0 H00R0100
arc: B1 V01N0001
arc: C4 N1_V02S0001
arc: C5 V02N0001
arc: C6 V00B0100
arc: C7 V02N0201
arc: D4 H00L0100
arc: D5 H00L0100
arc: D6 H00L0100
arc: D7 H00L0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V02N0101 F1
arc: N3_V06N0003 F0
arc: W1_H02W0601 F4
arc: W1_H02W0701 F5
word: SLICEC.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0000111111110000
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C94:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0303 V06S0303
arc: H00L0100 W1_H02E0101
arc: H00R0000 S1_V02N0401
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 H06W0203
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 E1_H01W0000
arc: V00B0000 H02W0401
arc: V00B0100 V02S0301
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02N0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0303 E3_H06W0203
arc: A0 E1_H02W0701
arc: A2 H00L0100
arc: A3 V00B0000
arc: A4 V00T0100
arc: A5 V00T0000
arc: A6 H02E0501
arc: A7 W1_H02E0701
arc: B2 H00R0000
arc: B3 V02S0101
arc: B4 V02N0501
arc: B5 E1_H02W0301
arc: B6 V00B0100
arc: B7 V02S0701
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: N1_V02N0401 F6
arc: W1_H02W0701 F5
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C95:PLC2
arc: E1_H02E0501 V02S0501
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 H02E0201
arc: H00L0100 W1_H02E0301
arc: H00R0000 N1_V02S0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 E3_H06W0003
arc: V00B0100 V02N0301
arc: V00T0000 H02E0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E3_H06W0103
arc: A0 H02W0501
arc: A1 V01N0101
arc: A2 H00L0100
arc: A3 H02E0701
arc: A4 V00T0000
arc: A5 W1_H02E0701
arc: A6 S1_V02N0301
arc: A7 S1_V02N0101
arc: B0 N1_V02S0301
arc: B1 V02S0101
arc: B2 V02S0301
arc: B3 H00R0000
arc: B4 H00L0000
arc: B5 V00B0100
arc: B6 V02N0501
arc: B7 N1_V02S0701
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: N1_V01N0001 F5
arc: N3_V06N0003 F3
arc: N3_V06N0103 F1
arc: N3_V06N0203 F7
arc: W3_H06W0003 F0
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C96:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 V02S0201
arc: H00R0000 V02S0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 V01N0001
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E3_H06W0203
arc: V00B0000 V02S0001
arc: V00B0100 V02N0301
arc: V00T0000 N1_V02S0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00R0000
arc: A1 H02E0501
arc: A2 E1_H01E0001
arc: A3 V02N0501
arc: A4 W1_H02E0501
arc: A5 N1_V02S0301
arc: A6 V02S0301
arc: A7 S1_V02N0301
arc: B0 V02N0101
arc: B1 E1_H02W0301
arc: B2 H00L0000
arc: B3 H02W0101
arc: B4 V00B0100
arc: B5 W1_H02E0301
arc: B6 V00T0000
arc: B7 V00B0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F3
arc: N1_V02N0401 F4
arc: N3_V06N0103 F1
arc: N3_V06N0303 F6
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
arc: W3_H06W0303 F5
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C97:PLC2
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 E1_H01W0100
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 N1_V02S0201
arc: H00R0000 V02N0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 E3_H06W0003
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0401
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0303 E1_H02W0601
arc: A0 H02E0701
arc: A1 H02W0501
arc: A2 V02S0701
arc: A3 H02E0501
arc: A4 N1_V02S0301
arc: A5 V02N0301
arc: A6 H00L0000
arc: A7 E1_H02W0501
arc: B0 V02S0101
arc: B1 V02S0301
arc: B2 V02N0101
arc: B3 H00R0000
arc: B4 S1_V02N0701
arc: B5 V02S0501
arc: B6 V00T0000
arc: B7 V00B0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: N1_V02N0201 F0
arc: N3_V06N0003 F3
arc: N3_V06N0103 F1
arc: N3_V06N0203 F4
arc: N3_V06N0303 F5
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C98:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02S0501
arc: H00L0000 H02W0001
arc: H00L0100 V02N0301
arc: H00R0100 V02N0701
arc: H01W0000 W3_H06E0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 N1_V01S0100
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 V01N0001
arc: S3_V06S0103 N1_V02S0101
arc: V00B0000 V02S0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A0 H00L0000
arc: A1 V02S0701
arc: B0 H00R0100
arc: B1 H02W0101
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: LSR0 V00B0000
arc: M6 H02E0401
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: N3_V06N0003 F0
arc: N3_V06N0103 F1
arc: W1_H02W0001 F2
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C99:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0501 V06S0303
arc: E3_H06E0203 N3_V06S0203
arc: H00L0100 H02W0101
arc: H00R0000 H02E0401
arc: H00R0100 N1_V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 N3_V06S0003
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02W0601
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00T0000 N1_V02S0401
arc: V01S0000 S3_V06N0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 N3_V06S0103
arc: A0 V02S0701
arc: A2 V00B0000
arc: A3 H00L0100
arc: A4 V00T0000
arc: A5 H02W0501
arc: A6 W1_H02E0501
arc: A7 V02S0101
arc: B2 H01W0100
arc: B3 H00R0100
arc: B4 S1_V02N0701
arc: B5 H00R0000
arc: B6 V02S0501
arc: B7 E1_H02W0101
arc: E1_H01E0001 F4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: N1_V01N0001 F5
arc: N1_V02N0101 F3
arc: S1_V02S0301 F3
arc: S1_V02S0701 F5
arc: S3_V06S0203 F4
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R24C100:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 N1_V02S0401
arc: E3_H06E0003 W3_H06E0003
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0501
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 E1_H02W0701
arc: V00T0000 E1_H02W0201
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 N1_V01S0100
arc: A7 S1_V02N0101
arc: B7 E1_H02W0101
arc: C0 N1_V02S0401
arc: C2 N1_V02S0401
arc: C3 N1_V02S0401
arc: C4 E1_H01E0101
arc: C5 N1_V02S0001
arc: C7 V00T0000
arc: CE2 V02N0601
arc: CLK1 G_HPBX0000
arc: D0 V02N0001
arc: D2 H00R0000
arc: D3 V02S0001
arc: D4 H02W0001
arc: D5 W1_H02E0001
arc: D7 H01W0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q5
arc: E3_H06E0203 F4
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F1
arc: LSR0 V00B0000
arc: M0 H02E0601
arc: M1 H00R0100
arc: M2 H02E0601
arc: M6 V00B0100
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 F6
arc: N1_V02N0601 F6
arc: N3_V06N0303 F6
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1110110010100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1

.tile R24C101:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 E1_H01W0000
arc: H00R0100 H02W0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 N1_V01S0000
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 E1_H02W0601
arc: V00B0100 V02S0301
arc: V00T0000 V02S0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 V06S0003
arc: W3_H06W0303 N3_V06S0303
arc: A6 N1_V02S0101
arc: A7 N1_V02S0101
arc: B5 V02N0501
arc: B6 V00T0000
arc: B7 V00B0100
arc: C0 H02W0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C5 F6
arc: C6 V02N0001
arc: C7 V00T0100
arc: D0 H00R0000
arc: D2 V02N0201
arc: D3 V01S0100
arc: D4 V02N0601
arc: D5 H01W0000
arc: D6 H02E0201
arc: D7 H02E0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 F1
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 F7
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: M4 V00B0000
arc: V01S0100 F7
word: SLICED.K0.INIT 1101100000000000
word: SLICED.K1.INIT 1110010000000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 0000001111001111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.A1MUX 1

.tile R24C102:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 H02W0401
arc: H00R0100 H02W0701
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02W0601
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02W0701
arc: V00T0000 H02W0201
arc: V00T0100 H02E0101
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V06S0303
arc: A1 H00R0000
arc: A3 S1_V02N0701
arc: A5 S1_V02N0301
arc: A6 V00T0100
arc: A7 V00T0100
arc: B0 H00R0100
arc: B1 H02W0101
arc: B3 E1_H02W0301
arc: B5 H00L0000
arc: B6 H02W0301
arc: B7 V00B0000
arc: C0 H02E0601
arc: C1 V02S0601
arc: C3 H00R0100
arc: C5 V00B0100
arc: C6 E1_H02W0401
arc: C7 N1_V02S0001
arc: D0 H02E0001
arc: D1 S1_V02N0001
arc: D3 H01E0101
arc: D5 V02S0601
arc: D6 V02N0401
arc: D7 H00L0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: M2 V00T0000
arc: N1_V01N0101 F0
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: W1_H02W0701 F5
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1100111100001111
word: SLICEA.K1.INIT 0001010100111111
word: SLICED.K0.INIT 1110010000000000
word: SLICED.K1.INIT 1101100000000000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1110110010100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1

.tile R24C103:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02N0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02S0101
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 N3_V06S0303
arc: A0 E1_H01E0001
arc: A5 N1_V01N0101
arc: B0 H00R0100
arc: B1 Q1
arc: B2 V02N0301
arc: B4 S1_V02N0701
arc: B5 V00B0100
arc: B6 V02N0501
arc: C0 H02W0601
arc: C1 H00L0000
arc: C2 V02S0401
arc: C3 S1_V02N0601
arc: C4 E1_H01E0101
arc: C5 H02W0601
arc: C6 V00T0000
arc: C7 H02E0601
arc: CE0 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 V00T0100
arc: D2 V02S0201
arc: D3 H01E0101
arc: D4 H02E0001
arc: D5 E1_H02W0001
arc: D6 E1_H02W0201
arc: D7 V02S0601
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F5
arc: E1_H02E0001 F2
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: LSR1 H02E0501
arc: M2 V00B0000
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q1
arc: W1_H02W0201 F0
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 1100000011111111
word: SLICEC.K0.INIT 1100111100001111
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0000000000110000
word: SLICED.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 0011000000000000
word: SLICEB.K1.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R24C104:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V01N0101
arc: H00R0000 N1_V02S0401
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H02E0501
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 V01N0101
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 H02E0401
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 V06S0003
arc: A1 V01N0101
arc: A2 H00L0100
arc: A5 N1_V01N0101
arc: A7 E1_H02W0701
arc: B1 V02S0301
arc: B2 V02N0101
arc: B3 Q3
arc: B4 N1_V01S0000
arc: B5 W1_H02E0101
arc: B7 V02S0701
arc: C1 H02E0401
arc: C2 V02N0601
arc: C3 S1_V02N0601
arc: C4 H02W0601
arc: C5 E1_H02W0601
arc: C7 E1_H01E0101
arc: CE1 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 H02W0001
arc: D3 N1_V02S0001
arc: D4 H01W0000
arc: D5 H02W0001
arc: D6 F2
arc: D7 V00B0000
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 Q3
arc: H01W0000 F5
arc: H01W0100 F6
arc: LSR1 E1_H02W0501
arc: M0 V00T0000
arc: M6 V00T0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q3
arc: N3_V06N0003 F0
arc: N3_V06N0303 F6
arc: V01S0100 F4
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 1100000011111111
word: SLICEC.K0.INIT 0011111100000000
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 0101111100011111
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0101000111111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R24C105:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 V06S0303
arc: H00L0000 S1_V02N0001
arc: H00R0000 W1_H02E0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 E3_H06W0303
arc: V00B0000 V02N0201
arc: V00B0100 V02N0101
arc: V00T0000 V02N0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V02N0601
arc: A4 V02N0101
arc: A7 H00L0000
arc: B4 H00R0000
arc: B5 H02W0301
arc: B6 V00T0000
arc: B7 E1_H02W0101
arc: C0 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 H02W0401
arc: C5 V02N0001
arc: C6 E1_H01E0101
arc: C7 H02E0601
arc: D0 V01S0100
arc: D2 V00T0100
arc: D3 W1_H02E0201
arc: D4 W1_H02E0201
arc: D5 H02W0001
arc: D6 H00L0100
arc: D7 S1_V02N0601
arc: E1_H01E0001 F5
arc: E1_H01E0101 F7
arc: E1_H02E0401 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0100 F4
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0000
arc: N1_V01N0001 F1
arc: N1_V02N0401 F6
arc: V01S0100 F5
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1100111100001111
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0011101101111111
word: SLICEC.K1.INIT 0011000000000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R24C106:PLC2
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02N0501
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 V02N0201
arc: H00R0100 H02W0701
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E3_H06W0303
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0401 V01N0001
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 H02E0001
arc: V00T0100 V02N0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 N1_V01S0000
arc: A1 E1_H01E0001
arc: A3 W1_H02E0701
arc: A4 N1_V01N0101
arc: A7 W1_H02E0701
arc: B0 V02S0101
arc: B1 E1_H01W0100
arc: B3 H00R0000
arc: B4 V00B0100
arc: B5 H00L0000
arc: B7 W1_H02E0101
arc: C0 V02S0601
arc: C1 V02N0601
arc: C3 H02E0401
arc: C4 W1_H02E0601
arc: C5 H02E0601
arc: C7 V00T0000
arc: CE2 H02E0101
arc: CLK1 G_HPBX0000
arc: D0 V01S0100
arc: D1 V00T0100
arc: D2 H00R0000
arc: D3 H02E0001
arc: D4 S1_V02N0401
arc: D5 H00R0100
arc: D6 F0
arc: D7 F0
arc: E1_H01E0001 Q5
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F4
arc: LSR1 V00B0000
arc: M2 H02W0601
arc: M6 E1_H02W0401
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q5
arc: N3_V06N0103 F2
arc: V01S0100 F1
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0011111100000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 1100000011111111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0111011100110111
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 0101000111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R24C107:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 N1_V02S0101
arc: H00R0100 H02E0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 H02W0501
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N1_V02S0601
arc: V00B0000 S1_V02N0001
arc: V00T0000 E1_H02W0201
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 N1_V02S0701
arc: A3 E1_H01E0001
arc: B3 E1_H02W0101
arc: B7 V02N0701
arc: C3 H00R0100
arc: C6 V00B0100
arc: C7 E1_H02W0401
arc: CE0 H02W0101
arc: CE2 H02W0101
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: D3 V00T0100
arc: D6 S1_V02N0401
arc: D7 V02S0401
arc: E1_H01E0001 Q4
arc: E3_H06E0203 Q7
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: M4 H02E0401
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F6
arc: N1_V02N0101 F3
arc: V00B0100 Q7
arc: V01S0100 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001001101011111
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1100000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1

.tile R24C108:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0701 V02S0701
arc: H00L0000 E1_H02W0001
arc: H00R0100 H02E0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02N0201
arc: V00B0100 V02N0301
arc: V00T0000 V02S0601
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V01N0101
arc: A0 S1_V02N0701
arc: A4 V02S0101
arc: A5 V00B0000
arc: A6 V02N0101
arc: A7 H00L0000
arc: B2 H00R0100
arc: B3 S1_V02N0301
arc: B4 V02N0701
arc: B5 H02E0101
arc: B6 V00B0100
arc: B7 V00T0000
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R24C109:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02N0301
arc: H00L0000 V02S0001
arc: H00R0000 S1_V02N0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 H02W0401
arc: V00B0100 S1_V02N0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H02W0601
arc: A0 W1_H02E0701
arc: A1 H02E0701
arc: A2 V02N0701
arc: A3 V02N0501
arc: A4 V00T0100
arc: A5 V00B0000
arc: A6 H02W0501
arc: A7 V02S0301
arc: B0 W1_H02E0301
arc: B1 N1_V02S0101
arc: B2 H00R0000
arc: B3 H00L0000
arc: B4 S1_V02N0701
arc: B5 V02S0701
arc: B6 V00T0000
arc: B7 V00B0100
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R24C110:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0701 N1_V02S0701
arc: H00L0100 H02E0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0201 H02W0201
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H02W0501
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0101
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06N0303
arc: A0 H00L0100
arc: A1 N1_V02S0501
arc: A2 H02W0501
arc: A3 V02S0501
arc: A4 N1_V02S0101
arc: A5 V00T0100
arc: A6 H00R0000
arc: A7 V02N0301
arc: B0 H00R0100
arc: B1 V02N0101
arc: B2 H02W0301
arc: B3 S1_V02N0301
arc: B4 V00B0100
arc: B5 V02N0701
arc: B6 H02E0101
arc: B7 V00B0000
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R24C111:PLC2
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 V02N0201
arc: H00L0100 H02E0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02E0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 S1_V02N0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02N0601
arc: V00T0100 V02N0701
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0303 N3_V06S0303
arc: A0 S1_V02N0501
arc: A1 H00L0100
arc: A2 V00T0000
arc: A3 V00B0000
arc: A4 V00T0100
arc: A5 N1_V02S0301
arc: A6 H00L0000
arc: A7 H00R0000
arc: B0 S1_V02N0301
arc: B1 H00R0100
arc: B2 H02E0301
arc: B3 V02S0101
arc: B4 N1_V02S0501
arc: B5 V00B0100
arc: B6 H02W0101
arc: B7 V02S0701
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R24C112:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0601 V06N0303
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 V02N0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02W0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02S0301
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: A1 S1_V02N0501
arc: A2 V02N0701
arc: A3 V00B0000
arc: A4 E1_H02W0701
arc: A5 V00T0100
arc: A6 E1_H02W0501
arc: A7 S1_V02N0301
arc: B0 V02S0101
arc: B1 H00R0100
arc: B2 V02N0101
arc: B3 H00R0000
arc: B4 H00L0000
arc: B5 N1_V02S0501
arc: B6 V00B0100
arc: B7 V02S0701
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R24C113:PLC2
arc: H00L0000 N1_V02S0001
arc: H00R0000 V02N0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 W1_H02E0601
arc: V00B0100 V02N0101
arc: V00T0100 S1_V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V02S0701
arc: A0 H00R0000
arc: A1 W1_H02E0701
arc: A2 V02N0701
arc: A3 S1_V02N0501
arc: A4 V00T0100
arc: A5 S1_V02N0101
arc: A6 W1_H02E0501
arc: A7 V02S0301
arc: B0 H02W0101
arc: B1 V02S0101
arc: B2 V02N0301
arc: B3 N1_V02S0301
arc: B4 H00L0000
arc: B5 V02N0501
arc: B6 V02S0501
arc: B7 V00B0100
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R24C114:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: H00L0000 E1_H02W0001
arc: H00R0000 N1_V02S0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 V01N0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 V02S0201
arc: V00T0000 V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: A0 H02W0501
arc: A1 H02W0701
arc: A2 E1_H02W0501
arc: A3 V02N0501
arc: A4 V00B0000
arc: A5 V00T0100
arc: A6 H00L0000
arc: A7 V02N0301
arc: B0 S1_V02N0301
arc: B1 V00T0000
arc: B2 V02N0101
arc: B3 V02S0301
arc: B4 H00R0000
arc: B5 H02W0101
arc: B6 V02N0701
arc: B7 H02W0301
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R24C115:PLC2
arc: H00R0000 V02N0601
arc: H00R0100 V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 H06W0203
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 H02W0601
arc: V00B0100 H02W0701
arc: V00T0000 V02N0401
arc: V00T0100 H02W0101
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 V06N0303
arc: W1_H02W0701 N1_V01S0100
arc: A0 H00R0000
arc: A1 V02S0701
arc: A2 S1_V02N0701
arc: A3 S1_V02N0501
arc: A4 E1_H02W0701
arc: A5 E1_H02W0501
arc: A6 V00T0100
arc: A7 V02S0101
arc: B0 V00B0000
arc: B1 S1_V02N0301
arc: B2 H02E0301
arc: B3 H00R0100
arc: B4 V02S0501
arc: B5 V00B0100
arc: B6 V00T0000
arc: B7 V02N0501
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R24C116:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 N1_V02S0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02S0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 N3_V06S0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0301
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02S0701
arc: A0 H00R0000
arc: A1 V02N0501
arc: A2 V02N0701
arc: A3 H00L0100
arc: B0 V02S0101
arc: B1 V00B0000
arc: B2 H00R0100
arc: B3 V02S0301
arc: B4 H00L0000
arc: B5 V02S0501
arc: B6 V00B0100
arc: B7 V01S0000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R24C117:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 N1_V02S0001
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02E0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0201
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 S1_V02N0701
arc: B0 V00B0000
arc: B1 H00R0100
arc: B2 H00R0000
arc: B3 V02S0301
arc: B4 V02S0701
arc: B5 H00L0000
arc: B6 H02W0101
arc: B7 V02N0501
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R24C118:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: H00L0000 N1_V02S0001
arc: H00R0000 V02N0401
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00B0100 V02N0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E3_H06W0103
arc: B0 V02S0301
arc: B1 S1_V02N0101
arc: B2 H00R0000
arc: B3 V02S0101
arc: B4 H00L0000
arc: B5 V02N0701
arc: B6 V00B0100
arc: B7 V00B0000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R24C119:PLC2
arc: H00L0000 N1_V02S0001
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 H02E0301
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 V02S0001
arc: V00B0100 V02N0301
arc: V00T0000 V02S0601
arc: W1_H02W0401 S1_V02N0401
arc: B0 V00T0000
arc: B1 S1_V02N0101
arc: B2 H00R0100
arc: B3 H00L0000
arc: B4 V00B0100
arc: B5 H00R0000
arc: B6 N1_V01S0000
arc: B7 V00B0000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R24C120:PLC2
arc: H00L0000 V02S0001
arc: H00R0100 N1_V02S0701
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N1_V01S0100
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02S0401
arc: B0 V00T0000
arc: B1 V00B0000
arc: B2 H00R0100
arc: B3 S1_V02N0301
arc: B4 H00L0000
arc: B5 S1_V02N0501
arc: B6 V00B0100
arc: B7 V02S0501
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R24C121:PLC2
arc: H00R0000 V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: B0 V02S0101
arc: B1 V02S0301
arc: B2 S1_V02N0301
arc: B3 H00R0100
arc: B4 V01S0000
arc: B5 H00R0000
arc: B6 V02N0501
arc: B7 V00B0000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R24C122:PLC2
arc: H00L0000 V02S0001
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 N3_V06S0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0701 N3_V06S0203
arc: V00B0100 V02N0301
arc: V00T0000 V02S0401
arc: V01S0000 N3_V06S0103
arc: B0 H00R0100
arc: B1 V00T0000
arc: B2 V02S0301
arc: B3 H00R0000
arc: B4 H00L0000
arc: B5 V01S0000
arc: B6 N1_V01S0000
arc: B7 V00B0100
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R24C123:PLC2
arc: H00R0100 N1_V02S0501
arc: N1_V02N0301 N3_V06S0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02N0101
arc: V00T0000 N1_V02S0401
arc: B0 V02S0101
arc: B1 V00T0000
arc: B2 H00R0100
arc: B3 N1_V02S0101
arc: B4 V02S0501
arc: B5 V00B0100
arc: B6 V00B0000
arc: B7 V02N0501
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R24C124:PLC2
arc: H00R0100 V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: S1_V02S0101 V01N0101
arc: S1_V02S0601 N3_V06S0303
arc: B0 S1_V02N0301
arc: B1 H00R0100
arc: F2 F2_SLICE
arc: N3_V06N0103 F2
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R24C82:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 E3_H06W0003
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0701 N1_V02S0601

.tile R24C83:PLC2
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203

.tile R24C84:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W1_H02E0301
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 N1_V01S0100

.tile R24C85:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 V02N0101
arc: H00L0000 E1_H02W0201
arc: H00L0100 E1_H02W0101
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 E1_H01W0100
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02W0201
arc: C0 H00L0100
arc: C1 H00L0000
arc: C2 H00R0100
arc: C3 E1_H02W0601
arc: C4 V00B0100
arc: C5 V00T0000
arc: C6 H02E0601
arc: C7 H02E0401
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 E1_H02W0001
arc: D5 E1_H02W0001
arc: D6 E1_H02W0001
arc: D7 E1_H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F0
arc: N1_V02N0301 F3
arc: N1_V02N0401 F6
arc: N1_V02N0601 F4
arc: V01S0000 F7
arc: V01S0100 F2
word: SLICEA.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0000111111110000
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 0000111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R24C86:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0701 V02N0701
arc: H00L0000 H02W0201
arc: H00R0100 V02N0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H01E0101
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 V02N0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 E1_H02W0201
arc: A7 H00L0000
arc: B6 V02N0501
arc: B7 H02W0101
arc: C0 E1_H01W0000
arc: C1 H02W0401
arc: C2 H00R0100
arc: C3 V02N0601
arc: C4 V02N0201
arc: C5 E1_H02W0601
arc: C6 V02S0001
arc: C7 V00T0000
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 H02W0001
arc: D5 H02W0001
arc: D6 H01W0000
arc: D7 E1_H01W0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F4
arc: N1_V01N0001 F2
arc: N1_V01N0101 F1
arc: N1_V02N0601 F6
arc: W1_H02W0001 F0
arc: W1_H02W0101 F3
arc: W1_H02W0501 F5
word: SLICEC.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 0000111111110000
word: SLICED.K0.INIT 0000001100000000
word: SLICED.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0000111111110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R24C87:PLC2
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 H02E0201
arc: H00L0100 W1_H02E0101
arc: H00R0000 V02N0601
arc: H00R0100 V02N0501
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 H06W0003
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 H02W0401
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02N0401
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H02W0601
arc: A0 H00L0000
arc: A2 H00L0100
arc: A3 H02W0501
arc: A4 V02N0301
arc: A5 H02E0701
arc: A6 H02W0701
arc: A7 H00R0000
arc: B2 H00R0100
arc: B3 V02N0101
arc: B4 V02N0701
arc: B5 V00B0100
arc: B6 V00B0000
arc: B7 V00T0000
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F6
arc: S1_V02S0101 F3
arc: S1_V02S0201 F2
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: S1_V02S0701 F7
arc: W1_H02W0101 F3
arc: W1_H02W0201 F2
arc: W1_H02W0401 F6
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R24C88:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: H00L0000 V02N0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02W0401
arc: H00R0100 E1_H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N3_V06N0103 E3_H06W0103
arc: V00B0000 V02N0201
arc: V00T0000 V02S0601
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V01N0101
arc: W3_H06W0303 E1_H02W0501
arc: A0 H00L0000
arc: A1 H02W0701
arc: A2 V00B0000
arc: A3 H00L0100
arc: A4 S1_V02N0101
arc: A5 E1_H02W0501
arc: A6 H00R0000
arc: A7 H02E0501
arc: B0 H02W0301
arc: B1 V02N0101
arc: B2 H00R0100
arc: B3 V02N0301
arc: B4 V02N0701
arc: B5 H02W0101
arc: B6 V02S0701
arc: B7 V00T0000
arc: E1_H01E0001 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F5
arc: S1_V02S0001 F0
arc: S1_V02S0101 F1
arc: S1_V02S0201 F2
arc: S1_V02S0301 F3
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: S1_V02S0701 F7
arc: S3_V06S0303 F5
arc: V01S0000 F7
arc: V01S0100 F3
arc: W1_H02W0201 F0
arc: W1_H02W0601 F6
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R24C89:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0103 N3_V06S0103
arc: H00R0000 H02W0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E3_H06W0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02W0601
arc: V00B0000 V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V01N0101
arc: A0 V02N0701
arc: A1 H00R0000
arc: B0 V00B0000
arc: B1 H02W0301
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H01W0000 F1
arc: H01W0100 F0
arc: S1_V02S0001 F0
arc: S1_V02S0201 F2
arc: S1_V02S0301 F1
arc: W1_H02W0001 F2
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R24C90:PLC2
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 V02S0001
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 S1_V02N0701
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 H02W0601
arc: V00T0000 V02S0401
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: A6 H02E0501
arc: B6 N1_V02S0501
arc: C0 H00L0000
arc: C1 V02S0601
arc: C6 E1_H02W0601
arc: CE1 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D0 H02E0201
arc: D1 H02E0201
arc: D6 N1_V02S0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F6 F5D_SLICE
arc: LSR0 V00B0000
arc: M2 H02E0601
arc: M6 V00T0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: N1_V02N0201 F0
arc: N1_V02N0301 F1
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0000111111110000
word: SLICED.K0.INIT 1111111011110010
word: SLICED.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R24C91:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 H01E0001
arc: E3_H06E0103 N3_V06S0103
arc: H00L0000 S1_V02N0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 H02E0701
arc: V00B0000 H02E0401
arc: V00B0100 H02E0501
arc: V00T0000 S1_V02N0601
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 V01N0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0203 E3_H06W0203
arc: C0 H00R0100
arc: CE1 H00L0100
arc: CLK1 G_HPBX0000
arc: D0 H01E0101
arc: D1 V00B0100
arc: D2 V00T0100
arc: D3 V02N0001
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 V00T0000
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 H02E0401
arc: M5 H00L0000
arc: M6 H02E0401
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: N3_V06N0003 Q3
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R24C92:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 S1_V02N0501
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02W0601
arc: H00R0100 E1_H02W0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0203 S1_V02N0401
arc: V00B0000 E1_H02W0601
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02E0001
arc: V00T0100 H02W0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E3_H06W0003
arc: B1 H02E0301
arc: C0 W1_H02E0401
arc: C1 H02E0401
arc: C6 W1_H02E0601
arc: C7 N1_V02S0201
arc: CE0 H00L0100
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 H00R0000
arc: D6 V00B0000
arc: D7 V00B0000
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR1
arc: N1_V02N0401 F6
arc: N1_V02N0701 F7
arc: N3_V06N0103 Q1
arc: S3_V06S0103 F1
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R24C93:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: H00R0000 V02N0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 E1_H01W0000
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 E1_H01W0100
arc: V00B0100 E1_H02W0501
arc: V00T0000 S1_V02N0401
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V06S0303
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A1 V02N0701
arc: A3 S1_V02N0501
arc: A6 V02N0301
arc: B1 H00R0100
arc: B3 H02E0301
arc: B6 V02N0501
arc: C1 S1_V02N0401
arc: C2 H00L0100
arc: C3 F6
arc: C5 E1_H02W0401
arc: C6 V02N0001
arc: CE1 H00R0000
arc: CLK1 G_HPBX0000
arc: D1 H02W0201
arc: D2 V00B0100
arc: D3 V00T0100
arc: D5 V02S0601
arc: D6 E1_H02W0001
arc: E3_H06E0003 Q3
arc: E3_H06E0103 F2
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 Q3
arc: LSR0 H02W0501
arc: M6 V00T0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: V00T0100 F1
arc: V01S0000 F6
arc: W1_H02W0101 F1
arc: W1_H02W0601 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000111111110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000001100000010
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1100010010000000
word: SLICED.K0.INIT 1111111010111010
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R24C94:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 E1_H02W0201
arc: H00R0000 V02S0601
arc: H00R0100 E1_H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 V02S0301
arc: V00T0000 V02S0401
arc: V00T0100 H02W0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E3_H06W0303
arc: A3 E1_H02W0701
arc: A6 H00R0000
arc: A7 H00R0000
arc: B3 E1_H02W0301
arc: B6 V02N0701
arc: B7 V02N0701
arc: C1 H00R0100
arc: C2 V02N0601
arc: C3 V02N0601
arc: C6 V00T0000
arc: C7 V00T0000
arc: CE2 W1_H02E0101
arc: CLK1 G_HPBX0000
arc: D1 E1_H02W0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D6 H02E0201
arc: D7 H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E1_H02E0601 Q4
arc: E3_H06E0103 F1
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F1
arc: LSR0 V00B0100
arc: M0 H02W0601
arc: M1 H00L0000
arc: M2 H02W0601
arc: M4 V00T0100
arc: M6 H02E0401
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: N3_V06N0103 F1
arc: W3_H06W0103 F1
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0010101000000000
word: SLICEB.K0.INIT 0000111111111111
word: SLICEB.K1.INIT 0111100010001000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000111111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R24C95:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V02N0601
arc: H00L0000 N1_V02S0001
arc: H00R0100 H02E0501
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 W1_H02E0501
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02W0601
arc: V00B0000 V02N0001
arc: V00B0100 H02W0501
arc: V00T0000 V02S0601
arc: V00T0100 V02N0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: A2 V00B0000
arc: A5 E1_H01W0000
arc: A6 E1_H02W0701
arc: A7 E1_H02W0701
arc: B2 V01N0001
arc: B5 H02W0101
arc: B6 H01E0101
arc: B7 H01E0101
arc: C2 V02N0401
arc: C5 H02W0401
arc: C6 V02S0001
arc: C7 V00T0000
arc: D2 H02E0001
arc: D5 H00L0100
arc: D6 N1_V02S0601
arc: D7 H00R0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 V00T0100
arc: M4 V00B0100
arc: N1_V02N0601 F6
arc: N1_V02N0701 F7
word: SLICED.K0.INIT 1111011010010000
word: SLICED.K1.INIT 1111011010010000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1

.tile R24C96:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 V02N0201
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: V00B0000 H02W0601
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02W0001
arc: V00T0100 V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0203 E1_H02W0401
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 S1_V02N0101
arc: A5 V02N0101
arc: A6 H02W0701
arc: A7 H02W0701
arc: B0 H02E0301
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 H00L0000
arc: B5 E1_H02W0301
arc: B6 H02E0301
arc: B7 H02E0301
arc: C0 N1_V02S0401
arc: C1 H00L0100
arc: C2 H02E0401
arc: C3 H00R0100
arc: C4 V00T0100
arc: C5 V00T0000
arc: C6 V02S0001
arc: C7 V02N0001
arc: D0 H02W0201
arc: D1 W1_H02E0201
arc: D2 V00B0100
arc: D3 H00R0000
arc: D4 V02S0601
arc: D5 V00B0000
arc: D6 V02N0401
arc: D7 V02N0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F0
arc: N1_V01N0001 F2
arc: N1_V02N0401 F6
arc: N3_V06N0203 F7
arc: W1_H02W0501 F5
word: SLICEB.K0.INIT 1111011010010000
word: SLICEB.K1.INIT 1111011010010000
word: SLICEC.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1111011010010000
word: SLICEA.K1.INIT 1111011010010000
word: SLICED.K0.INIT 1111011010010000
word: SLICED.K1.INIT 1111011010010000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R24C97:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 V02N0001
arc: H00L0100 V02N0301
arc: H00R0100 H02E0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 H01E0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 W1_H02E0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02S0601
arc: V00T0100 S1_V02N0501
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0203
arc: A1 H00L0000
arc: A4 V02S0301
arc: A5 V02N0101
arc: B1 H02W0101
arc: B4 H02E0101
arc: B5 V02S0701
arc: C1 V02S0401
arc: C4 V00T0000
arc: C5 N1_V02S0201
arc: C6 E1_H01E0101
arc: C7 V00B0100
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D1 V02N0201
arc: D4 V00B0000
arc: D5 H00L0100
arc: D6 H00R0100
arc: D7 F0
arc: E1_H01E0101 Q7
arc: E3_H06E0203 Q7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: H01W0100 F4
arc: LSR1 V00T0100
arc: M0 E1_H02W0601
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR1
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000001100000010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R24C98:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 E1_H01W0100
arc: E3_H06E0303 V06N0303
arc: H00L0000 V02N0001
arc: H00L0100 V02N0101
arc: H00R0000 V02N0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 H02W0401
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02S0601
arc: V00T0100 H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 V01N0101
arc: A0 V02N0701
arc: A3 E1_H02W0501
arc: A4 V00T0000
arc: A5 N1_V02S0101
arc: A6 S1_V02N0101
arc: A7 S1_V02N0101
arc: B0 V00B0000
arc: B3 V02S0101
arc: B4 S1_V02N0701
arc: B5 W1_H02E0301
arc: B6 E1_H02W0301
arc: B7 E1_H02W0301
arc: C0 H00L0000
arc: C3 V02S0401
arc: C4 N1_V02S0201
arc: C5 F4
arc: C6 E1_H02W0601
arc: C7 E1_H02W0601
arc: D0 V00T0100
arc: D3 H00R0000
arc: D4 H00L0100
arc: D5 F0
arc: D6 E1_H02W0201
arc: D7 E1_H02W0201
arc: E1_H01E0001 F6
arc: E1_H02E0001 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F6
arc: M0 V00B0100
arc: M2 H02W0601
arc: M6 E1_H02W0401
arc: N1_V02N0401 F6
arc: N3_V06N0303 F6
arc: W1_H02W0701 F5
word: SLICEC.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 0001000000000000
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0010101000000000
word: SLICEA.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000001100000010
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1

.tile R24C99:PLC2
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 V02N0201
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 N1_V02S0301
arc: V00B0000 E1_H02W0601
arc: V00B0100 V02S0101
arc: V00T0000 V02S0601
arc: V00T0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0203 V06S0203
arc: A1 H00L0000
arc: A4 H02E0501
arc: A7 S1_V02N0101
arc: B0 V00B0000
arc: B1 V02N0301
arc: B4 N1_V01S0000
arc: B6 V02S0501
arc: B7 H02E0301
arc: C0 H00L0100
arc: C1 V02N0401
arc: C4 V00T0000
arc: C6 V02S0201
arc: C7 S1_V02N0201
arc: CE1 H02W0101
arc: CLK1 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 V00T0100
arc: D4 N1_V02S0601
arc: D6 H01W0000
arc: D7 H00R0100
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0000 F7
arc: H01W0100 Q2
arc: LSR1 E1_H02W0501
arc: M2 V00B0100
arc: M4 E1_H02W0401
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
arc: N1_V02N0401 F4
arc: W3_H06W0003 F0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000110000
word: SLICEA.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000001100000000
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R25C100:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0601 N3_V06S0303
arc: H00L0000 H02W0201
arc: H00L0100 H02E0301
arc: H00R0000 H02E0401
arc: H00R0100 V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00T0000 H02E0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0303 E3_H06W0303
arc: A2 V00T0000
arc: A3 H02W0701
arc: A5 H02E0501
arc: B2 V02N0301
arc: B3 S1_V02N0301
arc: B5 V01S0000
arc: C2 H00L0000
arc: C3 H00R0100
arc: C5 E1_H02W0401
arc: CE0 H00L0100
arc: CLK1 G_HPBX0000
arc: D2 V02N0201
arc: D3 H00R0000
arc: D5 S1_V02N0401
arc: E1_H01E0101 F3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 Q0
arc: LSR1 V00B0000
arc: M0 E1_H02W0601
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F4
arc: V01S0000 F2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1

.tile R25C101:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02S0601
arc: H00L0000 H02E0001
arc: H00L0100 V02S0101
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0003 H06W0003
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 V06S0103
arc: W1_H02W0701 V02S0701
arc: A6 H02W0501
arc: B6 H02E0301
arc: B7 N1_V02S0701
arc: C5 E1_H01E0101
arc: C6 N1_V02S0201
arc: C7 E1_H02W0601
arc: CE0 S1_V02N0201
arc: CE1 H00L0000
arc: CLK1 G_HPBX0000
arc: D5 V02S0401
arc: D6 V00B0000
arc: D7 H00L0100
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F7
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: H01W0100 F7
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M2 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V02N0601 F6
arc: W3_H06W0003 Q0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000111100000000
word: SLICED.K0.INIT 0000111111011111
word: SLICED.K1.INIT 0000110000111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R25C102:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0701 V06S0203
arc: H00L0000 H02E0201
arc: H00L0100 H02W0101
arc: N1_V02N0001 H06W0003
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 H06W0003
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 H06E0003
arc: V00B0000 N1_V02S0001
arc: V00T0000 H02W0201
arc: V00T0100 H02E0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 H01E0001
arc: A4 V02N0101
arc: A6 V02S0101
arc: A7 V02S0101
arc: B1 V02N0101
arc: B2 H02W0101
arc: B4 H02W0101
arc: B5 S1_V02N0501
arc: B6 S1_V02N0701
arc: B7 V00B0000
arc: C1 N1_V02S0401
arc: C2 H00L0000
arc: C3 H00L0100
arc: C4 V00B0100
arc: C5 V01N0101
arc: C6 H02E0401
arc: C7 H02W0601
arc: D0 V00T0100
arc: D1 N1_V01S0000
arc: D2 H02E0001
arc: D3 V02S0201
arc: D4 H01W0000
arc: D5 V02N0401
arc: D6 H02E0201
arc: D7 H02E0201
arc: E1_H01E0001 F4
arc: E1_H02E0001 F0
arc: E1_H02E0201 F2
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M0 H02E0601
arc: M2 V00T0000
arc: N1_V01N0001 F7
arc: S1_V02S0001 F2
arc: S1_V02S0401 F6
arc: S1_V02S0701 F5
arc: S3_V06S0203 F7
arc: V00B0100 F5
word: SLICEC.K0.INIT 0011101101111111
word: SLICEC.K1.INIT 0011000000000000
word: SLICED.K0.INIT 1101100000000000
word: SLICED.K1.INIT 1101100000000000
word: SLICEB.K0.INIT 0011000000000000
word: SLICEB.K1.INIT 0000111100000000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 0000110000111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.A1MUX 1

.tile R25C103:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V02N0301
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N3_V06S0103
arc: H00R0000 H02W0601
arc: H00R0100 H02E0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H02W0601
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H06W0303
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0601
arc: V00B0100 H02W0701
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0103 E1_H01W0100
arc: A1 H02W0501
arc: A6 N1_V01N0101
arc: B1 V00B0000
arc: B5 V01S0000
arc: B6 V02N0501
arc: B7 H02E0101
arc: C1 F6
arc: C5 N1_V02S0001
arc: C6 V00B0100
arc: C7 V02N0001
arc: CE1 S1_V02N0201
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 V01S0100
arc: D1 H02E0201
arc: D4 H00R0100
arc: D5 V02S0401
arc: D6 H02W0201
arc: D7 H02W0001
arc: E1_H01E0101 Q2
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q7
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 E1_H02W0601
arc: M2 V00T0100
arc: M4 V00T0000
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q7
arc: N3_V06N0003 F0
arc: S1_V02S0701 Q7
arc: V01S0100 F6
arc: W3_H06W0003 F0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 1100000011111111
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0101111100011111
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 0000110000111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.A1MUX 1

.tile R25C104:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 S1_V02N0001
arc: H00R0000 H02W0601
arc: H00R0100 V02N0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0601
arc: V00B0100 E1_H02W0501
arc: V00T0000 N1_V02S0601
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 E1_H02W0601
arc: A0 V02S0701
arc: A2 V02S0701
arc: A4 N1_V01N0101
arc: A6 N1_V01N0101
arc: B0 V00B0000
arc: B1 V02N0301
arc: B2 H00R0000
arc: B3 H00R0100
arc: B4 H00L0000
arc: B5 S1_V02N0501
arc: B6 V00T0000
arc: B7 S1_V02N0701
arc: C0 H02E0601
arc: C1 H00L0000
arc: C2 H00L0100
arc: C3 H00L0000
arc: C4 E1_H01E0101
arc: C5 H02W0601
arc: C6 H02E0601
arc: C7 H02W0601
arc: D0 V00T0100
arc: D1 V00B0100
arc: D2 W1_H02E0001
arc: D3 H02W0001
arc: D4 W1_H02E0001
arc: D5 E1_H02W0001
arc: D6 H01W0000
arc: D7 E1_H02W0201
arc: E1_H01E0101 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F7
arc: H01W0100 F0
arc: N1_V02N0201 F2
arc: N3_V06N0103 F2
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: V00T0100 F1
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 0000111101001111
word: SLICEB.K1.INIT 0011111100000000
word: SLICEC.K0.INIT 0000111101001111
word: SLICEC.K1.INIT 0011111100000000
word: SLICEA.K0.INIT 0000010011111111
word: SLICEA.K1.INIT 0011111100000000
word: SLICED.K0.INIT 0000010011111111
word: SLICED.K1.INIT 0011111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R25C105:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02W0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 N1_V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: A1 V02N0501
arc: A2 V01N0101
arc: A3 V01N0101
arc: A5 V02N0101
arc: A7 H02E0701
arc: B1 H02W0301
arc: B2 H02E0101
arc: B3 H00L0000
arc: B5 H02W0301
arc: B7 W1_H02E0301
arc: C1 N1_V02S0601
arc: C2 H02W0601
arc: C3 V02S0601
arc: C5 V00T0000
arc: C7 E1_H01E0101
arc: D1 N1_V02S0201
arc: D2 H00R0000
arc: D3 H02E0201
arc: D5 V00B0000
arc: D6 F2
arc: D7 V02N0401
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M4 H02E0401
arc: M6 V00T0100
arc: N1_V01N0001 F3
arc: N3_V06N0303 F6
arc: W3_H06W0003 F0
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 0100111101011111
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111100010001000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111100010001000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R25C106:PLC2
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 W1_H02E0201
arc: H00L0100 V02S0101
arc: H00R0000 V02N0401
arc: H00R0100 H02W0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 S1_V02N0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V01N0101
arc: W3_H06W0303 N3_V06S0303
arc: A0 E1_H01E0001
arc: A5 H02W0501
arc: A7 V00T0100
arc: B0 S1_V02N0301
arc: B1 Q1
arc: B4 V02N0701
arc: B5 E1_H02W0101
arc: B7 V00T0000
arc: C0 E1_H02W0601
arc: C1 H00L0000
arc: C4 H02E0601
arc: C5 E1_H02W0601
arc: C7 E1_H02W0601
arc: CE0 H00R0100
arc: CE1 H00L0100
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 N1_V02S0001
arc: D4 V02S0401
arc: D5 V02N0401
arc: D7 V02N0401
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M2 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: N3_V06N0203 F4
arc: V00T0100 Q1
arc: W1_H02W0001 F0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0011111100000000
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 1100000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R25C107:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V02N0701
arc: H00L0100 V02S0101
arc: H00R0000 H02W0401
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 N1_V02S0201
arc: V00B0100 N1_V02S0101
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02S0701
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 N3_V06S0203
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A2 E1_H01E0001
arc: B0 S1_V02N0101
arc: B1 V00T0000
arc: B2 V02S0301
arc: B3 V02N0301
arc: C0 H02E0601
arc: C1 V02S0601
arc: C2 H02E0601
arc: C3 E1_H02W0401
arc: CE1 H00R0000
arc: CE2 E1_H02W0101
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: D0 V02S0001
arc: D1 V00T0100
arc: D2 V02S0001
arc: D3 V01S0100
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 F2
arc: H01W0100 F0
arc: LSR0 E1_H02W0301
arc: LSR1 H02E0501
arc: M4 V00B0100
arc: M6 V00B0000
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: V01S0100 F1
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 1100000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R25C108:PLC2
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 S1_V02N0201
arc: H00L0100 E1_H02W0101
arc: H00R0000 H02E0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02S0401
arc: V00T0100 S1_V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 H01E0101
arc: A0 V02N0701
arc: A2 V00T0000
arc: A3 H00L0100
arc: A4 S1_V02N0101
arc: A5 V00B0000
arc: A6 H02E0701
arc: A7 V00T0100
arc: B2 H00R0000
arc: B3 V02N0101
arc: B4 H00L0000
arc: B5 H02E0101
arc: B6 H02E0301
arc: B7 V00B0100
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C109:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 V02S0701
arc: H00L0000 V02S0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0203 H06W0203
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 E1_H02W0401
arc: V00B0000 E1_H02W0601
arc: V00B0100 V02N0301
arc: V00T0000 V02N0601
arc: V00T0100 H02E0301
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: A0 H00L0100
arc: A1 H02E0501
arc: A2 V00T0000
arc: A3 S1_V02N0701
arc: A4 V00B0000
arc: A5 N1_V02S0301
arc: A6 V00T0100
arc: A7 H02W0701
arc: B0 H00R0100
arc: B1 V02S0101
arc: B2 H02W0301
arc: B3 H00L0000
arc: B4 S1_V02N0501
arc: B5 H00R0000
arc: B6 V02S0501
arc: B7 V00B0100
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C110:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02W0301
arc: H00R0000 H02E0401
arc: H00R0100 V02N0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 H02E0701
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02S0401
arc: V00T0100 V02N0501
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 N3_V06S0103
arc: A0 V02S0501
arc: A1 S1_V02N0501
arc: A2 V00T0000
arc: A3 H00L0100
arc: A4 V00T0100
arc: A5 S1_V02N0301
arc: A6 H02W0501
arc: A7 V02N0101
arc: B0 H00R0100
arc: B1 H02W0101
arc: B2 H00L0000
arc: B3 S1_V02N0101
arc: B4 V00B0100
arc: B5 H00R0000
arc: B6 H02E0101
arc: B7 V00B0000
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C111:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V02N0701
arc: H00L0000 V02N0001
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 V02N0601
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: A0 H02E0501
arc: A1 H00L0000
arc: A2 E1_H02W0701
arc: A3 E1_H02W0501
arc: A4 S1_V02N0101
arc: A5 V00T0000
arc: A6 V02N0101
arc: A7 H02W0501
arc: B0 V01N0001
arc: B1 V00B0000
arc: B2 N1_V02S0301
arc: B3 H00R0100
arc: B4 E1_H02W0301
arc: B5 H00R0000
arc: B6 V00B0100
arc: B7 N1_V02S0701
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C112:PLC2
arc: E1_H02E0101 V06S0103
arc: H00L0000 E1_H02W0201
arc: H00R0000 S1_V02N0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 V01N0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0701 H06W0203
arc: V00B0000 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0501 V02N0501
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00R0000
arc: A1 H00L0000
arc: A2 E1_H02W0701
arc: A3 V02N0701
arc: A4 E1_H02W0501
arc: A5 V02N0301
arc: A6 S1_V02N0101
arc: A7 H02E0701
arc: B0 N1_V02S0101
arc: B1 V02S0101
arc: B2 H02W0101
arc: B3 H00R0100
arc: B4 S1_V02N0701
arc: B5 V02S0501
arc: B6 V00B0000
arc: B7 N1_V02S0701
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C113:PLC2
arc: E1_H02E0301 V01N0101
arc: E1_H02E0701 V01N0101
arc: H00L0100 V02N0101
arc: H00R0000 V02N0401
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0401 W1_H02E0401
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 V02S0601
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: A0 E1_H02W0701
arc: A1 V02N0501
arc: A2 V02N0701
arc: A3 H00L0100
arc: A4 V00T0000
arc: A5 V00B0000
arc: A6 W1_H02E0501
arc: A7 H00R0000
arc: B0 V02S0101
arc: B1 N1_V02S0101
arc: B2 H02W0301
arc: B3 V02S0301
arc: B4 V00B0100
arc: B5 V02S0501
arc: B6 N1_V02S0501
arc: B7 H02W0101
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C114:PLC2
arc: H00L0000 H02W0201
arc: H00L0100 V02N0101
arc: H00R0100 V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 H02E0701
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 N1_V02S0601
arc: V00B0000 V02S0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H02W0001
arc: A0 E1_H02W0501
arc: A1 S1_V02N0501
arc: A2 H00L0100
arc: A3 H02W0501
arc: A4 V02S0301
arc: A5 V00B0000
arc: A6 S1_V02N0101
arc: A7 N1_V01N0101
arc: B0 V02N0301
arc: B1 H00R0100
arc: B2 W1_H02E0101
arc: B3 N1_V02S0301
arc: B4 V02S0501
arc: B5 H00L0000
arc: B6 H02E0301
arc: B7 H02W0301
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C115:PLC2
arc: H00L0000 V02S0201
arc: H00R0000 H02W0401
arc: H00R0100 H02W0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 H06W0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 H02W0601
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0203 V06S0203
arc: A0 V02N0701
arc: A1 V02N0501
arc: A2 V02S0701
arc: A3 E1_H02W0501
arc: A4 V02S0101
arc: A5 N1_V02S0101
arc: A6 V00T0100
arc: A7 S1_V02N0101
arc: B0 V00B0000
arc: B1 V02N0301
arc: B2 H00L0000
arc: B3 H00R0100
arc: B4 N1_V02S0501
arc: B5 H00R0000
arc: B6 V02S0501
arc: B7 S1_V02N0501
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C116:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0601 V06S0303
arc: H00L0100 V02N0301
arc: H00R0100 V02N0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0701 H02W0701
arc: V00B0100 V02S0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 N3_V06S0203
arc: A0 E1_H02W0701
arc: A1 H00L0100
arc: B0 N1_V02S0101
arc: B1 V01N0001
arc: B2 H00R0100
arc: B3 N1_V02S0301
arc: B4 V00B0100
arc: B5 N1_V02S0501
arc: B6 V02S0501
arc: B7 N1_V01S0000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C117:PLC2
arc: H00L0000 V02S0001
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 H02E0601
arc: V00T0000 V02S0601
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0203 N3_V06S0203
arc: B0 V02S0101
arc: B1 V00B0000
arc: B2 H00R0000
arc: B3 H00R0100
arc: B4 V02S0701
arc: B5 H00L0000
arc: B6 H02E0101
arc: B7 V00T0000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C118:PLC2
arc: E1_H02E0301 V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0401 N1_V02S0401
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: B0 N1_V02S0301
arc: B1 V02N0101
arc: B2 V02S0301
arc: B3 N1_V02S0101
arc: B4 V00B0100
arc: B5 V02S0501
arc: B6 V01S0000
arc: B7 V00B0000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C119:PLC2
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0301 H02E0301
arc: S1_V02S0001 N3_V06S0003
arc: V00B0000 N1_V02S0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 N1_V02S0601
arc: W1_H02W0401 V02N0401
arc: B0 V00T0000
arc: B1 V02N0301
arc: B2 H00R0100
arc: B3 V02S0101
arc: B4 H02E0301
arc: B5 H00R0000
arc: B6 V00B0100
arc: B7 V00B0000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C120:PLC2
arc: H00L0000 N1_V02S0001
arc: H00R0100 V02S0701
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0301
arc: V00T0000 N1_V02S0401
arc: B0 V00T0000
arc: B1 V00B0000
arc: B2 H00R0100
arc: B3 V02N0301
arc: B4 H00L0000
arc: B5 V02N0501
arc: B6 V00B0100
arc: B7 N1_V02S0501
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C121:PLC2
arc: E1_H02E0301 V06S0003
arc: H00R0000 N1_V02S0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 H06W0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N3_V06S0203
arc: V00B0100 V02S0301
arc: B0 N1_V02S0101
arc: B1 N1_V02S0301
arc: B2 V02N0301
arc: B3 H00R0100
arc: B4 N1_V01S0000
arc: B5 H00R0000
arc: B6 V02S0501
arc: B7 V00B0100
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C122:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0501 V06S0303
arc: H00L0000 N1_V02S0001
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0301 H02E0301
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 N1_V02S0401
arc: B0 V00B0000
arc: B1 V00T0000
arc: B2 H00R0100
arc: B3 H00R0000
arc: B4 H00L0000
arc: B5 N1_V01S0000
arc: B6 V00B0100
arc: B7 H02E0301
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C123:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: H00R0100 V02S0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0501 H02E0501
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N3_V06S0203
arc: V00B0100 H02E0501
arc: V00T0000 V02S0601
arc: B0 N1_V02S0101
arc: B1 S1_V02N0101
arc: B2 H00R0100
arc: B3 V02S0101
arc: B4 V02N0501
arc: B5 H02E0101
arc: B6 V00T0000
arc: B7 V00B0100
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C124:PLC2
arc: H00R0100 H02E0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: V00B0000 V02N0001
arc: V00B0100 S1_V02N0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 V06S0103
arc: B0 V02N0101
arc: B1 V02S0101
arc: CE2 H00R0100
arc: CLK1 G_HPBX0000
arc: F2 F2_SLICE
arc: LSR1 V00B0000
arc: M4 V00B0100
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR1
arc: N3_V06N0103 F2
arc: N3_V06N0203 Q4
arc: W3_H06W0103 F2
arc: W3_H06W0203 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C82:PLC2
arc: H00L0000 E1_H02W0201
arc: H00R0000 H02W0601
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: V00B0000 V02N0001
arc: V00T0000 H02W0201
arc: A0 V02S0701
arc: A2 V00T0000
arc: B2 V02N0301
arc: B3 H00R0000
arc: B4 H00L0000
arc: B5 H02W0301
arc: B6 V00B0000
arc: B7 V02N0701
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V02N0301 F3
arc: N1_V02N0701 F7
arc: N3_V06N0303 F5
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C83:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: H00R0000 V02N0601
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02N0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0601 V01N0001
arc: B0 E1_H01W0100
arc: B1 E1_H02W0101
arc: B2 V02N0101
arc: B3 V02N0301
arc: B4 V02N0501
arc: B5 H00R0000
arc: B6 V00B0000
arc: B7 H02W0301
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V02N0001 F0
arc: N1_V02N0101 F3
arc: N1_V02N0301 F1
arc: N1_V02N0701 F7
arc: N3_V06N0303 F5
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C84:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: N1_V02N0401 H01E0001
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S1_V02N0401
arc: V00B0100 S1_V02N0301
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V01N0101
arc: B0 S1_V02N0101
arc: B1 V02N0301
arc: C6 V00B0100
arc: C7 S1_V02N0001
arc: D6 H02W0201
arc: D7 H02W0201
arc: E1_H01E0101 F6
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C85:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0401 E1_H01W0000
arc: H00L0000 H02W0201
arc: H00R0000 H02W0601
arc: H00R0100 E1_H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 S1_V02N0601
arc: V00T0000 N1_V02S0401
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 S1_V02N0201
arc: A0 H00R0000
arc: B2 H00L0000
arc: B3 H00R0100
arc: B4 V02N0501
arc: B5 H02E0301
arc: B6 N1_V02S0501
arc: B7 V00T0000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C86:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 E1_H01W0100
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 H06E0303
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 E1_H02W0501
arc: V00B0000 H02E0401
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0601 N1_V01S0000
arc: B0 H02W0301
arc: B1 V00B0000
arc: B2 V02S0301
arc: B3 N1_V02S0301
arc: B4 N1_V02S0501
arc: B5 H02E0101
arc: B6 H02W0101
arc: B7 V02N0501
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C87:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: H00L0000 N1_V02S0201
arc: H00R0100 N1_V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 H06E0103
arc: V00B0000 N1_V02S0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E1_H02W0601
arc: A3 E1_H01E0001
arc: B0 V00B0000
arc: B1 H00R0100
arc: B4 H00L0000
arc: E1_H01E0001 F2
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: F2 F2_SLICE
arc: F4 F4_SLICE
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001010
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C88:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 E3_H06W0003
arc: H00L0000 E1_H02W0201
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 H06W0203
arc: V00B0000 V02N0001
arc: V00T0000 H02W0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0501 N1_V01S0100
arc: A0 H00R0000
arc: A2 V00T0000
arc: B2 H02W0101
arc: B3 H02W0301
arc: B4 H00L0000
arc: B5 V02N0701
arc: B6 W1_H02E0101
arc: B7 V00B0000
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F4
arc: N1_V01N0101 F6
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: V01S0100 F3
arc: W1_H02W0701 F5
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C89:PLC2
arc: E1_H02E0401 E3_H06W0203
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0101 E3_H06W0103
arc: V00B0100 H02W0701
arc: V00T0000 H02W0001
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E3_H06W0303
arc: B0 H02E0301
arc: B1 V02N0301
arc: B2 H00R0100
arc: B3 H00R0000
arc: B4 H02W0301
arc: B5 W1_H02E0101
arc: B6 V00T0000
arc: B7 V00B0100
arc: E1_H01E0101 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F1
arc: N3_V06N0003 F0
arc: N3_V06N0103 F1
arc: S1_V02S0301 F3
arc: S1_V02S0501 F7
arc: V01S0100 F4
arc: W1_H02W0201 F2
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C90:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0601 E3_H06W0303
arc: H00R0000 H02E0401
arc: N1_V02N0201 H02W0201
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 V01N0001
arc: V00B0000 E1_H02W0401
arc: V00B0100 H02W0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0701 E3_H06W0203
arc: B0 E1_H02W0101
arc: B1 V00B0000
arc: B2 V02N0301
arc: B3 W1_H02E0101
arc: B4 H00R0000
arc: B5 V00B0100
arc: B6 H02W0301
arc: B7 H02W0101
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F2
arc: N1_V01N0001 F1
arc: N3_V06N0003 F3
arc: N3_V06N0103 F2
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: W1_H02W0101 F3
arc: W1_H02W0401 F6
arc: W1_H02W0501 F5
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C91:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0401 N3_V06S0203
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 H02E0601
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 H01E0101
arc: W3_H06W0303 E3_H06W0203
arc: B0 V02N0101
arc: B1 V00B0000
arc: B2 H02E0101
arc: B3 H02W0301
arc: B4 V02S0501
arc: B5 V02S0701
arc: B6 V02N0701
arc: B7 H02E0301
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: N1_V01N0001 F5
arc: N1_V01N0101 F0
arc: N1_V02N0601 F6
arc: N3_V06N0003 F3
arc: N3_V06N0103 F1
arc: N3_V06N0303 F5
arc: W1_H02W0201 F2
arc: W3_H06W0003 F3
arc: W3_H06W0103 F1
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C92:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0103 V06S0103
arc: H01W0000 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 V01N0101
arc: S3_V06S0003 N3_V06S0303
arc: V00T0000 H02W0201
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: B0 V00T0000
arc: B1 H02W0301
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: N1_V01N0001 F1
arc: N3_V06N0103 F1
arc: W3_H06W0003 F0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C93:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V02N0601
arc: H00L0000 V02S0001
arc: H00L0100 H02E0301
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0301
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0303 E1_H02W0501
arc: A2 V00T0000
arc: A3 V00B0000
arc: A5 E1_H02W0701
arc: B2 H00L0000
arc: B3 N1_V02S0101
arc: B5 V01S0000
arc: C2 H00L0100
arc: C3 H02E0601
arc: C5 V02N0001
arc: D2 V00B0100
arc: D3 H01E0101
arc: D5 H00R0100
arc: E1_H01E0101 F4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: M4 V00T0100
arc: V00T0100 F3
arc: V01S0000 F2
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000100
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1

.tile R25C94:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V06S0303
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 E3_H06W0003
arc: V00B0000 N1_V02S0201
arc: V00B0100 N1_V02S0301
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E1_H01W0000
arc: CE3 V02S0601
arc: CLK1 G_HPBX0000
arc: LSR0 V00B0100
arc: M6 V00B0000
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: S3_V06S0303 Q6
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R25C95:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 V02S0601
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 V02S0201
arc: H00L0100 S1_V02N0301
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 H06E0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: V00B0100 H02E0501
arc: V00T0100 V02S0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H02W0601
arc: C0 N1_V01N0001
arc: C1 H00L0000
arc: C2 H02E0601
arc: C3 H00L0100
arc: C4 V00T0100
arc: C5 H02E0401
arc: C6 W1_H02E0601
arc: C7 V00B0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 E1_H02W0001
arc: D5 E1_H02W0001
arc: D6 E1_H02W0001
arc: D7 E1_H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F5
arc: V01S0000 F6
arc: V01S0100 F4
arc: W1_H02W0301 F3
arc: W1_H02W0501 F7
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 0000111111110000
word: SLICEA.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0000111111110000
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R25C96:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 N3_V06S0003
arc: H00L0000 V02S0201
arc: H00L0100 V02N0301
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N3_V06S0003
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0101
arc: V00T0100 H02W0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E1_H01W0000
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0303 E1_H02W0601
arc: B6 H02W0301
arc: B7 V02N0701
arc: C0 H00L0000
arc: C1 H00L0100
arc: C2 N1_V01S0100
arc: C3 V02S0401
arc: C4 H02E0601
arc: C5 V00B0100
arc: C6 V02N0001
arc: C7 S1_V02N0001
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 S1_V02N0201
arc: D3 V00T0100
arc: D4 H02E0201
arc: D5 H02E0201
arc: D6 V00B0000
arc: D7 S1_V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: N1_V01N0001 F7
arc: V01S0000 F6
arc: V01S0100 F0
arc: W1_H02W0301 F1
arc: W1_H02W0501 F5
arc: W3_H06W0003 F3
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 1100000000111111
word: SLICED.K1.INIT 0011111111000000
word: SLICEC.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 0000111111110000
word: SLICEA.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0000111111110000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R25C97:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 V06N0003
arc: H00L0000 H02E0001
arc: H00L0100 V02S0301
arc: H00R0100 V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H06W0003
arc: V00T0000 W1_H02E0001
arc: V00T0100 N1_V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H02W0601
arc: C0 H00R0100
arc: C1 H00L0100
arc: C2 H00L0000
arc: C3 N1_V01S0100
arc: C4 S1_V02N0201
arc: C5 V00T0000
arc: C6 V01N0101
arc: C7 V00T0100
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 E1_H02W0201
arc: D5 E1_H02W0201
arc: D6 E1_H02W0201
arc: D7 E1_H02W0201
arc: E1_H01E0001 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F4
arc: V01S0000 F5
arc: W1_H02W0401 F6
arc: W1_H02W0701 F7
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0000111111110000
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R25C98:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0601 V02N0601
arc: H00L0000 V02S0001
arc: H00L0100 S1_V02N0101
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V00T0100 V02S0501
arc: W1_H02W0001 H01E0001
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H02W0501
arc: C0 H02E0601
arc: C1 H00L0100
arc: C2 H00L0000
arc: C3 V02S0401
arc: C4 V02S0201
arc: C5 V01N0101
arc: C6 V00T0100
arc: C7 H02E0401
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 H02W0201
arc: D5 H02W0201
arc: D6 H02W0201
arc: D7 H02W0201
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F5
arc: N1_V02N0401 F4
arc: V01S0000 F1
arc: V01S0100 F7
arc: W1_H02W0101 F3
arc: W1_H02W0201 F2
arc: W1_H02W0601 F6
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 0000111111110000
word: SLICEA.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0000111111110000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R25C99:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 N3_V06S0003
arc: H00L0000 H02E0001
arc: H00L0100 V02S0301
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 N1_V02S0701
arc: C0 V02S0601
arc: C1 H00L0100
arc: C2 H00L0000
arc: C3 H02E0601
arc: C4 V01N0101
arc: C5 V02N0001
arc: C6 V00T0000
arc: C7 V00T0100
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 V00B0000
arc: D5 V00B0000
arc: D6 V00B0000
arc: D7 V00B0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: S1_V02S0501 F7
arc: V01S0100 F6
arc: W1_H02W0101 F3
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
arc: W3_H06W0203 F4
arc: W3_H06W0303 F5
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0000111111110000
word: SLICEA.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 0000111111110000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R26C100:PLC2
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02W0301
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00T0100 H02W0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N3_V06S0103
arc: A1 H02W0701
arc: B1 E1_H02W0301
arc: C0 N1_V01N0001
arc: C1 H00L0100
arc: C2 V02S0401
arc: C3 H00R0100
arc: C4 V02S0001
arc: C5 V00T0100
arc: C6 H02W0601
arc: C7 S1_V02N0001
arc: CE0 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 H02E0001
arc: D2 N1_V02S0201
arc: D3 N1_V02S0201
arc: D4 V00B0000
arc: D5 V00B0000
arc: D6 V00B0000
arc: D7 V00B0000
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F7
arc: LSR1 H02E0501
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q1
arc: N3_V06N0103 Q1
arc: W1_H02W0501 F5
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 0000111111110000
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1000000011000100
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R26C101:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V06S0203
arc: H00L0100 W1_H02E0301
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 N1_V02S0201
arc: V00B0000 H02W0401
arc: V00B0100 E1_H02W0501
arc: V00T0100 S1_V02N0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E1_H01W0100
arc: B3 E1_H01W0100
arc: B5 V02S0701
arc: C0 S1_V02N0401
arc: C1 V02N0601
arc: C2 H02E0401
arc: C3 H02W0601
arc: C5 V02S0001
arc: CE1 V02S0201
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 S1_V02N0001
arc: D2 V00B0100
arc: D3 W1_H02E0001
arc: D5 V00B0000
arc: E1_H01E0001 F5
arc: E1_H01E0101 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q3
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M6 V00T0100
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N3_V06N0003 Q3
arc: N3_V06N0103 F2
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000110000111111
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 0000000011000000
word: SLICEA.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0000111111110000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R26C102:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 H01E0001
arc: E3_H06E0103 N1_V01S0100
arc: H00R0000 H02W0401
arc: H00R0100 H02E0701
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 N3_V06S0003
arc: V00B0000 H02W0401
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0103 N3_V06S0103
arc: A5 H02E0701
arc: A6 H02E0501
arc: A7 H02E0501
arc: B0 H02E0301
arc: B3 H00R0100
arc: B4 V02N0501
arc: B5 H02W0101
arc: B6 E1_H02W0101
arc: B7 H02W0301
arc: C0 H00L0100
arc: C1 H02W0601
arc: C3 H02E0401
arc: C4 V00T0000
arc: C5 V02N0201
arc: C6 V02S0201
arc: C7 S1_V02N0201
arc: D0 H00R0000
arc: D1 H02E0201
arc: D3 V01S0100
arc: D4 V02N0401
arc: D5 H02W0201
arc: D6 H02W0201
arc: D7 V00B0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 F0
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F6
arc: M0 V00T0100
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: V01S0000 F7
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000110000111111
word: SLICED.K0.INIT 1101100000000000
word: SLICED.K1.INIT 1101100000000000
word: SLICEC.K0.INIT 1111001111000000
word: SLICEC.K1.INIT 1101100000000000
word: SLICEA.K0.INIT 0000001100000000
word: SLICEA.K1.INIT 0000111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R26C103:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V06S0203
arc: H00R0000 V02N0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 V01N0101
arc: V00T0000 H02E0001
arc: V00T0100 V02S0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 N3_V06S0103
arc: A1 S1_V02N0501
arc: A3 V02N0501
arc: A6 V02S0101
arc: B1 V02N0101
arc: B3 H00R0100
arc: B6 N1_V01S0000
arc: C1 H02W0601
arc: C3 V02S0401
arc: C6 V00B0100
arc: C7 H02E0601
arc: CE2 V02N0601
arc: CLK1 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D3 H00R0000
arc: D6 H00L0100
arc: D7 V02N0401
arc: E1_H01E0001 F7
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0100 Q4
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: M4 V00T0000
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F6
arc: N3_V06N0003 F0
arc: V00B0100 F7
arc: V01S0100 F6
arc: W1_H02W0001 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1101100000000000
word: SLICED.K0.INIT 0101000101000000
word: SLICED.K1.INIT 0000111100000000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0100010111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R26C104:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 V02S0601
arc: H00L0000 V02N0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 H01E0001
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02S0101
arc: V00T0100 H02W0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 E3_H06W0103
arc: A7 V02S0101
arc: B4 H00L0000
arc: B5 H00L0000
arc: B6 V00B0100
arc: B7 V00B0000
arc: C0 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 S1_V02N0001
arc: C5 V00T0100
arc: C6 S1_V02N0201
arc: C7 H02E0401
arc: D0 V01S0100
arc: D2 H00R0000
arc: D3 H02E0201
arc: D4 H00L0100
arc: D5 E1_H02W0201
arc: D6 H00R0100
arc: D7 H00R0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H02E0601
arc: M1 H02E0001
arc: M2 H02E0601
arc: N1_V01N0001 F7
arc: N3_V06N0103 F1
arc: N3_V06N0203 F4
arc: N3_V06N0303 F5
arc: V01S0100 F6
arc: W3_H06W0203 F4
arc: W3_H06W0303 F5
word: SLICEC.K0.INIT 1100000011111111
word: SLICEC.K1.INIT 1100000011111111
word: SLICED.K0.INIT 0011000000000000
word: SLICED.K1.INIT 0100000000000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R26C105:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V06S0303
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02W0401
arc: H00R0100 H02W0701
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 V01N0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 E1_H01W0100
arc: V00B0100 H02W0701
arc: V00T0000 H02W0001
arc: V00T0100 V02S0701
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0701 N1_V01S0100
arc: A1 S1_V02N0501
arc: A2 E1_H01E0001
arc: A4 V02S0101
arc: A7 E1_H02W0701
arc: B1 V02S0301
arc: B2 H00R0000
arc: B3 S1_V02N0101
arc: B4 N1_V02S0501
arc: B5 E1_H02W0301
arc: B6 V02S0501
arc: B7 V00T0000
arc: C1 F4
arc: C2 V02S0601
arc: C3 V02N0601
arc: C4 V02N0001
arc: C5 E1_H02W0601
arc: C6 H02E0401
arc: C7 H02W0601
arc: CE1 H02E0101
arc: CLK1 G_HPBX0000
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 V00B0100
arc: D3 N1_V02S0001
arc: D4 H02E0201
arc: D5 F2
arc: D6 H00L0100
arc: D7 H00R0100
arc: E1_H01E0001 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR1 H02W0501
arc: M0 V00T0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q3
arc: N1_V02N0401 F4
arc: N3_V06N0003 F0
arc: N3_V06N0303 F6
arc: V01S0100 F5
arc: W3_H06W0003 F0
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 1100000011111111
word: SLICEC.K0.INIT 0000000010111111
word: SLICEC.K1.INIT 0011111100000000
word: SLICED.K0.INIT 1100111100001111
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0100010111111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R26C106:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 V02S0601
arc: H00L0000 V02N0201
arc: H00L0100 V02S0301
arc: H00R0000 H02E0601
arc: H00R0100 V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02W0201
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A5 H02W0501
arc: A6 H02E0501
arc: B0 H00R0100
arc: B4 V00B0100
arc: B5 V02N0701
arc: B6 V02N0501
arc: B7 V01S0000
arc: C0 H02W0601
arc: C4 H02E0601
arc: C5 W1_H02E0601
arc: C6 W1_H02E0601
arc: C7 V02S0201
arc: CE1 H00R0000
arc: CE3 H02E0101
arc: CLK1 G_HPBX0000
arc: D0 W1_H02E0001
arc: D4 H02W0001
arc: D5 V02S0401
arc: D6 H00L0100
arc: D7 S1_V02N0401
arc: E1_H01E0001 F5
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 Q7
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: M2 V00T0100
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N3_V06N0203 F4
arc: V01S0000 Q7
arc: V01S0100 Q2
arc: W3_H06W0003 F0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0011111100000000
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 1100000011111111
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R26C107:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0601 N3_V06S0303
arc: H00L0000 V02N0201
arc: H00R0000 H02E0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 H06W0303
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 E1_H02W0701
arc: V00B0100 V02S0101
arc: V00T0000 H02E0001
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 H01E0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0303 E3_H06W0203
arc: A2 V00B0000
arc: A6 S1_V02N0101
arc: B1 Q1
arc: B2 H00L0000
arc: B6 E1_H02W0301
arc: C0 N1_V01N0001
arc: C1 S1_V02N0401
arc: C2 H02E0601
arc: C6 H02E0601
arc: CE0 V02S0201
arc: CE2 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 V02N0001
arc: D2 V00T0100
arc: D6 V02S0601
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M2 V00B0100
arc: M4 E1_H02W0401
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F0
arc: V00B0000 Q4
arc: W1_H02W0201 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1100000011111111
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R26C108:PLC2
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 H02W0001
arc: H00L0100 W1_H02E0301
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 V01N0101
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00B0100 V02S0101
arc: V00T0000 H02E0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 H01E0001
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H02W0301
arc: A3 E1_H01E0001
arc: B2 H00R0000
arc: B3 S1_V02N0101
arc: C2 V02N0401
arc: C3 N1_V02S0601
arc: CE0 H00L0000
arc: CE1 H00R0100
arc: CE2 H02W0101
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: D2 V00T0100
arc: D3 V02S0201
arc: E1_H01E0001 Q2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q0
arc: H01W0100 Q2
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: M4 V00B0100
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q2
arc: V00T0100 F3
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1100000011111111
word: SLICEB.K1.INIT 0001010100111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1

.tile R26C109:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 H02W0201
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 S1_V02N0201
arc: V00T0000 V02N0401
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0203 E3_H06W0203
arc: CE0 V02N0201
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: H01W0000 Q4
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: M2 H02E0601
arc: M4 V00T0000
arc: M6 H02E0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N3_V06N0303 Q6
arc: W1_H02W0201 Q2
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R26C110:PLC2
arc: E1_H02E0201 V06S0103
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0701 H02E0701
arc: V00B0000 H02W0601
arc: V00B0100 E1_H02W0701
arc: V00T0100 E1_H02W0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 V02S0701
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A3 V00T0000
arc: B2 H00L0000
arc: B3 N1_V02S0301
arc: C2 H00L0100
arc: C3 H02W0401
arc: CE0 V02N0201
arc: CE1 V02S0201
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: D2 N1_V02S0201
arc: D3 V02N0001
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q2
arc: H00L0100 F3
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M4 W1_H02E0401
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N3_V06N0203 Q4
arc: V00T0000 Q0
arc: W1_H02W0601 Q6
arc: W3_H06W0103 Q2
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1100111100001111
word: SLICEB.K1.INIT 0001001101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1

.tile R26C111:PLC2
arc: E1_H02E0401 V02S0401
arc: H00L0000 V02N0201
arc: H00R0100 V02N0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H06W0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0601 N1_V02S0301
arc: V00B0000 S1_V02N0201
arc: V00B0100 W1_H02E0701
arc: V00T0100 H02W0101
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: CE0 H00R0100
arc: CE1 V02N0201
arc: CE2 H00L0000
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M2 V00B0000
arc: M4 H02W0401
arc: M6 H02W0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: W1_H02W0601 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R26C112:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 S1_V02N0101
arc: H00R0000 H02E0401
arc: H00R0100 S1_V02N0501
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 H01E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 V01N0001
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0101
arc: V00T0100 V02S0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q6
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M2 N1_V01N0001
arc: M4 E1_H01E0101
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q0
arc: V01S0000 Q4
arc: W1_H02W0201 Q2
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R26C113:PLC2
arc: E1_H02E0401 E1_H01W0000
arc: H00L0100 V02N0301
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 N1_V01S0100
arc: V00B0100 V02N0101
arc: V00T0000 H02E0001
arc: V00T0100 H02E0101
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0003 E3_H06W0303
arc: CE0 H00L0100
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M2 N1_V01N0001
arc: M4 V00B0000
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: V00B0000 Q6
arc: W1_H02W0201 Q2
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R26C114:PLC2
arc: H00L0100 V02N0301
arc: H00R0000 V02S0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0301 N3_V06S0003
arc: V00B0000 V02N0001
arc: V00T0000 V02S0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 E1_H02W0301
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: CE0 H00L0100
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: E3_H06E0103 Q2
arc: H01W0000 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00T0000
arc: M2 N1_V01N0001
arc: M4 V00B0000
arc: M6 H02E0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N3_V06N0103 Q2
arc: W3_H06W0103 Q2
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R26C115:PLC2
arc: E1_H02E0001 V02S0001
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02S0701
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0001 E1_H02W0001
arc: V00B0000 S1_V02N0001
arc: V00T0000 S1_V02N0401
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: CE0 H00R0000
arc: CE1 V02N0201
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00T0100
arc: M2 V00B0000
arc: M4 E1_H01E0101
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q2
arc: N3_V06N0303 Q6
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R26C116:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 E1_H01W0100
arc: H00L0100 V02N0301
arc: H00R0000 V02N0601
arc: H00R0100 V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 H06W0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 E1_H02W0701
arc: V00T0100 H02W0301
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
arc: A3 V00T0000
arc: B2 H01W0100
arc: B3 S1_V02N0301
arc: C2 N1_V02S0401
arc: C3 H00R0100
arc: CE0 H00L0100
arc: CE1 H02W0101
arc: CE2 E1_H02W0101
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: D2 V01S0100
arc: D3 H00R0000
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0100 Q2
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M4 V00T0100
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q4
arc: N1_V02N0401 Q6
arc: V00T0000 Q0
arc: V01S0100 F3
arc: W3_H06W0103 Q2
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1100000011111111
word: SLICEB.K1.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1

.tile R26C117:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 V02S0701
arc: H00R0000 V02S0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 H06E0103
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 V01N0101
arc: V00B0000 V02S0001
arc: V00B0100 H02W0701
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303
arc: A7 N1_V01N0101
arc: B6 H02E0301
arc: B7 V00B0000
arc: C6 V00T0100
arc: C7 V02N0001
arc: CE0 V02N0201
arc: CE1 H02E0101
arc: CE2 H00R0000
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: D6 H00R0100
arc: D7 S1_V02N0601
arc: E1_H01E0101 Q0
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0100 Q2
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 H02W0601
arc: M2 V00T0000
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q6
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1100000011111111
word: SLICED.K1.INIT 0001001101011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1

.tile R26C118:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: H00R0100 H02E0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0301 H02E0301
arc: V00B0000 N1_V02S0201
arc: V00B0100 S1_V02N0301
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 S1_V02N0701
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 V02N0601
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: H01W0000 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 H02E0601
arc: M2 V00B0100
arc: M4 V00B0000
arc: M6 H02W0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0201 Q0
arc: N3_V06N0103 Q2
arc: N3_V06N0303 Q6
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R26C119:PLC2
arc: H00R0000 H02E0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0201
arc: S1_V02S0001 H02E0001
arc: V00B0100 H02E0701
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02N0501
arc: W1_H02W0401 V02N0401
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 Q2
arc: E3_H06E0303 Q6
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 H02W0601
arc: M2 V00T0000
arc: M4 V00T0100
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0401 Q6
arc: N3_V06N0003 Q0
arc: V00B0000 Q4
arc: W3_H06W0003 Q0
arc: W3_H06W0303 Q6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R26C120:PLC2
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 W1_H02E0601
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02S0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0501
arc: V00B0000 N1_V02S0201
arc: V00B0100 W1_H02E0701
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V02S0701
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 H02W0601
arc: M2 V00T0000
arc: M4 V00B0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q4
arc: N3_V06N0103 Q2
arc: N3_V06N0303 Q6
arc: V00T0000 Q0
arc: W3_H06W0103 Q2
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R26C121:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02E0401
arc: H00R0100 H02E0701
arc: N1_V02N0301 S1_V02N0201
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 H02E0701
arc: V00B0100 V02N0301
arc: V00T0000 V02S0401
arc: V00T0100 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: CE0 H00L0100
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00T0000
arc: M2 N1_V01N0001
arc: M4 V00B0100
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N3_V06N0103 Q2
arc: N3_V06N0303 Q6
arc: V00B0000 Q4
arc: W3_H06W0103 Q2
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R26C122:PLC2
arc: H00R0000 H02W0401
arc: H00R0100 H02W0701
arc: N3_V06N0303 H06E0303
arc: V00B0000 H02E0401
arc: CE0 E1_H02W0101
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0000
arc: M2 V00B0000
arc: M4 V00T0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q0
arc: N1_V02N0601 Q6
arc: N3_V06N0203 Q4
arc: V00T0000 Q2
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R26C123:PLC2
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 H02W0001
arc: H00R0000 V02N0401
arc: H00R0100 V02S0701
arc: N1_V02N0501 H02W0501
arc: V00B0000 V02S0201
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 V02S0701
arc: CE0 H00L0000
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 H02W0601
arc: M2 V00B0000
arc: M4 V00T0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q2
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q6
arc: V00T0000 Q0
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R26C124:PLC2
arc: H00R0000 H02E0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 N1_V01S0100
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02S0301
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N1_V02S0601
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK1 G_HPBX0000
arc: H01W0000 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 H02E0601
arc: M2 V00B0100
arc: M4 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N3_V06N0003 Q0
arc: V01S0100 Q2
arc: W3_H06W0003 Q0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R26C82:PLC2
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0701 E1_H02W0701

.tile R26C83:PLC2
arc: E1_H02E0601 V01N0001
arc: H00L0000 V02N0201
arc: H00L0100 V02N0301
arc: H00R0100 V02N0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02W0601
arc: N3_V06N0303 E3_H06W0303
arc: V00B0100 V02N0301
arc: A7 H00L0000
arc: B7 V00B0100
arc: C0 H00L0100
arc: C1 H00L0000
arc: C2 H00R0100
arc: C3 V02N0601
arc: C4 S1_V02N0001
arc: C5 V01N0101
arc: C7 S1_V02N0201
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 E1_H02W0201
arc: D5 E1_H02W0201
arc: D7 V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F1
arc: N1_V01N0001 F0
arc: N1_V01N0101 F5
arc: N3_V06N0203 F7
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 0000111111110000
word: SLICEA.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0000111111110000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R26C84:PLC2
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02N0601
arc: H00R0100 V02N0501
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H01W0100
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0701 H06W0203
arc: V00B0000 V02N0001
arc: V00B0100 S1_V02N0101
arc: V00T0100 H02W0301
arc: W1_H02W0701 H01E0101
arc: A2 V00B0000
arc: A3 H00L0100
arc: B2 V01N0001
arc: B3 H02W0301
arc: C0 V02N0601
arc: C1 S1_V02N0401
arc: C2 H02E0601
arc: C3 H00R0100
arc: C4 V01N0101
arc: C5 V00T0100
arc: C6 V00B0100
arc: C7 V02N0201
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 V01S0100
arc: D3 H00R0000
arc: D4 H02W0201
arc: D5 H02W0201
arc: D6 H02W0201
arc: D7 H02W0201
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F6
arc: N1_V01N0101 F1
arc: N3_V06N0103 F2
arc: V01S0100 F3
arc: W1_H02W0501 F5
arc: W1_H02W0601 F4
word: SLICEB.K0.INIT 0000000100000000
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0000111111110000
word: SLICEA.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0000111111110000
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R26C85:PLC2
arc: E1_H02E0501 V06S0303
arc: H00R0000 S1_V02N0601
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0401 N3_V06S0203
arc: V00B0000 V02N0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: B1 V00B0000
arc: C1 V02N0401
arc: C7 S1_V02N0201
arc: D1 H00R0000
arc: D7 V00B0000
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: N3_V06N0103 F1
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000111111110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0011111111000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1

.tile R26C86:PLC2
arc: H00L0000 V02S0201
arc: H00R0000 N1_V02S0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0501 H02E0501
arc: S1_V02S0401 E1_H02W0401
arc: V00B0000 E1_H02W0601
arc: V00B0100 N1_V02S0101
arc: V00T0000 E1_H02W0001
arc: A0 H02W0701
arc: A1 V02S0501
arc: A7 H00L0000
arc: B0 V00T0000
arc: B1 V00B0000
arc: B7 V01S0000
arc: C0 H00R0100
arc: C1 S1_V02N0601
arc: C7 V00B0100
arc: D0 E1_H02W0201
arc: D1 H00R0000
arc: D7 H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F6 F5D_SLICE
arc: M6 V00T0100
arc: N1_V02N0401 F6
arc: V00T0100 F1
arc: V01S0000 F0
word: SLICEA.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1

.tile R26C87:PLC2
arc: E3_H06E0103 N3_V06S0103
arc: H00L0000 N1_V02S0201
arc: H00R0000 N1_V02S0601
arc: N1_V02N0501 E1_H02W0501
arc: N3_V06N0303 H06W0303
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 H02W0301
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0203 V01N0001
arc: A0 V02N0701
arc: B2 H00L0000
arc: B3 N1_V02S0101
arc: B4 H00R0000
arc: B5 N1_V02S0501
arc: B6 V00T0000
arc: B7 N1_V02S0701
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R26C88:PLC2
arc: H00L0000 N1_V02S0201
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 E1_H01W0100
arc: V00B0000 N1_V02S0001
arc: V00T0000 N1_V02S0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 N1_V02S0601
arc: B0 V00B0000
arc: B1 N1_V02S0101
arc: B2 H00L0000
arc: B3 N1_V02S0301
arc: B4 H00R0000
arc: B5 N1_V02S0501
arc: B6 V00T0000
arc: B7 N1_V02S0701
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R26C89:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0701 V01N0101
arc: H00L0000 N1_V02S0201
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 N3_V06S0303
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0303 S1_V02N0501
arc: V00B0000 N1_V02S0001
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 V02S0501
arc: W3_H06W0303 N1_V01S0100
arc: A3 E1_H01E0001
arc: B0 V00B0000
arc: B1 N1_V02S0301
arc: B4 H00L0000
arc: E1_H01E0001 F2
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: N1_V02N0001 F2
arc: N3_V06N0203 F4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001010
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R26C90:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H02E0701
arc: V00B0000 V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 E1_H02W0001
arc: B6 V00B0000
arc: B7 H02W0101
arc: C6 V00T0000
arc: C7 V00B0100
arc: D6 H02E0201
arc: D7 V02N0401
arc: E1_H01E0101 F6
arc: E3_H06E0303 F6
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V02N0401 F6
arc: N1_V02N0501 F7
arc: N3_V06N0303 F6
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0000001111110011
word: SLICED.K1.INIT 0000000011000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1

.tile R26C91:PLC2
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 E1_H02W0201
arc: H00L0100 V02N0101
arc: H00R0000 V02S0601
arc: H00R0100 V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00T0000 V02S0401
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 E3_H06W0003
arc: A0 H00L0100
arc: A2 V00B0000
arc: B2 H00R0000
arc: B3 H00R0100
arc: B4 H02E0301
arc: B5 H00L0000
arc: B6 E1_H02W0101
arc: B7 V00T0000
arc: E1_H01E0001 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: N1_V02N0401 F6
arc: N3_V06N0103 F2
arc: N3_V06N0203 F4
arc: N3_V06N0303 F5
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R26C92:PLC2
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 H02W0001
arc: H00R0000 H02W0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: V00B0000 H02W0401
arc: V00B0100 E1_H02W0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0701 E3_H06W0203
arc: B0 E1_H01W0100
arc: B1 V00B0000
arc: B2 H01W0100
arc: B3 H00L0000
arc: B4 H00R0000
arc: B5 V00B0100
arc: B6 E1_H02W0301
arc: B7 E1_H02W0101
arc: E1_H01E0101 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F2
arc: N1_V01N0101 F7
arc: N1_V02N0601 F6
arc: N3_V06N0003 F3
arc: N3_V06N0103 F1
arc: N3_V06N0203 F4
arc: V01S0100 F0
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R26C93:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W3_H06E0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0303 H06E0303
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: V00T0000 V02S0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
arc: B0 E1_H02W0101
arc: B1 E1_H02W0301
arc: C4 V00T0000
arc: C5 V02S0201
arc: D4 E1_H02W0201
arc: D5 E1_H02W0201
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 F5
arc: V01S0000 F1
arc: W1_H02W0401 F4
word: SLICEC.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R26C94:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: H00L0100 V02N0101
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H06E0303
arc: N3_V06N0003 H01E0001
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0701 V01N0101
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02N0301
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E3_H06W0303
arc: CE1 H00L0100
arc: CLK1 G_HPBX0000
arc: E3_H06E0103 Q2
arc: LSR0 V00T0100
arc: M2 V00B0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R26C95:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 H02W0601
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 H02E0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 V02S0601
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0303 N1_V01S0100
arc: A0 E1_H02W0501
arc: B2 N1_V02S0101
arc: B3 V02S0301
arc: B4 V02N0701
arc: B5 N1_V02S0501
arc: B6 V00B0100
arc: B7 V02S0501
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R26C96:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 N1_V02S0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 V01N0101
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 W3_H06E0303
arc: V00B0000 V02S0201
arc: V00B0100 V02S0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 N1_V01S0100
arc: B0 V00B0000
arc: B1 N1_V02S0101
arc: B2 E1_H02W0101
arc: B3 V02S0101
arc: B4 H00R0000
arc: B5 N1_V02S0501
arc: B6 V02N0701
arc: B7 V00B0100
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R26C97:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0301 S1_V02N0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 N1_V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 V01N0001
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 N1_V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 N3_V06S0303
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0303 E1_H02W0501
arc: B0 N1_V02S0301
arc: B1 H00R0100
arc: B2 V02S0301
arc: B3 V02S0101
arc: B4 H00R0000
arc: B5 S1_V02N0701
arc: B6 V00T0000
arc: B7 H02E0301
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R26C98:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V02N0301
arc: H00L0000 N1_V02S0201
arc: H00R0100 N1_V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0101 V01N0101
arc: S1_V02S0701 V01N0101
arc: V00T0000 V02S0401
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02S0401
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E1_H02W0501
arc: B0 V00T0000
arc: B1 H00R0100
arc: B2 N1_V02S0101
arc: B3 N1_V02S0301
arc: B4 V02S0701
arc: B5 H00L0000
arc: B6 H02W0101
arc: B7 H02E0301
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R26C99:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02N0601
arc: E3_H06E0303 V06S0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 H01E0101
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 V02N0101
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02S0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 V06S0203
arc: W3_H06W0303 E1_H01W0100
arc: A3 E1_H01E0001
arc: B0 N1_V02S0301
arc: B1 V00B0000
arc: B4 V00B0100
arc: E1_H01E0001 F2
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F4
arc: W1_H02W0001 F2
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001010
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R27C100:PLC2
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0203 V06S0203
arc: H00L0000 H02W0201
arc: H00R0100 H02W0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 V01N0001
arc: V00B0000 H02W0401
arc: V00B0100 H02W0501
arc: V00T0000 H02W0001
arc: W1_H02W0101 N3_V06S0103
arc: B0 V00T0000
arc: B1 H00R0100
arc: B2 H00L0000
arc: B3 V02N0301
arc: B4 V02S0501
arc: B5 H02W0301
arc: B6 V00B0000
arc: B7 V00B0100
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R27C101:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 E1_H01W0100
arc: H00R0100 H02W0701
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0203 H06W0203
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 W3_H06E0303
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 V06S0203
arc: A3 E1_H01E0001
arc: B0 H02W0301
arc: B1 H00R0100
arc: B4 E1_H02W0301
arc: E1_H01E0001 F2
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F2
arc: H01W0100 F4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001010
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R27C102:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 V02N0501
arc: E3_H06E0003 N1_V01S0000
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H02W0701
arc: V00B0100 V02N0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: A4 H02E0701
arc: A7 S1_V02N0301
arc: B4 S1_V02N0501
arc: B5 H02E0101
arc: B7 E1_H02W0301
arc: C0 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C4 H02W0601
arc: C5 V02S0001
arc: C7 H02W0401
arc: CE2 H00L0100
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D2 S1_V02N0201
arc: D3 H00R0000
arc: D4 V02N0601
arc: D5 H00R0100
arc: D7 H01W0000
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F1
arc: H01W0100 Q5
arc: LSR0 W1_H02E0501
arc: M0 V00B0100
arc: M1 H02W0001
arc: M2 V00T0000
arc: M6 N1_V01N0101
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 F4
arc: N3_V06N0303 F6
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 1100000011111111
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1110110010100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1

.tile R27C103:PLC2
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02N0601
arc: H00R0000 S1_V02N0401
arc: H00R0100 N1_V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06E0203
arc: S1_V02S0201 V01N0001
arc: S1_V02S0601 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00T0000 H02W0001
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: A0 S1_V02N0501
arc: A1 W1_H02E0501
arc: A3 H02E0701
arc: A5 H02E0501
arc: A6 H02W0701
arc: A7 W1_H02E0501
arc: B0 V02N0301
arc: B1 V00B0000
arc: B2 H00R0100
arc: B3 H01W0100
arc: B5 V02S0701
arc: B6 V02S0501
arc: B7 V02S0501
arc: C0 H02E0401
arc: C1 E1_H02W0401
arc: C2 W1_H02E0601
arc: C3 N1_V02S0601
arc: C5 N1_V02S0001
arc: C6 V02S0201
arc: C7 V02S0001
arc: D0 V01S0100
arc: D1 H00R0000
arc: D2 V00T0100
arc: D3 H02W0201
arc: D4 E1_H02W0201
arc: D5 E1_H02W0201
arc: D6 S1_V02N0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: M4 V00T0000
arc: N1_V01N0101 F0
arc: N3_V06N0103 F2
arc: N3_V06N0203 F4
arc: S1_V02S0401 F6
arc: V00T0100 F3
arc: V01S0000 F6
arc: V01S0100 F1
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
word: SLICEB.K0.INIT 1100000011111111
word: SLICEB.K1.INIT 0001010100111111
word: SLICED.K0.INIT 1101100000000000
word: SLICED.K1.INIT 1110010000000000
word: SLICEA.K0.INIT 0011101101111111
word: SLICEA.K1.INIT 1101100000000000
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 0101000111111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R27C104:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0701 N1_V02S0701
arc: H00R0000 V02S0601
arc: H00R0100 H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H02W0601
arc: V00B0000 H02E0401
arc: V00B0100 E1_H02W0501
arc: V00T0100 V02S0701
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 N3_V06S0003
arc: A5 H02W0701
arc: A7 S1_V02N0301
arc: B5 H00R0000
arc: B7 V00B0100
arc: C0 N1_V02S0401
arc: C2 N1_V02S0401
arc: C3 N1_V02S0401
arc: C5 V00T0100
arc: C7 H02E0601
arc: D0 W1_H02E0001
arc: D2 V02S0201
arc: D3 H01E0101
arc: D5 V02N0601
arc: D7 N1_V02S0601
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M4 E1_H01E0101
arc: N3_V06N0203 F4
arc: V01S0000 F1
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1110110010100000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R27C105:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 V02S0701
arc: H00L0000 E1_H02W0001
arc: H00R0000 E1_H02W0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0601 N3_V06S0303
arc: V00B0100 H02W0701
arc: V00T0000 H02W0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 E1_H02W0701
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A4 H02E0701
arc: A6 H02E0701
arc: B0 H02E0301
arc: B1 V02S0301
arc: B2 V01N0001
arc: B3 H00L0000
arc: B4 V02S0501
arc: B5 H02W0301
arc: B6 S1_V02N0501
arc: B7 V00T0000
arc: C0 V02N0401
arc: C1 V02S0601
arc: C2 N1_V02S0601
arc: C3 S1_V02N0601
arc: C4 E1_H01E0101
arc: C5 V02N0001
arc: C6 V02N0201
arc: C7 S1_V02N0001
arc: CE1 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 H02E0001
arc: D2 V00B0100
arc: D3 V01S0100
arc: D4 V02S0401
arc: D5 F0
arc: D6 V02S0401
arc: D7 F2
arc: E1_H01E0101 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: LSR0 E1_H02W0301
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: V01S0000 F7
arc: V01S0100 F1
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0000111101001111
word: SLICED.K1.INIT 0011111100000000
word: SLICEC.K0.INIT 0000111101001111
word: SLICEC.K1.INIT 0011111100000000
word: SLICEA.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 1100000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R27C106:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V02N0501
arc: H00L0000 E1_H02W0001
arc: H00R0000 V02N0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0201 N1_V02S0701
arc: V00B0000 V02N0001
arc: V00B0100 V02S0101
arc: V00T0000 V02N0601
arc: V00T0100 H02E0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 V02S0701
arc: A1 H02E0501
arc: A3 E1_H01E0001
arc: A5 H02E0701
arc: B1 W1_H02E0101
arc: B3 E1_H02W0301
arc: B4 H00L0000
arc: B5 S1_V02N0701
arc: C1 N1_V02S0601
arc: C3 N1_V02S0601
arc: C4 V00T0000
arc: C5 V00B0100
arc: CE3 V02S0601
arc: CLK1 G_HPBX0000
arc: D1 H00R0000
arc: D3 H00R0000
arc: D4 V02S0401
arc: D5 H00R0100
arc: E1_H01E0001 Q6
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F4
arc: H01W0100 F1
arc: LSR1 V00B0000
arc: M6 V00T0100
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N3_V06N0003 F3
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0011111100000000
word: SLICEC.K1.INIT 0001010100111111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1

.tile R27C107:PLC2
arc: E1_H02E0301 V02N0301
arc: H00L0100 V02S0101
arc: H00R0100 V02N0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0301 H02E0301
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02N0301
arc: V00T0000 H02E0201
arc: V00T0100 V02S0701
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 H01E0101
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00L0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M2 E1_H02W0601
arc: M4 V00T0000
arc: M6 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q0
arc: N1_V02N0601 Q6
arc: V01S0100 Q4
arc: W1_H02W0001 Q2
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R27C108:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 W1_H02E0501
arc: H00L0100 V02S0101
arc: H00R0000 V02N0401
arc: H00R0100 V02N0701
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 S1_V02N0101
arc: V00T0000 W1_H02E0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0701 S1_V02N0701
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: H01W0000 Q4
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M2 E1_H02W0601
arc: M4 V00B0100
arc: M6 H02W0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N3_V06N0103 Q2
arc: V00B0000 Q6
arc: W1_H02W0001 Q0
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R27C109:PLC2
arc: E1_H02E0301 V02N0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02S0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 V02S0601
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0303 E3_H06W0203
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 Q6
arc: LSR0 H02E0501
arc: LSR1 W1_H02E0301
arc: M0 V00B0000
arc: M2 N1_V01N0001
arc: M4 V00B0100
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N3_V06N0103 Q2
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R27C110:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0601 E3_H06W0303
arc: H00R0000 V02N0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: V00B0000 S1_V02N0001
arc: V00T0000 S1_V02N0401
arc: V00T0100 W1_H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E3_H06W0203
arc: CE0 E1_H02W0101
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: E3_H06E0203 Q4
arc: H01W0000 Q4
arc: H01W0100 Q4
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0100
arc: M2 V00T0000
arc: M4 V00B0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q2
arc: W1_H02W0401 Q4
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R27C111:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 V06S0103
arc: H00L0100 S1_V02N0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 H06W0003
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 N1_V02S0701
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 V02S0601
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 H01E0001
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: CE0 H00R0100
arc: CE1 S1_V02N0201
arc: CE2 H00R0000
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q0
arc: H01W0000 Q4
arc: LSR0 V00B0100
arc: LSR1 W1_H02E0301
arc: M0 V00T0000
arc: M2 E1_H02W0601
arc: M4 E1_H01E0101
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N3_V06N0103 Q2
arc: N3_V06N0303 Q6
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R27C112:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V02N0101
arc: H00L0100 H02W0301
arc: H00R0000 H02E0601
arc: H00R0100 H02E0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0303 E3_H06W0303
arc: V00B0100 V02N0101
arc: V00T0100 H02E0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V02N0301
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0303 E1_H01W0100
arc: A5 V00B0000
arc: B4 V01S0000
arc: B5 E1_H02W0301
arc: C4 V02S0201
arc: C5 H02E0401
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 H00L0100
arc: CE3 S1_V02N0601
arc: CLK1 G_HPBX0000
arc: D4 V02S0401
arc: D5 H02E0001
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M2 V00T0000
arc: M6 H02W0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q4
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1100000011111111
word: SLICEC.K1.INIT 0001001101011111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1

.tile R27C113:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: H00L0100 S1_V02N0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0201 N3_V06S0103
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0501
arc: V00T0100 H02E0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: CE0 H00L0100
arc: CE1 H00R0100
arc: CE2 H00L0100
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: H01W0000 Q2
arc: H01W0100 Q6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0000
arc: M2 V00T0000
arc: M4 V00B0100
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q4
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R27C114:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 E1_H01W0000
arc: H00R0100 E1_H02W0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0501 H02W0501
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02W0501
arc: V00T0000 V02N0401
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: CE0 S1_V02N0201
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q0
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: H01W0100 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M2 V00B0000
arc: M4 E1_H01E0101
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0401 Q4
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q4
arc: V01S0000 Q6
arc: W3_H06W0103 Q2
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R27C115:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: H00L0100 S1_V02N0101
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0401 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02N0401
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 W1_H02E0101
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: H01W0000 Q4
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 H02E0601
arc: M2 N1_V01N0001
arc: M4 V00B0000
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R27C116:PLC2
arc: H00R0000 V02N0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 N3_V06S0103
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02N0601
arc: V00T0100 E1_H02W0301
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: CE0 S1_V02N0201
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q0
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0301
arc: M0 V00T0000
arc: M2 V00T0100
arc: M4 E1_H01E0101
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0001 Q2
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q6
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R27C117:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0701 N1_V02S0701
arc: H00R0100 N1_V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0303 H06E0303
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 N3_V06S0303
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02W0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: A2 E1_H01E0001
arc: A3 E1_H01E0001
arc: B2 H00L0000
arc: B3 H00L0000
arc: C2 V02N0401
arc: C3 V02N0401
arc: CE0 S1_V02N0201
arc: CE2 H00R0100
arc: CE3 S1_V02N0601
arc: CLK1 G_HPBX0000
arc: D2 V01S0100
arc: D3 V02N0201
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q0
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q2
arc: LSR0 H02W0501
arc: LSR1 E1_H02W0301
arc: M0 V00T0100
arc: M4 V00B0000
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q3
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q4
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q2
arc: V00B0000 Q6
arc: V01S0000 Q2
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111001111110001
word: SLICEB.K1.INIT 0000011000001110
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R27C118:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02N0701
arc: H00L0000 V02N0201
arc: H00R0100 H02E0701
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0201 V01N0001
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02N0001
arc: V00B0100 V02S0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02N0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 H00L0000
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 Q0
arc: E3_H06E0303 Q6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00T0000
arc: M2 V00B0100
arc: M4 V00B0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q4
arc: N3_V06N0303 Q6
arc: V01S0100 Q2
arc: W3_H06W0303 Q6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R27C119:PLC2
arc: H00L0000 S1_V02N0201
arc: H00R0000 V02N0601
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02E0601
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0601 H02E0601
arc: V00B0000 V02S0001
arc: V00B0100 H02E0701
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 V02N0301
arc: CE0 S1_V02N0201
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q0
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M2 N1_V01N0001
arc: M4 E1_H01E0101
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q4
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R27C120:PLC2
arc: H00R0000 V02N0401
arc: H00R0100 N1_V02S0701
arc: S1_V02S0501 N1_V02S0401
arc: V00B0100 W1_H02E0701
arc: V00T0100 W1_H02E0101
arc: CE0 S1_V02N0201
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 H02W0601
arc: M2 V00B0000
arc: M4 V00T0100
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N3_V06N0103 Q2
arc: N3_V06N0303 Q6
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: W3_H06W0103 Q2
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R27C121:PLC2
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 V02N0701
arc: H00R0000 V02N0601
arc: H00R0100 V02S0701
arc: N1_V02N0301 V01N0101
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0303 H06E0303
arc: S1_V02S0201 N1_V02S0701
arc: V00B0100 V02S0101
arc: V00T0000 V02S0401
arc: V00T0100 V02N0501
arc: W1_H02W0601 V06S0303
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 S1_V02N0601
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00T0000
arc: M2 V00B0000
arc: M4 E1_H01E0101
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q4
arc: V00B0000 Q6
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R27C122:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: H00R0000 H02W0401
arc: H00R0100 H02W0701
arc: V00B0100 H02E0701
arc: V00T0000 E1_H02W0201
arc: CE0 E1_H02W0101
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0100
arc: M2 V00B0000
arc: M4 V00T0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q0
arc: N3_V06N0103 Q2
arc: N3_V06N0303 Q6
arc: V00B0000 Q4
arc: W3_H06W0103 Q2
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R27C123:PLC2
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 S1_V02N0401
arc: V00B0000 H02W0601
arc: V00T0000 H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 N1_V02S0701
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: H01W0000 Q6
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 H02E0601
arc: M2 N1_V01N0001
arc: M4 V00B0000
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R27C124:PLC2
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0501 S1_V02N0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N3_V06S0303

.tile R27C80:PLC2
arc: E1_H02E0301 E3_H06W0003

.tile R27C81:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0401 E3_H06W0203

.tile R27C82:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 E3_H06W0203

.tile R27C83:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 E3_H06W0203
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 E1_H02W0001
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 H06W0203
arc: V00B0000 H02W0401
arc: V00T0000 E1_H02W0201
arc: A0 S1_V02N0701
arc: A2 V00B0000
arc: A3 H01E0001
arc: A4 H02W0501
arc: A5 H02W0701
arc: A6 H02E0501
arc: A7 H02E0701
arc: B2 H02W0101
arc: B3 H02E0301
arc: B4 H00R0000
arc: B5 V02N0701
arc: B6 E1_H02W0301
arc: B7 V00T0000
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F7
arc: N1_V01N0101 F5
arc: N1_V02N0201 F2
arc: N1_V02N0301 F3
arc: N1_V02N0601 F6
arc: N1_V02N0701 F7
arc: N3_V06N0303 F5
arc: S1_V02S0001 F2
arc: S1_V02S0101 F3
arc: S1_V02S0401 F6
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: V01S0000 F4
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R27C84:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 H02W0001
arc: H00R0000 H02E0401
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 H06W0203
arc: V00B0000 H02W0601
arc: V00T0000 H02E0201
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 E1_H02W0701
arc: A0 H01E0001
arc: A1 V02N0701
arc: A2 V00T0000
arc: A3 V02N0501
arc: A4 H02W0501
arc: A5 H02E0501
arc: A6 H02W0701
arc: A7 H02E0701
arc: B0 H02E0101
arc: B1 H02W0101
arc: B2 H00L0000
arc: B3 V02N0301
arc: B4 H00R0000
arc: B5 V02S0701
arc: B6 V00B0000
arc: B7 E1_H02W0301
arc: E1_H01E0101 F4
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: N1_V01N0001 F1
arc: N1_V01N0101 F5
arc: N1_V02N0001 F0
arc: N1_V02N0201 F2
arc: N1_V02N0301 F1
arc: N1_V02N0501 F5
arc: N1_V02N0601 F6
arc: S1_V02S0001 F2
arc: S1_V02S0101 F3
arc: S1_V02S0201 F0
arc: S1_V02S0301 F1
arc: S1_V02S0401 F4
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: V01S0000 F7
arc: V01S0100 F3
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R27C85:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V02S0401
arc: H00L0100 H02E0101
arc: H00R0100 H02E0501
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 H06W0103
arc: V00T0000 H02W0201
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0701
arc: A0 H01E0001
arc: A1 H00L0100
arc: A6 H00L0000
arc: B0 V00T0000
arc: B1 H02E0301
arc: B6 W1_H02E0301
arc: C6 V00T0100
arc: C7 H02E0601
arc: D6 H00R0100
arc: D7 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F0
arc: H01W0100 F7
arc: N1_V02N0201 F2
arc: N3_V06N0303 F6
arc: S1_V02S0001 F0
arc: S1_V02S0201 F2
arc: S1_V02S0301 F1
arc: V00T0100 F1
arc: V01S0000 F1
word: SLICED.K0.INIT 0000000000000001
word: SLICED.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R27C86:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 V06S0203
arc: H00L0100 V02N0101
arc: H00R0000 V02S0401
arc: N1_V02N0201 E1_H02W0201
arc: V00B0000 H02E0401
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 E1_H02W0701
arc: A0 H00L0100
arc: A2 W1_H02E0701
arc: B2 H00R0000
arc: B3 E1_H02W0101
arc: B4 H02E0101
arc: B5 H01E0101
arc: B6 H02E0301
arc: B7 V00B0000
arc: E1_H01E0001 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F6
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: S1_V02S0701 F5
arc: W1_H02W0001 F2
arc: W1_H02W0401 F6
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R27C87:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0003 V06S0003
arc: H00L0000 W1_H02E0001
arc: H00R0100 H02E0501
arc: N1_V02N0701 H02E0701
arc: V00B0000 H02W0601
arc: W1_H02W0201 H01E0001
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 E1_H02W0601
arc: B0 V02S0101
arc: B1 V02S0301
arc: B2 H00L0000
arc: B3 H00R0100
arc: B4 H02W0301
arc: B5 H02E0301
arc: B6 V00B0000
arc: B7 E1_H02W0101
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: N1_V01N0001 F5
arc: N3_V06N0003 F3
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: V01S0000 F3
arc: W1_H02W0001 F2
arc: W1_H02W0101 F1
arc: W1_H02W0601 F6
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R27C88:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0601 E1_H01W0000
arc: H00R0100 E1_H02W0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: V00B0000 H02E0601
arc: V00B0100 E1_H02W0501
arc: V00T0000 W1_H02E0201
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 H01E0101
arc: W1_H02W0601 H01E0001
arc: B0 V00B0000
arc: B1 V00T0000
arc: B2 E1_H02W0301
arc: B3 H00R0100
arc: B4 V00B0100
arc: B5 H02E0101
arc: B6 H02E0301
arc: B7 H02W0301
arc: E1_H01E0001 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V02N0401 F6
arc: N3_V06N0003 F3
arc: N3_V06N0103 F2
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: W1_H02W0001 F2
arc: W1_H02W0201 F0
arc: W1_H02W0401 F4
arc: W1_H02W0701 F5
arc: W3_H06W0003 F3
arc: W3_H06W0103 F1
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R27C89:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0401 E3_H06W0203
arc: H00L0000 V02N0001
arc: H00R0000 H02E0601
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: V00B0000 H02W0401
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 H01E0101
arc: B0 E1_H02W0101
arc: B1 V00B0000
arc: B2 H02E0301
arc: B3 H00R0000
arc: B4 H02E0101
arc: B5 H00L0000
arc: B6 V00T0000
arc: B7 V00B0100
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F4
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: V01S0000 F1
arc: V01S0100 F3
arc: W1_H02W0401 F4
arc: W1_H02W0601 F6
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
arc: W3_H06W0203 F7
arc: W3_H06W0303 F5
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R27C90:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V06S0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0401 S1_V02N0401
arc: N3_V06N0303 H01E0101
arc: V00B0000 H02E0401
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 E3_H06W0203
arc: B0 H01W0100
arc: B1 V00B0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: N3_V06N0003 F0
arc: N3_V06N0103 F1
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R27C91:PLC2
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0103 E3_H06W0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0101
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000

.tile R27C92:PLC2
arc: E1_H02E0101 V06S0103
arc: N1_V02N0301 N1_V01S0100
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0303 E1_H01W0100
arc: C2 V02N0401
arc: C3 V02N0601
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 F2
arc: H01W0100 F3
word: SLICEB.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 0000111111110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R27C93:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: H00L0100 V02N0301
arc: H00R0000 H02W0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N1_V01S0100
arc: V00B0000 H02W0401
arc: V00B0100 S1_V02N0101
arc: V00T0100 V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0401 N1_V01S0000
arc: W3_H06W0103 E1_H01W0100
arc: C0 H00L0100
arc: C1 V02N0401
arc: C2 N1_V01N0001
arc: C3 N1_V01S0100
arc: C6 V00B0100
arc: C7 V00T0100
arc: D0 H00R0000
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D6 V00B0000
arc: D7 H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F0
arc: W1_H02W0001 F2
arc: W1_H02W0301 F1
arc: W3_H06W0003 F3
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 0000111111110000
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R27C94:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 V06S0203
arc: H00L0000 V02S0201
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 N3_V06S0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 E1_H02W0401
arc: V00B0100 H02W0701
arc: V00T0000 V02N0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0401 E1_H02W0401
arc: W3_H06W0003 E1_H01W0000
arc: C0 H00L0000
arc: C1 S1_V02N0401
arc: C2 V02N0601
arc: C3 H00R0100
arc: C4 V00T0000
arc: C5 V00B0100
arc: C6 V02N0001
arc: C7 V02S0001
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 H00R0000
arc: D3 E1_H02W0001
arc: D4 E1_H02W0001
arc: D5 E1_H02W0001
arc: D6 E1_H02W0001
arc: D7 V00B0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: W1_H02W0101 F3
arc: W1_H02W0201 F0
arc: W1_H02W0601 F6
arc: W1_H02W0701 F7
arc: W3_H06W0103 F1
arc: W3_H06W0203 F4
arc: W3_H06W0303 F5
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0000111111110000
word: SLICEA.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 0000111111110000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R27C95:PLC2
arc: H00L0100 V02S0101
arc: H00R0100 V02N0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N3_V06S0303
arc: V00T0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0203 E1_H01W0000
arc: C0 H00L0100
arc: C1 N1_V01N0001
arc: C2 V02N0601
arc: C3 H00R0100
arc: C4 V00T0100
arc: C5 H02W0601
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 H02W0001
arc: D5 H02W0001
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F3
arc: LSR1 H02E0501
arc: M6 H02E0401
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR1
arc: V01S0000 F4
arc: W1_H02W0101 F1
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
arc: W3_H06W0303 F5
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0000111111110000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R27C96:PLC2
arc: E1_H02E0501 V02S0501
arc: H00L0000 H02W0001
arc: H00R0100 V02N0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H06W0103
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 E1_H02W0701
arc: V00B0100 V02S0301
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0203 N3_V06S0203
arc: A1 E1_H01E0001
arc: A6 H00L0000
arc: B0 F1
arc: B1 H00R0100
arc: B6 E1_H02W0301
arc: C0 S1_V02N0401
arc: C1 E1_H02W0601
arc: C4 V02S0201
arc: C5 H02W0401
arc: C6 H02W0601
arc: CE1 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 H02W0001
arc: D4 V02S0401
arc: D5 V02S0401
arc: D6 E1_H02W0201
arc: E1_H01E0001 Q2
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F4
arc: LSR1 H02W0501
arc: M2 V00B0100
arc: M6 V00T0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
arc: S1_V02S0201 F0
arc: S1_V02S0401 F6
arc: V01S0100 F0
arc: W3_H06W0303 F5
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000110000000000
word: SLICEA.K1.INIT 1111111110101100
word: SLICEC.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0000111111110000
word: SLICED.K0.INIT 1111111010111010
word: SLICED.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R27C97:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: H00L0000 V02N0201
arc: H00R0000 H02W0601
arc: H00R0100 N1_V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0701 H02W0701
arc: V00B0100 S1_V02N0101
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02S0601
arc: W3_H06W0103 E3_H06W0003
arc: A1 H01E0001
arc: A4 V00T0000
arc: A6 H00L0000
arc: B0 F1
arc: B1 H00R0100
arc: B4 H00R0000
arc: B6 H02W0301
arc: C0 E1_H02W0401
arc: C1 H02W0601
arc: C3 H00L0100
arc: C4 V02N0201
arc: C6 S1_V02N0201
arc: D0 V00T0100
arc: D1 N1_V02S0001
arc: D3 V00B0100
arc: D4 S1_V02N0401
arc: D6 V02S0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E1_H02E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F1
arc: H01W0000 F4
arc: M4 E1_H02W0401
arc: M6 E1_H02W0401
arc: V01S0000 F6
arc: V01S0100 F0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000011110000
word: SLICEA.K0.INIT 0000000011110011
word: SLICEA.K1.INIT 1111111111001010
word: SLICED.K0.INIT 1111111010111010
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111111011110010
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R27C98:PLC2
arc: E1_H02E0501 V06S0303
arc: H00L0000 V02N0201
arc: H00L0100 H02E0101
arc: H00R0100 V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 H01E0101
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 H01E0001
arc: V00B0000 H02W0601
arc: V00B0100 V02N0301
arc: V00T0000 V02N0401
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 N3_V06S0203
arc: A7 W1_H02E0501
arc: B1 V00B0000
arc: B4 H00L0000
arc: B5 H00L0000
arc: B7 V00B0100
arc: C0 H02W0601
arc: C1 H00L0100
arc: C4 H02W0401
arc: C5 H02W0401
arc: C6 E1_H01E0101
arc: C7 W1_H02E0401
arc: CE0 V02N0201
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 H01E0101
arc: D4 V01N0001
arc: D5 S1_V02N0601
arc: D6 H02E0201
arc: D7 S1_V02N0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q7
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F4
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 H02E0601
arc: M1 H00R0100
arc: M2 H02E0601
arc: M4 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q7
arc: N3_V06N0303 F6
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1100010010000000
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111000011110011
word: SLICEC.K1.INIT 1111000011110011
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1

.tile R27C99:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 V02S0001
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 V01N0101
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 V02N0201
arc: V00B0100 H02E0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V02S0601
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 V01N0101
arc: B2 V02S0101
arc: B3 H00L0000
arc: B4 H02W0101
arc: B5 V00B0100
arc: B6 V02S0501
arc: B7 V00B0000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R28C100:PLC2
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0401
arc: H00R0100 H02W0501
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 W3_H06E0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 H02W0601
arc: V00B0100 V02N0301
arc: V00T0000 V02N0401
arc: W1_H02W0501 W3_H06E0303
arc: B0 V01N0001
arc: B1 V00T0000
arc: B2 H00R0100
arc: B3 V02S0101
arc: B4 H00R0000
arc: B5 V00B0100
arc: B6 N1_V02S0701
arc: B7 V02N0501
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R28C101:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 N3_V06S0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 N3_V06S0203
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303
arc: W3_H06W0303 N3_V06S0303
arc: A3 E1_H01E0001
arc: B0 V02N0301
arc: B1 V02S0301
arc: B4 N1_V01S0000
arc: E1_H01E0001 F2
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001010
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R28C102:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 V02S0301
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 H02W0001
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0501 W1_H02E0501
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02N0101
arc: V00T0000 E1_H02W0001
arc: V00T0100 V02S0501
arc: A1 V02S0701
arc: A7 E1_H02W0501
arc: B0 H02E0301
arc: B1 V00B0000
arc: B4 S1_V02N0501
arc: B7 H02W0301
arc: C0 H00L0000
arc: C1 V02S0601
arc: C4 V00B0100
arc: C5 E1_H02W0601
arc: C7 V02S0001
arc: CE1 H02E0101
arc: CLK1 G_HPBX0000
arc: D0 V01S0100
arc: D1 V02N0001
arc: D4 N1_V02S0601
arc: D5 H00R0100
arc: D6 F0
arc: D7 F0
arc: E1_H02E0601 F4
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: LSR1 W1_H02E0501
arc: M2 H02W0601
arc: M4 V00T0100
arc: M6 V00T0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
arc: N3_V06N0103 Q2
arc: N3_V06N0303 F6
arc: V01S0100 F1
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0011111100000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 0101000111111111
word: SLICEC.K0.INIT 0011000000000000
word: SLICEC.K1.INIT 0000111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R28C103:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02S0601
arc: E3_H06E0103 W3_H06E0003
arc: H00L0100 S1_V02N0301
arc: H00R0100 H02W0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H06E0003
arc: V00B0000 W1_H02E0601
arc: V00B0100 H02E0701
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02E0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 V01N0001
arc: A5 H02W0501
arc: A6 V02N0101
arc: B5 H00R0000
arc: B6 S1_V02N0501
arc: B7 V00B0000
arc: C0 H00R0100
arc: C2 H00R0100
arc: C3 H00R0100
arc: C5 H02E0601
arc: C6 E1_H01E0101
arc: C7 V02S0201
arc: D0 V01S0100
arc: D2 V00B0100
arc: D3 N1_V01S0000
arc: D4 E1_H02W0201
arc: D5 E1_H02W0201
arc: D6 V02S0401
arc: D7 V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: E1_H02E0301 F1
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: M4 V00T0100
arc: N1_V02N0401 F4
arc: N3_V06N0203 F4
arc: V01S0100 F7
word: SLICED.K0.INIT 0011101101111111
word: SLICED.K1.INIT 0011000000000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 0101000111111111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R28C104:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 E1_H02W0201
arc: H00R0000 W1_H02E0601
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H01E0001
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0101 V01N0101
arc: V00B0000 H02E0401
arc: V00B0100 H02E0501
arc: V00T0000 H02E0001
arc: V00T0100 H02W0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 S1_V02N0601
arc: A1 V02S0501
arc: B1 V00B0000
arc: B2 S1_V02N0301
arc: C1 H00L0000
arc: C2 E1_H02W0601
arc: C3 N1_V01N0001
arc: CE2 N1_V02S0601
arc: CE3 V02S0601
arc: CLK1 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 H00R0000
arc: D2 V02N0201
arc: D3 V00B0100
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 H02W0601
arc: M4 V00T0100
arc: M6 V00T0000
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F2
arc: N1_V02N0301 F3
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: V01S0000 Q6
arc: V01S0100 Q4
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000001111110011
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0101111100011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R28C105:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 E3_H06W0203
arc: H00R0100 V02N0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02E0501
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0101 H02W0101
arc: S1_V02S0601 N3_V06S0303
arc: V00B0000 W1_H02E0601
arc: V00B0100 H02E0701
arc: V00T0000 E1_H02W0201
arc: V00T0100 H02E0301
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303
arc: A7 H00L0000
arc: B7 V00B0100
arc: C7 V02N0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK1 G_HPBX0000
arc: D7 H02W0001
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F7
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00T0100
arc: M2 V00T0000
arc: M4 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q4
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0001010100111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1

.tile R28C106:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 N1_V02S0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0501 W3_H06E0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 V06S0303
arc: A2 E1_H01E0001
arc: A7 V00T0100
arc: B2 E1_H02W0101
arc: B3 Q3
arc: B6 H02W0101
arc: B7 V01S0000
arc: C2 V02N0601
arc: C3 W1_H02E0401
arc: C6 H02E0601
arc: C7 V00B0100
arc: CE0 H00R0000
arc: CE1 V02S0201
arc: CE2 N1_V02S0601
arc: CLK1 G_HPBX0000
arc: D2 S1_V02N0001
arc: D3 N1_V01S0000
arc: D6 H00R0100
arc: D7 V00B0000
arc: E1_H01E0001 Q3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F6
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 E1_H02W0601
arc: M4 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: V00T0100 Q3
arc: V01S0000 Q4
arc: V01S0100 Q0
arc: W1_H02W0201 F2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 1100000011111111
word: SLICED.K0.INIT 0011111100000000
word: SLICED.K1.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1

.tile R28C107:PLC2
arc: E1_H02E0401 V01N0001
arc: H00L0100 V02S0301
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: V00B0100 H02W0701
arc: V00T0000 H02W0201
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 N1_V02S0401
arc: W3_H06W0203 E3_H06W0103
arc: A0 H00L0100
arc: B2 W1_H02E0101
arc: B3 H02E0101
arc: B4 V00B0100
arc: B5 V02S0701
arc: B6 V02N0701
arc: B7 V00T0000
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0001 F2
arc: S1_V02S0301 F3
arc: S1_V02S0501 F7
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: V01S0000 F4
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R28C108:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: H00R0000 V02S0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 H06W0203
arc: S1_V02S0501 W1_H02E0501
arc: V00B0000 V02N0201
arc: V00B0100 V02N0101
arc: V00T0000 V02N0401
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 S1_V02N0701
arc: B0 V00B0000
arc: B1 V00T0000
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M4 V00B0100
arc: M6 N1_V01N0101
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q4
arc: N3_V06N0303 Q6
arc: S1_V02S0201 F0
arc: S1_V02S0301 F1
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R28C109:PLC2
arc: H00L0100 N1_V02S0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 E1_H02W0701
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0301 H06E0003
arc: V00B0000 V02S0201
arc: CE0 H00R0000
arc: CE1 H00L0100
arc: CE2 H00R0100
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 Q4
arc: H01W0100 Q6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: M2 H02W0601
arc: M4 V00B0000
arc: M6 H02W0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: W1_H02W0001 Q2
arc: W3_H06W0003 Q0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R28C10:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R28C110:PLC2
arc: E1_H02E0301 V02N0301
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 V02N0301
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02W0601
arc: V00B0100 V02N0101
arc: V00T0000 H02W0001
arc: V00T0100 N1_V02S0701
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 H01E0001
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: E3_H06E0103 Q2
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00T0100
arc: M2 V00B0000
arc: M4 V00T0000
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q4
arc: V00B0000 Q6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R28C111:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0701 V06S0203
arc: H00L0000 V02S0201
arc: H00R0000 V02N0601
arc: H00R0100 V02N0701
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 H06W0303
arc: V00B0000 V02S0001
arc: V00T0000 E1_H02W0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0203 E3_H06W0103
arc: CE0 E1_H02W0101
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: H01W0000 Q4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0000
arc: M2 V00B0000
arc: M4 V00T0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q0
arc: W1_H02W0001 Q2
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R28C112:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0201
arc: H00L0100 W1_H02E0301
arc: H00R0100 H02E0701
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0501 E1_H02W0501
arc: V00B0000 H02E0401
arc: V00B0100 V02N0301
arc: V00T0000 H02E0201
arc: V00T0100 E1_H02W0301
arc: W1_H02W0301 W3_H06E0003
arc: A7 E1_H02W0501
arc: B0 F1
arc: B1 H02E0301
arc: B7 F1
arc: C0 H02W0401
arc: C1 H00L0000
arc: C7 H02W0401
arc: CE1 H00R0100
arc: CE2 H00L0100
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 V00B0100
arc: D7 H02W0001
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M2 N1_V01N0001
arc: M4 V00T0000
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q4
arc: N1_V02N0001 Q2
arc: N1_V02N0501 F7
arc: N3_V06N0003 F0
arc: N3_V06N0103 Q2
arc: N3_V06N0203 F7
arc: W3_H06W0003 F0
arc: W3_H06W0203 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111100011110000
word: SLICEA.K0.INIT 1111110011110000
word: SLICEA.K1.INIT 0000001100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1

.tile R28C113:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0401 E1_H02W0401
arc: V00B0000 V02S0201
arc: V00T0000 V02N0601
arc: V00T0100 H02E0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 E1_H02W0401
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: CE0 V02N0201
arc: CE1 H00R0100
arc: CE2 H02W0101
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: E3_H06E0103 Q2
arc: E3_H06E0303 Q6
arc: H01W0100 Q2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0000
arc: M2 N1_V01N0001
arc: M4 V00T0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q0
arc: N3_V06N0303 Q6
arc: W3_H06W0103 Q2
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R28C114:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: H00R0100 H02W0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 H06W0203
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02S0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: CE0 H00R0100
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: E3_H06E0003 Q0
arc: H01W0000 Q6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 H02E0601
arc: M2 V00B0100
arc: M4 V00T0100
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0401 Q4
arc: N3_V06N0003 Q0
arc: V01S0000 Q2
arc: W3_H06W0003 Q0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R28C115:PLC2
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 E1_H01W0000
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 H06E0203
arc: V00B0000 N1_V02S0001
arc: V00T0000 V02N0401
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 V02N0701
arc: W3_H06W0203 E3_H06W0203
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0000
arc: M2 N1_V01N0001
arc: M4 V00B0000
arc: M6 H02W0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N3_V06N0103 Q2
arc: W3_H06W0003 Q0
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R28C116:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: H00R0000 H02W0401
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0401 H02W0401
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02S0101
arc: W1_H02W0101 V01N0101
arc: CE0 H00R0000
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: H01W0000 Q4
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 H02E0601
arc: M2 H02W0601
arc: M4 H02E0401
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N3_V06N0003 Q0
arc: V01S0100 Q2
arc: W1_H02W0401 Q6
arc: W3_H06W0003 Q0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R28C117:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0501 E1_H01W0100
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02S0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 H06E0003
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 E1_H01W0000
arc: V00B0100 V02N0101
arc: V00T0000 H02W0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0203 V06S0203
arc: A0 V02N0501
arc: A3 V01N0101
arc: A6 H02W0701
arc: A7 H00R0000
arc: B0 V02N0301
arc: B2 F3
arc: B3 E1_H01W0100
arc: B4 N1_V02S0701
arc: B5 V00B0100
arc: B6 F3
arc: B7 N1_V02S0701
arc: C0 V02N0401
arc: C1 H00L0100
arc: C2 V02N0401
arc: C3 H00L0000
arc: C4 V00T0000
arc: C5 V00T0100
arc: C6 V00T0100
arc: C7 V02S0201
arc: CLK1 G_HPBX0000
arc: D0 V01S0100
arc: D1 H02W0201
arc: D2 S1_V02N0001
arc: D3 V02N0001
arc: D4 V01N0001
arc: D5 H00R0100
arc: D6 H00R0100
arc: D7 V02S0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0101 F1
arc: E1_H02E0401 Q4
arc: E1_H02E0701 F7
arc: E3_H06E0003 F0
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H00R0100 F7
arc: H01W0000 F7
arc: LSR0 E1_H02W0301
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F6
arc: N1_V02N0001 F0
arc: N1_V02N0401 Q4
arc: N3_V06N0103 F1
arc: N3_V06N0203 Q4
arc: N3_V06N0303 F5
arc: S1_V02S0301 F1
arc: V00T0100 F1
arc: V01S0000 F1
arc: V01S0100 F7
arc: W1_H02W0101 F1
arc: W1_H02W0501 F7
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1111100011110000
word: SLICED.K1.INIT 0000010000000000
word: SLICEB.K0.INIT 1111110011110000
word: SLICEB.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1111100011110000
word: SLICEA.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 1100000000000000
word: SLICEC.K1.INIT 1111110011110000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1

.tile R28C118:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0201
arc: H00L0100 H02E0101
arc: H00R0100 V02N0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 W3_H06E0203
arc: V00B0000 V02N0001
arc: V00B0100 H02E0701
arc: V00T0000 V02N0401
arc: V00T0100 H02E0101
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 V01N0101
arc: A2 E1_H01E0001
arc: A5 H02E0501
arc: A7 H02W0701
arc: B2 H00R0100
arc: B3 V01N0001
arc: B4 V02S0701
arc: B5 S1_V02N0701
arc: B7 V02S0501
arc: C0 H00L0000
arc: C1 H02E0401
arc: C2 H00L0100
arc: C3 S1_V02N0401
arc: C4 V00T0100
arc: C5 V00T0000
arc: C7 V00T0100
arc: CE0 V02S0201
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 H02E0001
arc: D2 V00B0100
arc: D3 V02N0001
arc: D4 E1_H02W0001
arc: D5 V00B0000
arc: D7 W1_H02E0201
arc: E1_H01E0001 F3
arc: E1_H02E0001 F2
arc: E1_H02E0101 F1
arc: E1_H02E0401 F4
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 H02W0301
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F5
arc: N1_V02N0201 F2
arc: N1_V02N0601 F4
arc: N3_V06N0203 F7
arc: S1_V02S0101 F3
arc: S1_V02S0201 Q0
arc: V01S0000 F3
arc: V01S0100 Q0
arc: W3_H06W0003 Q0
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111100011110000
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 1111100011110000
word: SLICEB.K1.INIT 0011000000000000
word: SLICEC.K0.INIT 1111110011110000
word: SLICEC.K1.INIT 0000010000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1

.tile R28C119:PLC2
arc: H00R0000 V02N0401
arc: H00R0100 H02W0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 H02W0601
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0101 H02E0101
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H02E0701
arc: V00B0000 V02S0201
arc: V00B0100 H02E0701
arc: V00T0000 H02E0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0701 V02N0701
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CE3 V02S0601
arc: CLK1 G_HPBX0000
arc: E3_H06E0003 Q0
arc: H01W0000 Q6
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 H02E0601
arc: M2 N1_V01N0001
arc: M4 V00T0000
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V02N0001 Q2
arc: N3_V06N0003 Q0
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R28C120:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02S0501
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 N3_V06S0303
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 S1_V02N0201
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02W0201
arc: V00T0100 H02W0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q0
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M2 V00B0000
arc: M4 E1_H01E0101
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q6
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R28C121:PLC2
arc: H00R0000 H02E0401
arc: H00R0100 H02E0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0401 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0301
arc: W1_H02W0301 N1_V02S0301
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H02E0101
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q6
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M2 V00B0000
arc: M4 E1_H01E0101
arc: M6 V00B0100
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N3_V06N0203 Q4
arc: W1_H02W0201 Q2
arc: W3_H06W0203 Q4
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R28C122:PLC2
arc: N3_V06N0003 H06E0003

.tile R28C123:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0203 W3_H06E0203
arc: W1_H02W0501 E1_H01W0100

.tile R28C124:PLC2
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 W3_H06E0303
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 W3_H06E0203

.tile R28C16:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R28C22:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R28C28:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R28C34:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R28C40:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R28C46:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R28C4:PLC2
arc: E3_H06E0103 S3_V06N0103
arc: N3_V06N0103 S3_V06N0103

.tile R28C52:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R28C58:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R28C64:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R28C70:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R28C76:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R28C82:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R28C83:PLC2
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 V02S0001
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 H06W0203
arc: V00T0000 V02S0401
arc: A0 V02N0701
arc: B2 H00L0000
arc: B3 V02S0101
arc: B4 N1_V01S0000
arc: B5 V02S0701
arc: B6 V00T0000
arc: B7 V02S0501
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R28C84:PLC2
arc: H00L0000 V02S0001
arc: H00R0000 V02S0401
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H02E0701
arc: V00B0000 V02S0201
arc: V00T0000 V02S0601
arc: W1_H02W0701 E1_H02W0701
arc: B0 V00B0000
arc: B1 V02S0301
arc: B2 H00L0000
arc: B3 V02S0101
arc: B4 H00R0000
arc: B5 V02S0701
arc: B6 V00T0000
arc: B7 N1_V01S0000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R28C85:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: H00L0000 V02S0201
arc: N1_V02N0201 N1_V01S0000
arc: V00B0000 V02S0001
arc: A3 E1_H01E0001
arc: B0 V00B0000
arc: B1 V02S0301
arc: B4 H00L0000
arc: E1_H01E0001 F2
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: N1_V01N0001 F2
arc: N1_V02N0601 F4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001010
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R28C86:PLC2
arc: N1_V02N0101 H02E0101
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0203 E3_H06W0203

.tile R28C87:PLC2
arc: W3_H06W0003 N1_V01S0000

.tile R28C88:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: W1_H02W0601 S1_V02N0601

.tile R28C89:PLC2
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 E3_H06W0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 H06W0303
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 N1_V01S0100

.tile R28C91:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: N3_V06N0003 E3_H06W0003

.tile R28C92:PLC2
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: H00L0100 H02W0101
arc: H00R0000 H02E0401
arc: H00R0100 V02N0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0101
arc: V01S0100 N3_V06S0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A2 V00B0000
arc: B2 H00R0000
arc: C2 H00R0100
arc: D2 V02S0001
arc: E1_H01E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R28C93:PLC2
arc: H00L0100 V02N0301
arc: H00R0100 H02E0701
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N1_V01S0000
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N1_V02S0701
arc: V00B0100 V02N0101
arc: V00T0000 H02W0201
arc: V00T0100 H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N3_V06S0103
arc: A3 E1_H01E0001
arc: A4 V00T0100
arc: A5 H02E0501
arc: A6 V02S0301
arc: A7 N1_V02S0301
arc: B3 H01W0100
arc: B4 V02N0701
arc: B5 N1_V01S0000
arc: B6 H02W0101
arc: B7 N1_V02S0701
arc: C3 F4
arc: C4 H02W0601
arc: C5 H02E0601
arc: C6 V00T0000
arc: C7 V00B0100
arc: D3 H01E0101
arc: D4 H00L0100
arc: D5 H00R0100
arc: D6 H02W0001
arc: D7 N1_V02S0601
arc: E1_H01E0001 F6
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: M2 N1_V01N0001
arc: N1_V01N0001 F5
arc: N1_V02N0001 F2
word: SLICEC.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000000000000001
word: SLICED.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1

.tile R28C94:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 S1_V02N0601

.tile R28C95:PLC2
arc: E1_H02E0501 E3_H06W0303
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02W0601
arc: H00R0100 V02N0701
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 H06W0003
arc: N3_V06N0303 H06W0303
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 V02S0301
arc: V00T0000 H02W0201
arc: V00T0100 V02S0501
arc: V01S0100 N3_V06S0303
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A1 H02E0501
arc: A2 H00L0100
arc: A3 V00B0000
arc: A5 V02N0101
arc: B0 F1
arc: B1 H01W0100
arc: B2 H00R0000
arc: B3 N1_V02S0101
arc: B5 H00L0000
arc: C0 H02W0401
arc: C1 H02E0601
arc: C2 H00R0100
arc: C3 N1_V01S0100
arc: C5 V00T0000
arc: D0 V00T0100
arc: D1 E1_H02W0001
arc: D2 V00B0100
arc: D3 H02E0201
arc: D5 H01W0000
arc: E1_H01E0101 F2
arc: E1_H02E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 F3
arc: M4 E1_H01E0101
arc: N1_V01N0001 F4
word: SLICEA.K0.INIT 1111001100000000
word: SLICEA.K1.INIT 1111111110111000
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1

.tile R28C96:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: H00L0000 H02W0001
arc: H00L0100 E1_H02W0101
arc: H00R0000 V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0101 N1_V02S0101
arc: V00B0100 E1_H02W0701
arc: V00T0100 N1_V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 N3_V06S0303
arc: C0 N1_V01S0100
arc: CE1 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 V02S0001
arc: D1 V02S0201
arc: D2 V00B0100
arc: D3 H00R0000
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 E1_H02W0501
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 V00T0100
arc: M3 H00R0100
arc: M4 V00T0100
arc: M5 H00L0100
arc: M6 V00T0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: N3_V06N0003 Q3
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R28C97:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0601 E1_H01W0000
arc: H00L0100 H02W0101
arc: H00R0100 V02S0701
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0203 E1_H01W0000
arc: V00B0100 H02E0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06S0003
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: CE1 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 V02S0001
arc: D3 N1_V01S0000
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 E1_H02W0501
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00L0100
arc: M6 V00B0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: N3_V06N0003 Q3
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R28C98:PLC2
arc: E1_H02E0101 V06S0103
arc: H00L0000 V02S0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0401
arc: H00R0100 W1_H02E0501
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0103 E3_H06W0103
arc: V00B0100 V02S0301
arc: V00T0000 H02E0001
arc: V00T0100 H02W0101
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: A7 V00T0100
arc: B1 H00R0100
arc: B6 V00T0000
arc: B7 V00B0000
arc: C0 H02W0601
arc: C1 V02S0601
arc: C6 V02N0201
arc: C7 H02W0401
arc: CE0 H02W0101
arc: CE2 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 V01S0100
arc: D1 H00R0000
arc: D6 H02W0201
arc: D7 V02N0601
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F1
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q4
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 H02E0601
arc: M1 H00L0100
arc: M2 H02E0601
arc: M4 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 F6
arc: N1_V02N0401 F6
arc: N3_V06N0303 F6
arc: V00B0000 F6
arc: V01S0000 F7
arc: V01S0100 F7
arc: W1_H02W0701 F7
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111000011001100
word: SLICED.K1.INIT 0000001100000010
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R28C99:PLC2
arc: E1_H02E0001 V06S0003
arc: E3_H06E0103 H01E0101
arc: H00L0100 V02S0101
arc: H00R0100 N1_V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 E1_H01W0100
arc: N3_V06N0203 H01E0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 N1_V02S0601
arc: A0 H00L0100
arc: B2 S1_V02N0301
arc: B3 H00R0100
arc: B4 V02S0701
arc: B5 V02S0501
arc: B6 V02N0501
arc: B7 H02E0101
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R29C100:PLC2
arc: E1_H02E0501 V02S0501
arc: H00L0000 N1_V02S0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02S0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: V00B0000 H02W0401
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0501 V02S0501
arc: A0 H00R0000
arc: A1 H00L0000
arc: A7 H02W0501
arc: B0 S1_V02N0101
arc: B1 V02S0301
arc: B7 S1_V02N0501
arc: C0 V02S0601
arc: C1 H00L0100
arc: C7 V02S0001
arc: D0 W1_H02E0201
arc: D1 V02S0201
arc: D7 V00B0000
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F1
arc: M6 H02E0401
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000010
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1

.tile R29C101:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 E1_H02W0201
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: V00B0000 V02S0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 H01E0101
arc: W3_H06W0003 E3_H06W0003
arc: CE1 H00L0000
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 H02W0601
arc: M6 V00B0000
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q2
arc: W1_H02W0601 Q6
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R29C102:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0601 V02N0601
arc: H00L0100 S1_V02N0301
arc: H00R0100 V02N0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 N3_V06S0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02W0001
arc: V00T0100 V02S0501
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0203 E3_H06W0203
arc: CE0 H00R0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00T0000
arc: M2 V00B0000
arc: M4 V00B0100
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q0
arc: N1_V02N0601 Q6
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R29C103:PLC2
arc: E1_H02E0301 V02S0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02N0701
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0601 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00B0100 V02S0301
arc: V00T0000 H02E0001
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E3_H06W0103
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: H01W0100 Q2
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 H02E0601
arc: M2 V00T0000
arc: M4 V00B0000
arc: M6 H02W0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q6
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R29C104:PLC2
arc: E1_H02E0601 N1_V02S0601
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02W0601
arc: H00R0100 V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H06E0203
arc: N3_V06N0203 E3_H06W0203
arc: V00B0100 V02S0101
arc: V00T0100 H02W0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H01W0100
arc: CE0 H02W0101
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0100
arc: M2 V00B0000
arc: M4 V00B0100
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: N3_V06N0303 Q6
arc: V00B0000 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R29C105:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 N1_V02S0601
arc: H00R0000 V02N0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02E0601
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0701 N1_V02S0601
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02S0101
arc: V00T0000 V02S0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 N1_V02S0601
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 H02W0101
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: H01W0100 Q6
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M2 V00T0000
arc: M4 V00B0100
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q4
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R29C106:PLC2
arc: H00R0000 H02E0601
arc: H00R0100 V02N0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 E3_H06W0003
arc: V00B0000 V02N0201
arc: V00B0100 V02N0101
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02S0501
arc: W3_H06W0003 E3_H06W0303
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M2 V00T0000
arc: M4 E1_H01E0101
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q4
arc: V00T0000 Q0
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R29C107:PLC2
arc: H00L0000 V02S0001
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N3_V06S0303
arc: V00T0000 V02S0601
arc: A0 H02W0501
arc: B2 H00L0000
arc: B3 V02S0301
arc: B4 N1_V01S0000
arc: B5 V02S0701
arc: B6 V00T0000
arc: B7 V02S0501
arc: E1_H02E0401 F6
arc: E1_H02E0701 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: N3_V06N0303 F5
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R29C108:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: H00R0100 H02E0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: V00B0000 V02S0201
arc: W1_H02W0501 V06S0303
arc: W3_H06W0003 E1_H01W0000
arc: A6 H00L0000
arc: A7 V02N0301
arc: B0 V00B0000
arc: B1 V02S0301
arc: B6 F1
arc: B7 V02S0501
arc: C6 H02E0401
arc: C7 E1_H01E0101
arc: D6 H00R0100
arc: D7 H01W0000
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F6
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 0000000000000001
word: SLICED.K1.INIT 1101000111011101
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R29C109:PLC2
arc: E1_H02E0301 V02S0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02W0501
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 E3_H06W0103
arc: V00B0100 V02S0301
arc: V00T0100 H02E0101
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: H01W0000 Q6
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M2 V00T0100
arc: M4 V00T0000
arc: M6 E1_H02W0401
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N3_V06N0203 Q4
arc: V00T0000 Q2
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R29C110:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: H00L0000 H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 E3_H06W0203
arc: V00B0000 E1_H02W0401
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0203 E3_H06W0203
arc: CE0 H00L0000
arc: CLK1 G_HPBX0000
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR1
arc: N1_V02N0001 Q0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R29C111:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0301 E3_H06W0003
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H02W0701

.tile R29C112:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0501 E3_H06W0303
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 E3_H06W0203
arc: V00B0100 H02E0501
arc: V00T0000 V02N0401
arc: V00T0100 V02S0501
arc: W1_H02W0401 N3_V06S0203
arc: A5 V00T0100
arc: A7 V00T0100
arc: B0 F1
arc: B1 H02E0301
arc: B2 F3
arc: B3 H02E0301
arc: B5 F3
arc: B7 F1
arc: C0 V02N0401
arc: C1 V02N0601
arc: C2 V02N0401
arc: C3 V02N0601
arc: C5 V00T0000
arc: C7 V00T0000
arc: D0 E1_H02W0201
arc: D1 V00B0100
arc: D2 E1_H02W0201
arc: D3 V00B0100
arc: D5 H02W0001
arc: D7 H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F7
arc: N1_V01N0001 F7
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: W1_H02W0201 F0
arc: W1_H02W0501 F5
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
arc: W3_H06W0303 F5
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111100011110000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111100011110000
word: SLICEA.K0.INIT 1111110011110000
word: SLICEA.K1.INIT 0011000000000000
word: SLICEB.K0.INIT 1111110011110000
word: SLICEB.K1.INIT 0000001100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1

.tile R29C113:PLC2
arc: H00L0000 E1_H02W0001
arc: H00L0100 H02E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 H02W0601
arc: N3_V06N0203 E3_H06W0203
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0401
arc: V00T0100 H02E0101
arc: W1_H02W0001 V02S0001
arc: A3 H02E0501
arc: A5 H02E0501
arc: A7 H00L0000
arc: B0 F1
arc: B1 W1_H02E0301
arc: B3 F1
arc: B5 V01S0000
arc: B6 V01S0000
arc: B7 V00B0100
arc: C0 V02S0401
arc: C1 H00L0100
arc: C3 V02S0401
arc: C5 V00T0000
arc: C6 V00T0000
arc: C7 V00T0100
arc: D0 H02W0201
arc: D1 H01E0101
arc: D3 V02S0001
arc: D5 V00B0000
arc: D6 H02W0201
arc: D7 H02E0001
arc: E1_H02E0101 F3
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: N1_V02N0101 F3
arc: N3_V06N0003 F0
arc: N3_V06N0303 F5
arc: V01S0000 F7
arc: W1_H02W0101 F3
arc: W1_H02W0301 F3
arc: W1_H02W0401 F6
arc: W1_H02W0701 F5
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111100011110000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111100011110000
word: SLICEA.K0.INIT 1111110011110000
word: SLICEA.K1.INIT 0011000000000000
word: SLICED.K0.INIT 1111110011110000
word: SLICED.K1.INIT 0000000000010000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1

.tile R29C114:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 V01N0001
arc: H00L0000 E1_H02W0001
arc: H00R0000 V02S0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0501 E1_H02W0501
arc: V00B0000 V02S0201
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0303 E1_H01W0100
arc: CE0 H00L0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q6
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 H02W0601
arc: M2 V00T0000
arc: M4 E1_H01E0101
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q4
arc: V00T0000 Q0
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R29C115:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0701 V02S0701
arc: H00L0000 E1_H02W0201
arc: H00L0100 V02S0101
arc: H00R0000 H02W0401
arc: H00R0100 V02S0501
arc: N1_V02N0201 H02W0201
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0101
arc: V00T0000 V02S0401
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H02W0601
arc: A1 E1_H02W0701
arc: A7 E1_H02W0501
arc: B1 F3
arc: B2 F3
arc: B3 V02S0301
arc: B7 E1_H02W0301
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0000
arc: C7 V00B0100
arc: CE2 W1_H02E0101
arc: CLK1 G_HPBX0000
arc: D1 H02E0001
arc: D2 H02E0201
arc: D3 H00R0000
arc: D7 H00R0100
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR0 V00T0000
arc: M4 V00B0000
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F7
arc: N1_V02N0001 F2
arc: N1_V02N0101 F1
arc: N1_V02N0301 F1
arc: N1_V02N0401 Q4
arc: N1_V02N0701 F7
arc: N3_V06N0103 F2
arc: W1_H02W0301 F1
arc: W3_H06W0103 F1
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111100011110000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111100011110000
word: SLICEB.K0.INIT 1111110011110000
word: SLICEB.K1.INIT 0011000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1

.tile R29C116:PLC2
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 E1_H01W0000
arc: V00B0100 H02E0701
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H01W0000
arc: B0 F1
arc: B1 E1_H01W0100
arc: B2 F3
arc: C0 H02W0401
arc: C1 H00R0100
arc: C2 H02W0401
arc: C3 E1_H02W0401
arc: CE2 H00R0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 W1_H02E0201
arc: D1 E1_H02W0001
arc: D2 W1_H02E0201
arc: D3 E1_H02W0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 F2
arc: H01W0000 F0
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M4 V00B0000
arc: M6 H02E0401
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F0
arc: N1_V02N0201 F2
arc: N3_V06N0203 Q4
arc: V00B0000 Q6
arc: W1_H02W0001 F0
arc: W1_H02W0201 F2
arc: W1_H02W0301 F3
arc: W3_H06W0003 F0
arc: W3_H06W0203 Q4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111110011110000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111110011110000
word: SLICEA.K1.INIT 0000001100000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1

.tile R29C117:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0601 N1_V01S0000
arc: H00L0100 V02S0301
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H01E0001
arc: V00B0000 V02S0201
arc: V00B0100 V02S0301
arc: V00T0000 N1_V02S0401
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 E1_H01W0100
arc: A1 H00L0000
arc: A4 F5
arc: B1 E1_H01W0100
arc: B2 F3
arc: B4 H02W0101
arc: C0 V02N0401
arc: C1 E1_H01W0000
arc: C2 H00L0100
arc: C3 H00R0100
arc: C4 V00B0100
arc: C5 V02N0201
arc: C6 H02W0601
arc: C7 V02N0201
arc: CE0 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D0 N1_V01S0000
arc: D1 V01S0100
arc: D2 V02N0001
arc: D3 H02W0001
arc: D4 V00B0000
arc: D5 V02S0401
arc: D6 H00L0100
arc: D7 V02S0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: E1_H02E0001 Q0
arc: E1_H02E0401 Q6
arc: E1_H02E0501 F7
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0100 F5
arc: H01W0000 F2
arc: H01W0100 Q6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q0
arc: N1_V02N0101 F1
arc: N1_V02N0301 F3
arc: N3_V06N0203 F4
arc: S1_V02S0201 F2
arc: V01S0000 Q6
arc: V01S0100 F7
arc: W1_H02W0001 Q0
arc: W1_H02W0601 Q6
arc: W3_H06W0003 Q0
arc: W3_H06W0103 F2
arc: W3_H06W0203 F7
arc: W3_H06W0303 F5
word: SLICEC.K0.INIT 1111100011110000
word: SLICEC.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 1111110011110000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 1000000000000000
word: SLICED.K0.INIT 0000000011110000
word: SLICED.K1.INIT 0000111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R29C118:PLC2
arc: E1_H02E0601 N1_V02S0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02E0501
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N1_V01S0100
arc: V00B0000 H02E0401
arc: V00T0100 V02S0701
arc: W1_H02W0101 V02S0101
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 N1_V01S0100
arc: A4 N1_V01N0101
arc: A6 F7
arc: B2 F3
arc: B4 F3
arc: B6 N1_V01S0000
arc: C0 H00L0100
arc: C1 V02N0601
arc: C2 H02E0601
arc: C3 H00L0000
arc: C4 H02E0601
arc: C5 S1_V02N0001
arc: C6 H02E0601
arc: C7 V02S0201
arc: CE0 H02W0101
arc: CE2 H02W0101
arc: CLK1 G_HPBX0000
arc: D0 H02E0001
arc: D1 H02E0201
arc: D2 V02N0001
arc: D3 V00B0100
arc: D4 V02S0601
arc: D5 H02E0201
arc: D6 V02S0601
arc: D7 V00B0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q5
arc: E1_H02E0001 F2
arc: E1_H02E0201 F2
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00L0100 Q1
arc: H01W0000 Q1
arc: H01W0100 Q5
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q5
arc: N1_V02N0201 F2
arc: N1_V02N0601 F6
arc: N3_V06N0203 F4
arc: S1_V02S0701 Q5
arc: V00B0100 F7
arc: V01S0000 Q1
arc: V01S0100 Q1
arc: W1_H02W0001 F0
arc: W1_H02W0501 Q5
arc: W3_H06W0103 Q1
arc: W3_H06W0203 F7
arc: W3_H06W0303 Q5
word: SLICEB.K0.INIT 1111110011110000
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111100011110000
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111100011110000
word: SLICEC.K1.INIT 0000000011110000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R29C119:PLC2
arc: H00L0000 H02E0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 W3_H06E0003
arc: V00T0100 V02S0701
arc: W1_H02W0101 V02S0101
arc: CE1 H00L0000
arc: CE2 V02S0601
arc: CLK1 G_HPBX0000
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M2 H02E0601
arc: M4 V00T0000
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N3_V06N0203 Q4
arc: V00T0000 Q2
arc: W3_H06W0203 Q4
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R29C120:PLC2
arc: H00L0000 W1_H02E0001
arc: N1_V02N0201 W1_H02E0201
arc: V00T0100 V02S0701
arc: CE2 H00L0000
arc: CLK1 G_HPBX0000
arc: LSR1 V00T0100
arc: M4 H02W0401
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR1
arc: V01S0000 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R29C121:PLC2
arc: N1_V02N0601 H06E0303
arc: N3_V06N0203 H06E0203
arc: W1_H02W0401 V02S0401

.tile R29C123:PLC2
arc: N1_V02N0401 W3_H06E0203

.tile R29C124:PLC2
arc: N1_V02N0501 W3_H06E0303
arc: N3_V06N0203 W3_H06E0203

.tile R29C83:PLC2
arc: N1_V02N0701 S1_V02N0701

.tile R29C84:PLC2
arc: N3_V06N0303 E3_H06W0303

.tile R29C87:PLC2
arc: N3_V06N0303 H06W0303

.tile R29C88:PLC2
arc: N3_V06N0003 E3_H06W0003

.tile R29C89:PLC2
arc: N1_V02N0201 E3_H06W0103

.tile R29C90:PLC2
arc: N1_V02N0401 E3_H06W0203
arc: N3_V06N0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203

.tile R29C91:PLC2
arc: E1_H02E0501 V06S0303

.tile R29C92:PLC2
arc: H00L0000 V02S0001
arc: H00R0100 H02E0501
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 N1_V01S0100
arc: V00T0000 N1_V02S0601
arc: A0 H00L0000
arc: B2 V02S0101
arc: B3 H00R0100
arc: B4 V02S0501
arc: B5 V02S0701
arc: B6 V00T0000
arc: B7 N1_V02S0701
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R29C93:PLC2
arc: H00R0100 H02W0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 H06W0203
arc: V00B0000 N1_V02S0001
arc: B0 H00R0100
arc: B1 V02S0101
arc: B2 N1_V02S0101
arc: B3 V02S0301
arc: B4 V02S0701
arc: B5 V02S0501
arc: B6 N1_V02S0501
arc: B7 V00B0000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R29C94:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: H00L0000 V02S0001
arc: N1_V02N0401 N1_V01S0000
arc: V00B0000 N1_V02S0201
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0303
arc: B0 V02S0101
arc: B1 S1_V02N0101
arc: B2 V02N0301
arc: B3 H00L0000
arc: B4 N1_V02S0701
arc: B5 V02N0501
arc: B6 H02W0301
arc: B7 V00B0000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R29C95:PLC2
arc: H00R0000 N1_V02S0601
arc: N1_V02N0101 H02E0101
arc: N1_V02N0701 N1_V01S0100
arc: V00B0000 N1_V02S0001
arc: W1_H02W0301 V06S0003
arc: W3_H06W0103 E3_H06W0003
arc: B0 V00B0000
arc: B1 V02S0101
arc: B2 H00R0000
arc: B3 V02N0301
arc: B4 H02W0301
arc: B5 V02S0501
arc: B6 V02S0701
arc: B7 H02E0101
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R29C96:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: N1_V02N0401 E3_H06W0203
arc: N3_V06N0203 E3_H06W0203
arc: V00B0000 H02W0401
arc: V00B0100 N1_V02S0301
arc: W1_H02W0301 N1_V01S0100
arc: W3_H06W0203 E3_H06W0203
arc: A3 E1_H01E0001
arc: B0 V00B0000
arc: B1 V02S0101
arc: B4 V00B0100
arc: E1_H01E0001 F2
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: N1_V02N0001 F2
arc: N1_V02N0601 F4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001010
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0011110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R29C97:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 N1_V01S0000
arc: W1_H02W0401 V06S0203

.tile R29C98:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 S1_V02N0301

.tile R29C99:PLC2
arc: E1_H02E0401 E1_H01W0000
arc: H00R0000 N1_V02S0601
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S1_V02N0501
arc: W1_H02W0101 N1_V01S0100
arc: CE1 H00R0000
arc: CLK1 G_HPBX0000
arc: LSR0 H02W0501
arc: M2 E1_H02W0601
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: N3_V06N0103 Q2
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R2C100:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 V02N0201
arc: S1_V02S0001 E1_H02W0001
arc: V00T0100 E1_H02W0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 S1_V02N0501
arc: A5 H02E0701
arc: B4 V00B0100
arc: B5 H00L0000
arc: C4 E1_H02W0401
arc: C5 V00T0100
arc: D4 W1_H02E0201
arc: D5 H02E0001
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: V00B0100 F5
arc: V01S0000 F4
arc: V01S0100 F4
word: SLICEC.K0.INIT 0000110000000000
word: SLICEC.K1.INIT 1111111110101100
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1

.tile R2C101:PLC2
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 E1_H01W0000
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0601 E1_H01W0000

.tile R2C102:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H01W0000 W3_H06E0103
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 S3_V06N0203
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S3_V06N0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 E3_H06W0103

.tile R2C103:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: S1_V02S0101 W3_H06E0103

.tile R2C104:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E3_H06E0003 W1_H02E0001
arc: S1_V02S0601 S3_V06N0303
arc: V01S0100 S3_V06N0303

.tile R2C105:PLC2
arc: E1_H02E0101 V02N0101
arc: E3_H06E0003 W3_H06E0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 S3_V06N0303

.tile R2C106:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 E3_H06W0303
arc: H00R0000 V02N0601
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0003 H06E0003
arc: V00T0000 V02N0401
arc: V00T0100 V02S0701
arc: B3 V01N0001
arc: B7 V00B0000
arc: C3 S1_V02N0401
arc: C7 V02N0201
arc: CE2 H02E0101
arc: CLK1 G_HPBX0000
arc: D2 V00B0100
arc: D3 H00R0000
arc: D7 V02N0601
arc: E1_H02E0201 F2
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: LSR1 E1_H02W0501
arc: M2 V00T0000
arc: M4 V00T0100
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR1
arc: V00B0000 Q4
arc: V00B0100 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000111100110011
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 0011001100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1

.tile R2C107:PLC2
arc: E1_H02E0501 E1_H01W0100
arc: N1_V01N0101 S3_V06N0203
arc: S1_V02S0101 S3_V06N0103
arc: V00B0000 H02E0401
arc: V00B0100 V02N0301
arc: V01S0100 S3_V06N0303
arc: B5 H00R0000
arc: C5 V02N0001
arc: CE0 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK1 G_HPBX0000
arc: D5 V02N0601
arc: E1_H02E0001 Q0
arc: E1_H02E0701 F5
arc: F5 F5_SLICE
arc: H00R0000 Q6
arc: LSR0 H02W0501
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000111100110011
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1

.tile R2C108:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02N0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0701
arc: H01W0100 W3_H06E0303
arc: S3_V06S0003 H06E0003
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02N0401
arc: W1_H02W0501 W3_H06E0303
arc: B1 E1_H02W0101
arc: B7 V00B0000
arc: C1 W1_H02E0601
arc: C7 E1_H01E0101
arc: CE1 V02N0201
arc: CE2 H00L0100
arc: CLK1 G_HPBX0000
arc: D1 H00R0000
arc: D6 H00R0100
arc: D7 V02N0601
arc: E1_H01E0101 Q2
arc: E1_H02E0601 F6
arc: F1 F1_SLICE
arc: F6 F5D_SLICE
arc: LSR0 H02E0501
arc: LSR1 E1_H02W0301
arc: M2 V00B0100
arc: M4 H02W0401
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: V00B0000 Q4
arc: W3_H06W0103 Q1
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111001100000011
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 0011001100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1

.tile R2C109:PLC2
arc: H00L0000 W1_H02E0001
arc: H00R0000 V02N0601
arc: H00R0100 E1_H02W0701
arc: S1_V02S0601 E1_H01W0000
arc: V00B0000 H02W0401
arc: W1_H02W0401 E1_H02W0101
arc: A5 V02S0301
arc: A6 N1_V01N0101
arc: A7 V02S0301
arc: B1 V01N0001
arc: B5 E1_H02W0301
arc: B6 V00B0100
arc: B7 E1_H02W0301
arc: C1 H00L0000
arc: C3 E1_H02W0401
arc: C5 S1_V02N0201
arc: C6 E1_H02W0401
arc: C7 V00T0000
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 H00R0000
arc: D3 V02S0001
arc: D5 S1_V02N0601
arc: D6 V00B0000
arc: D7 H02E0201
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M0 E1_H02W0601
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: N1_V01N0101 Q7
arc: V00B0100 Q5
arc: V00T0000 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000100001001100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111111101010011
word: SLICED.K1.INIT 0000010010001100
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 0011001100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.A1MUX 1

.tile R2C110:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 V02N0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02W0701
arc: H01W0000 E3_H06W0103
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 E1_H01W0000
arc: V00B0000 E1_H02W0401
arc: V00T0100 E1_H02W0101
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 E1_H02W0401
arc: A1 E1_H01E0001
arc: A3 V02N0501
arc: A6 N1_V01N0101
arc: A7 H00L0000
arc: B1 E1_H01W0100
arc: B3 H02W0301
arc: B6 V01S0000
arc: B7 H02W0301
arc: C1 H00L0100
arc: C3 S1_V02N0401
arc: C4 V02N0201
arc: C5 F6
arc: C6 V00T0100
arc: C7 W1_H02E0601
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 Q0
arc: D1 H01E0101
arc: D3 H00R0000
arc: D4 W1_H02E0001
arc: D5 V02N0401
arc: D6 V00B0000
arc: D7 S1_V02N0601
arc: E1_H01E0001 Q0
arc: E1_H02E0201 Q0
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 E1_H02W0601
arc: M4 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: N1_V01N0101 Q7
arc: V00T0000 Q0
arc: V01S0000 Q3
arc: W1_H02W0601 F4
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000100001001100
word: SLICED.K0.INIT 1111010111110011
word: SLICED.K1.INIT 0000010010001100
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 0101000110100010
word: SLICEC.K0.INIT 0000111111111111
word: SLICEC.K1.INIT 0000111111111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R2C111:PLC2
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 E1_H01W0100
arc: H00L0000 V02N0201
arc: H00L0100 V02S0101
arc: S1_V02S0201 H02W0201
arc: S3_V06S0103 E3_H06W0103
arc: V00B0100 E1_H02W0701
arc: V00T0000 E1_H02W0201
arc: V00T0100 E1_H02W0301
arc: W1_H02W0101 V06N0103
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 V02N0601
arc: A5 V02N0101
arc: A6 H00L0000
arc: B1 V02N0101
arc: B5 E1_H02W0301
arc: B6 V00B0000
arc: B7 V01S0000
arc: C1 N1_V01N0001
arc: C3 H00L0100
arc: C5 V01N0101
arc: C6 V00B0100
arc: C7 V00T0100
arc: CE1 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 Q0
arc: D1 V00B0100
arc: D3 S1_V02N0001
arc: D4 V01N0001
arc: D5 E1_H01W0100
arc: D6 E1_H02W0201
arc: D7 E1_H01W0100
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F3
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F7
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0000
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q4
arc: S1_V02S0301 F3
arc: S1_V02S0401 Q4
arc: S1_V02S0601 Q4
arc: V00B0000 Q6
arc: V01S0000 Q3
arc: V01S0100 Q3
arc: W1_H02W0301 F3
arc: W1_H02W0701 F7
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000111100000000
word: SLICED.K0.INIT 0101010011001100
word: SLICED.K1.INIT 1111001100110011
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 1101111101011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R2C112:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 W1_H02E0301
arc: H00L0000 H02E0201
arc: S1_V02S0201 H01E0001
arc: V00T0000 H02W0201
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A3 H00L0100
arc: A5 V00T0100
arc: A7 V00T0100
arc: B2 V02N0101
arc: B3 E1_H01W0100
arc: B5 H00R0000
arc: B7 V00B0000
arc: C2 N1_V01N0001
arc: C3 H00L0000
arc: C5 H02E0601
arc: C7 E1_H02W0601
arc: CLK1 G_HPBX0000
arc: D2 W1_H02E0201
arc: D3 H02W0201
arc: D5 H02W0001
arc: D6 V00B0000
arc: D7 H02E0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: E1_H02E0201 F2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q6
arc: H01W0000 Q3
arc: H01W0100 F4
arc: M4 H02W0401
arc: M6 V00T0000
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: N1_V01N0001 Q6
arc: V00B0000 Q6
arc: V00T0100 Q3
arc: V01S0100 Q3
arc: W1_H02W0101 Q3
arc: W1_H02W0401 Q6
word: SLICEB.K0.INIT 0000000000000011
word: SLICEB.K1.INIT 0100010110101010
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 0110000001100110
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R2C113:PLC2
arc: H00R0100 W1_H02E0701
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 V01N0101
arc: V00B0000 V02N0001
arc: V00T0100 H02W0101
arc: W1_H02W0001 V02N0001
arc: A3 E1_H01E0001
arc: A7 H00R0000
arc: B3 E1_H02W0301
arc: B4 H02E0101
arc: B7 V01S0000
arc: C2 N1_V01N0001
arc: C3 H00L0000
arc: C4 E1_H01E0101
arc: C5 V02N0201
arc: C6 Q6
arc: C7 H01E0001
arc: CLK1 G_HPBX0000
arc: D2 V02N0001
arc: D3 H01E0101
arc: D4 H00R0100
arc: D5 H02E0201
arc: D6 V00B0000
arc: D7 V00B0000
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0000 Q6
arc: H01W0000 F2
arc: H01W0100 Q3
arc: LSR0 H02W0301
arc: LSR1 V00T0100
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: V01S0000 Q4
arc: W1_H02W0201 F2
arc: W1_H02W0301 Q3
arc: W1_H02W0401 Q6
arc: W1_H02W0701 F5
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1100000011101010
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0100110011001100
word: SLICEC.K0.INIT 1111110011110000
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R2C114:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 V02N0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: H00R0000 E1_H02W0601
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 E1_H02W0601
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02N0601
arc: V00T0100 H02W0101
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 H01E0001
arc: A5 Q5
arc: A7 N1_V01N0101
arc: B1 Q1
arc: B5 H00R0000
arc: B7 V00T0000
arc: C1 E1_H01W0000
arc: C5 H02W0601
arc: C7 E1_H02W0601
arc: CLK1 G_HPBX0000
arc: D1 V00B0100
arc: D5 V00B0000
arc: D7 V01N0001
arc: E1_H02E0701 Q5
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: LSR0 W1_H02E0301
arc: LSR1 E1_H02W0301
arc: M6 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q1
arc: V00B0000 F6
arc: V01S0000 Q1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111111100001100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1000101011111111
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 0001001101010011
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1

.tile R2C115:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 E1_H02W0201
arc: H00R0100 H02E0701
arc: V00B0100 H02E0501
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0601 V02N0601
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A6 N1_V01N0101
arc: A7 N1_V01N0101
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H01W0100
arc: B3 H00R0100
arc: B6 V00T0000
arc: B7 V00T0000
arc: C0 V02N0601
arc: C1 N1_V01N0001
arc: C2 V02N0601
arc: C3 H00L0000
arc: C6 V00B0100
arc: C7 V00B0100
arc: CLK1 G_HPBX0000
arc: D0 V01S0100
arc: D1 V00B0100
arc: D2 V01S0100
arc: D3 V00B0100
arc: D6 H00L0100
arc: D7 H00L0100
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: H01W0000 F1
arc: H01W0100 Q2
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q2
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0100 F3
arc: W1_H02W0101 F1
word: SLICEB.K0.INIT 0000000000111100
word: SLICEB.K1.INIT 0000110000000000
word: SLICEA.K0.INIT 1111111110011100
word: SLICEA.K1.INIT 0000000100000000
word: SLICED.K0.INIT 0000000000010000
word: SLICED.K1.INIT 0000000011101111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R2C116:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: H01W0000 W3_H06E0103
arc: S1_V02S0601 H02W0601
arc: V00B0000 H02E0601
arc: V00B0100 V02S0301
arc: V00T0100 W1_H02E0101
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 H01E0101
arc: W3_H06W0103 E3_H06W0103
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q6
arc: E1_H02E0401 Q4
arc: E1_H02E0601 Q4
arc: LSR0 V00B0000
arc: LSR1 V00T0100
arc: M4 E1_H01E0101
arc: M6 V00B0100
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R2C117:PLC2
arc: H00R0000 V02N0601
arc: V00T0100 H02E0101
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 V06N0303
arc: A2 V00B0000
arc: A3 V00B0000
arc: B2 H00L0000
arc: B3 H00L0000
arc: C2 N1_V01N0001
arc: C3 N1_V01N0001
arc: CE0 H00R0000
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: D2 H02W0201
arc: D3 H02W0201
arc: F2 F5B_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0000
arc: M2 H02E0601
arc: M4 H02E0401
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q4
arc: V00B0000 Q6
arc: W1_H02W0201 Q2
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1110100010000000
word: SLICEB.K1.INIT 1111111011101000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R2C118:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: H00R0000 V02N0401
arc: S1_V02S0001 E3_H06W0003
arc: V00B0100 W1_H02E0701
arc: V00T0000 W1_H02E0001
arc: CE1 H00R0000
arc: CLK1 G_HPBX0000
arc: LSR1 V00T0000
arc: M2 V00B0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
arc: W1_H02W0201 Q2
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R2C119:PLC2
arc: S1_V02S0501 E1_H01W0100
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02W0101
arc: B2 H01W0100
arc: C2 H00L0000
arc: C3 H00L0100
arc: C7 V00T0000
arc: CLK1 G_HPBX0000
arc: D2 V02N0001
arc: D3 V02N0001
arc: D7 V02N0601
arc: E1_H02E0501 Q7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q3
arc: H01W0100 Q3
arc: LSR0 H02W0301
arc: LSR1 V00T0100
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q3
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 0011110011110000
word: SLICEB.K1.INIT 0000111111110000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R2C120:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: H00L0100 H02W0301
arc: H00R0100 H02E0501
arc: S1_V02S0201 E1_H02W0201
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 E1_H02W0301
arc: A7 V00T0100
arc: B7 V00B0100
arc: C1 E1_H01W0000
arc: C3 H00L0100
arc: C5 H02W0401
arc: C6 E1_H02W0601
arc: C7 E1_H01E0101
arc: CLK1 G_HPBX0000
arc: D1 S1_V02N0201
arc: D3 S1_V02N0001
arc: D5 V02N0401
arc: D6 V02N0401
arc: D7 H00R0100
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q6
arc: E1_H02E0101 Q1
arc: E1_H02E0401 Q6
arc: E1_H02E0701 Q5
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR0 W1_H02E0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: V00B0100 Q5
arc: V00T0100 Q3
arc: V01S0000 Q1
arc: V01S0100 F7
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000011110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111111111110000
word: SLICED.K0.INIT 1111111111110000
word: SLICED.K1.INIT 0000000000000001
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R2C121:PLC2
arc: S1_V02S0201 E1_H01W0000
arc: V00B0000 H02E0401
arc: V00T0100 H02E0101
arc: A0 V02N0701
arc: A2 W1_H02E0501
arc: A3 H01E0001
arc: A4 H02E0701
arc: A5 V00B0000
arc: A6 V00T0100
arc: A7 S1_V02N0101
arc: E1_H01E0001 F5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: S1_V02S0701 F7
arc: W1_H02W0001 F2
arc: W1_H02W0301 F3
arc: W1_H02W0401 F4
word: SLICED.K0.INIT 0101101010101010
word: SLICED.K1.INIT 0101101010101010
word: SLICEC.K0.INIT 0101101010101010
word: SLICEC.K1.INIT 0101101010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 0101101010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R2C122:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: H00L0100 V02N0301
arc: V00T0100 E1_H02W0301
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 H01E0001
arc: W3_H06W0103 S3_V06N0103
arc: A0 V02N0701
arc: A1 V02N0501
arc: A2 H00L0100
arc: A3 V01N0101
arc: A4 V02N0101
arc: A5 S1_V02N0301
arc: A6 E1_H02W0701
arc: A7 V00T0100
arc: E1_H01E0001 F7
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: N1_V01N0001 F5
arc: S1_V02S0001 F2
arc: S1_V02S0101 F3
arc: V01S0100 F4
arc: W1_H02W0201 F0
word: SLICED.K0.INIT 0101101010101010
word: SLICED.K1.INIT 0101101010101010
word: SLICEC.K0.INIT 0101101010101010
word: SLICEC.K1.INIT 0101101010101010
word: SLICEB.K0.INIT 0101101010101010
word: SLICEB.K1.INIT 0101101010101010
word: SLICEA.K0.INIT 0101101010101010
word: SLICEA.K1.INIT 0101101010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R2C123:PLC2
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: H00L0000 H02W0001
arc: S1_V02S0301 H06E0003
arc: V00B0000 S1_V02N0001
arc: A0 H02W0501
arc: A1 H00L0000
arc: A2 V01N0101
arc: A3 V02N0701
arc: A4 S1_V02N0101
arc: A5 V00B0000
arc: E1_H01E0001 F0
arc: E1_H02E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: S1_V02S0001 F2
arc: S1_V02S0101 F3
arc: S1_V02S0701 F5
arc: V01S0100 F4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001010
word: SLICEC.K0.INIT 0101101010101010
word: SLICEC.K1.INIT 0101101010101010
word: SLICEB.K0.INIT 0101101010101010
word: SLICEB.K1.INIT 0101101010101010
word: SLICEA.K0.INIT 0101101010101010
word: SLICEA.K1.INIT 0101101010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R2C124:PLC2
arc: H00L0100 H02E0101
arc: V00B0000 H02E0601
arc: V00B0100 H02E0501
arc: A3 E1_H01E0001
arc: B3 H01W0100
arc: C1 H02E0401
arc: C2 H00L0100
arc: C3 H00R0100
arc: C5 W1_H02E0401
arc: C7 H01E0001
arc: CLK1 G_HPBX0000
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V01S0100
arc: D5 V00B0000
arc: D7 V00B0000
arc: E1_H01E0001 Q5
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0100 Q1
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: V01S0100 Q2
arc: W1_H02W0001 Q2
arc: W1_H02W0301 Q1
arc: W1_H02W0501 Q7
arc: W1_H02W0701 Q5
arc: W3_H06W0003 F3
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000011110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000011110000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 0000000011110000
word: SLICEB.K1.INIT 0000000000000001
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R2C65:PLC2
arc: N1_V02N0701 H02W0701

.tile R2C66:PLC2
arc: W1_H02W0701 E3_H06W0203

.tile R2C72:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R2C78:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R2C83:PLC2
arc: S1_V02S0501 H02W0501

.tile R2C84:PLC2
arc: S1_V02S0401 S3_V06N0203
arc: W1_H02W0501 V02N0501
arc: W3_H06W0003 E3_H06W0303

.tile R2C86:PLC2
arc: S1_V02S0401 H02W0401

.tile R2C87:PLC2
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 V01N0101
arc: W1_H02W0401 S3_V06N0203

.tile R2C88:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 S1_V02N0701
arc: S1_V02S0301 E1_H02W0301

.tile R2C89:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0601 E1_H01W0000
arc: H00R0000 H02W0601
arc: S1_V02S0301 H02W0301
arc: V00B0000 V02N0201
arc: V00B0100 H02E0701
arc: V00T0000 H02W0201
arc: V00T0100 H02W0101
arc: A5 N1_V01N0101
arc: B4 V01S0000
arc: B5 E1_H02W0101
arc: C4 V00T0000
arc: C5 V00T0100
arc: CE0 H00R0000
arc: CLK1 G_HPBX0000
arc: D4 H02W0001
arc: D5 H02E0001
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00B0100
arc: M0 V00B0000
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q0
arc: V01S0000 F5
arc: V01S0100 F4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111000000110000
word: SLICEC.K1.INIT 1111111111001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1

.tile R2C90:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 S3_V06N0103
arc: H00R0000 H02W0601
arc: H01W0000 E3_H06W0103
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E1_H01W0000
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02W0201
arc: V00T0100 S1_V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 V02S0601
arc: W3_H06W0303 E3_H06W0303
arc: A4 F5
arc: A6 F7
arc: A7 S1_V02N0301
arc: B3 E1_H01W0100
arc: B4 F3
arc: B5 H02E0101
arc: B6 V01S0000
arc: B7 V00T0000
arc: C3 H02E0601
arc: C4 E1_H01E0101
arc: C5 H02E0601
arc: C6 E1_H02W0401
arc: C7 H02E0601
arc: CE0 H00R0000
arc: CLK1 G_HPBX0000
arc: D3 W1_H02E0201
arc: D4 V02N0401
arc: D5 W1_H02E0201
arc: D6 V02N0601
arc: D7 W1_H02E0201
arc: E1_H01E0101 F7
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: M0 V00T0100
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000110000
word: SLICED.K0.INIT 1111000010110000
word: SLICED.K1.INIT 0000000001010011
word: SLICEC.K0.INIT 1110111011110000
word: SLICEC.K1.INIT 0000000000000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R2C91:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0401 S1_V02N0401
arc: H00L0000 H02E0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02N0401
arc: H00R0100 H02W0501
arc: H01W0000 E3_H06W0103
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0203 H01E0001
arc: V00B0000 V02N0201
arc: V00T0000 S1_V02N0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0601 V02S0601
arc: A3 V02N0701
arc: A7 H00R0000
arc: B2 F3
arc: B3 H01W0100
arc: B6 V00B0100
arc: B7 E1_H02W0101
arc: C2 H00L0000
arc: C3 W1_H02E0601
arc: C6 H02E0401
arc: C7 W1_H02E0601
arc: CE0 H00L0100
arc: CE2 V02S0601
arc: CLK1 G_HPBX0000
arc: D2 H02E0001
arc: D3 V00T0100
arc: D6 H02E0001
arc: D7 H00R0100
arc: E1_H01E0001 F7
arc: E3_H06E0103 F2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 H02E0601
arc: M4 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: V00B0100 F7
arc: V01S0000 F6
arc: V01S0100 Q0
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000011000000
word: SLICEB.K1.INIT 1111111110101100
word: SLICED.K0.INIT 0000111100000011
word: SLICED.K1.INIT 1111111110101100
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1

.tile R2C92:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 V02N0701
arc: H00L0100 H02W0301
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 V01N0101
arc: V00B0000 H02E0401
arc: V00B0100 V02N0101
arc: V00T0000 H02W0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V06N0303
arc: C7 H01E0001
arc: CE0 H00L0100
arc: CE2 H00L0100
arc: CLK1 G_HPBX0000
arc: D7 V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q0
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR0 E1_H02W0501
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: M4 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: V01S0100 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R2C93:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N1_V01S0100
arc: H00R0100 V02S0501
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H02E0701
arc: V00B0000 W1_H02E0401
arc: V00T0000 H02E0001
arc: V00T0100 S1_V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 N1_V01S0100
arc: W3_H06W0103 E3_H06W0003
arc: A7 E1_H01W0000
arc: B6 V00B0100
arc: B7 H01E0101
arc: C6 V02N0001
arc: C7 H02E0401
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK1 G_HPBX0000
arc: D6 H02W0001
arc: D7 V02S0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q4
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 H02W0501
arc: LSR1 V00B0000
arc: M2 V00T0100
arc: M4 V00T0000
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: V00B0100 F7
arc: V01S0100 Q2
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000011000000
word: SLICED.K1.INIT 1111111110101100
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1

.tile R2C94:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 E1_H02W0301
arc: H00R0100 V02S0701
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 H01E0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 H01E0001
arc: S3_V06S0103 H06W0103
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02E0001
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0303 V06N0303
arc: A2 E1_H01E0001
arc: A3 V00B0000
arc: B2 H00R0100
arc: B3 W1_H02E0301
arc: C2 V02N0601
arc: C3 H00L0100
arc: CE0 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK1 G_HPBX0000
arc: D2 E1_H02W0001
arc: D3 V00B0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q6
arc: E3_H06E0103 F2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 E1_H02W0601
arc: M4 V00T0000
arc: M6 H02W0401
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V00B0000 Q4
arc: V01S0100 Q6
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111001101110011
word: SLICEB.K1.INIT 1111111111001010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R2C95:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 V02N0401
arc: H00L0100 H02W0301
arc: H00R0000 H02E0401
arc: S1_V02S0301 S3_V06N0003
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02E0701
arc: V00T0000 H02W0201
arc: V00T0100 H02W0301
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0401 V06N0203
arc: A1 V02S0701
arc: A4 F5
arc: A5 N1_V01N0101
arc: A7 V02N0301
arc: B0 F1
arc: B1 V02N0101
arc: B4 V02N0501
arc: B5 H01E0101
arc: B6 V01S0000
arc: B7 H02E0101
arc: C0 H00R0100
arc: C1 H00L0100
arc: C4 V00T0000
arc: C5 V00T0100
arc: C6 V00T0000
arc: C7 V00T0100
arc: CE1 W1_H02E0101
arc: CLK1 G_HPBX0000
arc: D0 H02W0201
arc: D1 H00R0000
arc: D4 H02W0001
arc: D5 V02S0401
arc: D6 H02W0001
arc: D7 S1_V02N0401
arc: E3_H06E0003 F0
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: LSR0 V00B0100
arc: M2 V00B0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q2
arc: V01S0000 F7
arc: V01S0100 Q2
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1100110010001100
word: SLICEC.K1.INIT 0000000001010011
word: SLICEA.K0.INIT 0011001111110000
word: SLICEA.K1.INIT 1111111110101100
word: SLICED.K0.INIT 0000000011000000
word: SLICED.K1.INIT 1111111110101100
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1

.tile R2C96:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02N0601
arc: H00R0100 H02W0501
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 S3_V06N0003
arc: V00B0000 V02N0001
arc: V00B0100 H02W0701
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: C0 V02S0401
arc: C1 V02N0401
arc: CE1 H02E0101
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 S1_V02N0001
arc: D3 V00T0100
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 E1_H02W0501
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
arc: S3_V06S0003 Q3
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R2C97:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 H01E0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02S0501
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 V01N0001
arc: V00B0100 H02E0501
arc: V00T0000 V02N0401
arc: V00T0100 H02E0101
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 H01E0101
arc: B0 V00T0000
arc: B1 V00T0000
arc: C0 H02E0601
arc: C1 H02E0601
arc: CE0 H00L0100
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 V00B0100
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: LSR0 H02W0501
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR0
arc: S3_V06S0103 Q1
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1100110000001100
word: SLICEA.K1.INIT 0000110000001111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R2C98:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0103 S3_V06N0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H06E0303
arc: S3_V06S0203 H06E0203
arc: W1_H02W0501 E1_H02W0501

.tile R2C99:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0701 V02N0701
arc: H00L0100 V02N0101
arc: H00R0100 V02N0501
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 E1_H02W0601
arc: V00T0000 H02E0201
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 S3_V06N0003
arc: C0 H02W0401
arc: C1 H02W0401
arc: CE1 W1_H02E0101
arc: CLK1 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 S1_V02N0201
arc: D3 S1_V02N0001
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 H02W0501
arc: M0 E1_H02W0601
arc: M1 H00L0100
arc: M2 H02E0601
arc: M3 H00R0100
arc: M4 V00T0000
arc: M5 H00L0100
arc: M6 V00B0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
arc: S3_V06S0003 F3
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R30C100:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 E3_H06W0303

.tile R30C101:PLC2
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 H02E0601

.tile R30C102:PLC2
arc: H00L0100 V02N0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: V00B0100 V02S0101
arc: V00T0100 V02S0501
arc: CE0 H00R0000
arc: CE2 H00R0100
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: H01W0100 Q6
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 V00T0100
arc: M4 V00B0100
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: V00T0000 Q0
arc: V01S0000 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R30C103:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 N3_V06S0303
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 H02W0701
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V02S0601

.tile R30C104:PLC2
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: W1_H02W0701 E1_H02W0601

.tile R30C105:PLC2
arc: H00L0100 V02S0101
arc: H00R0100 V02S0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H02W0601
arc: N3_V06N0203 E3_H06W0203
arc: CE2 H00L0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M4 H02W0401
arc: M6 V00B0000
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0401 Q6
arc: V00B0000 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R30C106:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0701 E3_H06W0203
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203

.tile R30C107:PLC2
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: V00B0100 V02S0101
arc: CE0 H00R0100
arc: CE2 H00R0000
arc: CLK1 G_HPBX0000
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: M4 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V02N0201 Q0
arc: V00B0000 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R30C108:PLC2
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0701 N3_V06S0203
arc: W1_H02W0201 V06S0103

.tile R30C110:PLC2
arc: N1_V02N0701 E1_H02W0701

.tile R30C111:PLC2
arc: E1_H02E0301 V02S0301
arc: E3_H06E0103 N3_V06S0103
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103

.tile R30C112:PLC2
arc: H00L0100 V02S0101
arc: H00R0000 V02S0601
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 E3_H06W0303
arc: V00B0100 V02S0301
arc: V00T0000 V02S0601
arc: V00T0100 V02S0701
arc: A5 V00T0000
arc: A7 H00R0000
arc: B0 F1
arc: B1 H02E0301
arc: B5 V00B0100
arc: B7 F1
arc: C0 H02W0401
arc: C1 H00L0100
arc: C5 H02W0401
arc: C7 H02W0401
arc: D0 H02W0201
arc: D1 V00T0100
arc: D5 H02W0001
arc: D7 H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: N3_V06N0003 F0
arc: W1_H02W0701 F7
arc: W3_H06W0003 F0
arc: W3_H06W0203 F7
arc: W3_H06W0303 F5
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111100011110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111100011110000
word: SLICEA.K0.INIT 1111110011110000
word: SLICEA.K1.INIT 0000001100000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1

.tile R30C113:PLC2
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 N1_V02S0401

.tile R30C114:PLC2
arc: H00R0100 V02S0501
arc: N1_V02N0101 H06E0103
arc: V00B0100 H02W0501
arc: C3 H00R0100
arc: D3 V00B0100
arc: E3_H06E0003 F3
arc: F3 F3_SLICE
arc: H01W0000 F3
arc: N1_V01N0001 F3
arc: N1_V02N0301 F3
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R30C115:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: W1_H02W0501 N1_V02S0501

.tile R30C117:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 V02S0201
arc: H00R0000 V02N0401
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 N3_V06S0303
arc: CE1 H00R0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M2 V00B0000
arc: M6 H02W0401
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N3_V06N0103 Q2
arc: V00B0000 Q6
arc: W3_H06W0103 Q2
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R30C118:PLC2
arc: H00L0000 V02S0001
arc: H00R0000 H02E0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0701 N1_V01S0100
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V06S0203
arc: W3_H06W0303 N1_V01S0100
arc: A0 H02E0701
arc: B2 V02S0101
arc: B3 H00R0000
arc: B4 N1_V01S0000
arc: B5 H00L0000
arc: B6 V02S0701
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F5
arc: N1_V01N0001 F3
arc: N1_V02N0201 F2
arc: N1_V02N0601 F4
arc: V01S0000 F6
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R30C119:PLC2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001010
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R30C120:PLC2
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 N1_V01S0000
arc: W1_H02W0001 W3_H06E0003

.tile R30C88:PLC2
arc: N1_V02N0601 N3_V06S0303

.tile R30C94:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303

.tile R30C95:PLC2
arc: N1_V02N0301 S1_V02N0201

.tile R30C99:PLC2
arc: N1_V02N0301 V01N0101

.tile R31C100:PLC2
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303

.tile R31C101:PLC2
arc: N1_V02N0301 N3_V06S0003

.tile R31C102:PLC2
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0701 N3_V06S0203

.tile R31C103:PLC2
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203

.tile R31C105:PLC2
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 N3_V06S0303

.tile R31C106:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0301 N3_V06S0003

.tile R31C117:PLC2
arc: N1_V02N0401 N3_V06S0203

.tile R31C118:PLC2
arc: N1_V02N0001 N1_V01S0000

.tile R31C83:PLC2
arc: N1_V02N0701 N3_V06S0203

.tile R31C94:PLC2
arc: N1_V02N0101 V01N0101

.tile R31C98:PLC2
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003

.tile R31C99:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303

.tile R32C100:PLC2
arc: N1_V02N0501 S1_V02N0501

.tile R32C106:PLC2
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 N3_V06S0303

.tile R32C118:PLC2
arc: N1_V02N0301 S1_V02N0201

.tile R32C94:PLC2
arc: N1_V01N0101 N3_V06S0203

.tile R32C95:PLC2
arc: N1_V02N0201 N3_V06S0103

.tile R3C100:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 H02W0201
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02E0501
arc: N1_V02N0201 H02E0201
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 W1_H02E0401
arc: V00B0000 V02S0001
arc: V00B0100 V02N0101
arc: V00T0000 V02N0601
arc: V00T0100 H02E0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: C0 N1_V01S0100
arc: CE1 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 N1_V01S0000
arc: D2 V00B0100
arc: D3 H02E0001
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 V00T0000
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 H00L0000
arc: M6 V00T0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: S3_V06S0003 Q3
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C101:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: H00L0100 V02N0301
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 V01N0001
arc: S1_V02S0701 H02W0701
arc: V00B0100 V02S0101
arc: V00T0000 H02W0201
arc: W1_H02W0201 N1_V01S0000
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q4
arc: H01W0000 Q4
arc: H01W0100 Q2
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 V00B0100
arc: M4 V00T0000
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R3C102:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V02N0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 W1_H02E0201
arc: S1_V02S0201 H06E0103
arc: S3_V06S0003 N1_V01S0000
arc: V00B0000 V02S0001
arc: V00T0100 V02S0701
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 W3_H06E0203
arc: A0 H01E0001
arc: A5 W1_H02E0701
arc: A7 H00L0000
arc: B0 V00B0000
arc: B4 V00B0100
arc: B5 H01E0101
arc: B6 H02E0301
arc: B7 W1_H02E0301
arc: C0 V02N0401
arc: C3 H00R0100
arc: C4 V00T0100
arc: C5 V02S0001
arc: C6 V00T0100
arc: C7 V02S0001
arc: D0 E1_H02W0201
arc: D3 V00T0100
arc: D4 W1_H02E0001
arc: D5 H02W0001
arc: D6 H02E0201
arc: D7 H02W0001
arc: E1_H01E0101 F0
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0100 F7
arc: M0 V00T0100
arc: V00B0100 F5
arc: V01S0000 F4
arc: V01S0100 F3
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 0000000011110011
word: SLICEC.K1.INIT 1111111110101100
word: SLICED.K0.INIT 0000110000000000
word: SLICED.K1.INIT 1111111110101100
word: SLICEA.K0.INIT 1111111011110010
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R3C103:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 H02W0301
arc: H00R0000 H02E0601
arc: H00R0100 H02W0701
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 V02N0101
arc: V00T0000 H02E0201
arc: V00T0100 H02E0301
arc: W1_H02W0001 V06N0003
arc: C0 H02E0601
arc: CE1 V02N0201
arc: CLK1 G_HPBX0000
arc: D0 H01E0101
arc: D1 H00R0000
arc: D2 V00B0100
arc: D3 H02E0001
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 H02E0501
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00T0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: S3_V06S0003 F3
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C104:PLC2
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V01N0101
arc: S3_V06S0303 N1_V01S0100
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0701 N1_V01S0100

.tile R3C105:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0103 W3_H06E0003
arc: H00R0000 H02E0401
arc: H00R0100 H02E0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 E3_H06W0103
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0001
arc: V00B0100 V02N0101
arc: V00T0000 V02S0601
arc: V00T0100 H02W0301
arc: B5 V01S0000
arc: C5 E1_H01E0101
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: D5 H00R0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q6
arc: E1_H02E0701 F5
arc: F5 F5_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: M2 H02E0601
arc: M6 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: V01S0000 Q2
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0011001100001111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1

.tile R3C106:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 W3_H06E0103
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H02E0601
arc: S1_V02S0601 S3_V06N0303
arc: V00B0000 H02E0601
arc: V00T0100 V02S0501
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0301
arc: B7 V00T0000
arc: C7 H01E0001
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CLK1 G_HPBX0000
arc: D6 V01N0001
arc: D7 V00B0000
arc: E3_H06E0303 F6
arc: F6 F5D_SLICE
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0100
arc: M2 H02W0601
arc: M4 E1_H02W0401
arc: M6 H02E0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q4
arc: V00T0000 Q2
arc: V01S0000 Q0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 0000111100110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1

.tile R3C107:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 E1_H01W0100
arc: E3_H06E0103 W3_H06E0003
arc: H00R0100 W1_H02E0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02S0101
arc: V00T0000 S1_V02N0601
arc: W1_H02W0601 V06N0303
arc: B5 V01S0000
arc: C5 E1_H01E0101
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK1 G_HPBX0000
arc: D4 H00R0100
arc: D5 V00B0000
arc: E1_H01E0101 Q6
arc: E1_H02E0601 F4
arc: F4 F5C_SLICE
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00B0100
arc: M2 V00T0000
arc: M4 W1_H02E0401
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0001 Q2
arc: V01S0000 Q0
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 0011001100001111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.A1MUX 1

.tile R3C108:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02W0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 H06W0303
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 S1_V02N0001
arc: V00B0100 E1_H02W0701
arc: V00T0100 H02W0301
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W3_H06W0203 E1_H01W0000
arc: B7 V00T0000
arc: C7 E1_H01E0101
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK1 G_HPBX0000
arc: D6 E1_H02W0201
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q4
arc: F6 F5D_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0000
arc: M2 V00B0100
arc: M4 V00T0100
arc: M6 H02W0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: V00T0000 Q2
arc: W1_H02W0201 Q0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 0011001100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1

.tile R3C109:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V06N0303
arc: H00L0000 E1_H02W0201
arc: H01W0000 E3_H06W0103
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 E1_H02W0601
arc: V00B0100 V02N0101
arc: V00T0100 S1_V02N0701
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: B7 V00T0000
arc: C7 E1_H01E0101
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CLK1 G_HPBX0000
arc: D7 V00B0000
arc: E1_H01E0101 Q4
arc: F7 F7_SLICE
arc: LSR0 W1_H02E0301
arc: LSR1 H02E0501
arc: M0 V00B0100
arc: M2 V00T0100
arc: M4 H02E0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q0
arc: V00T0000 Q2
arc: V01S0000 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0011001100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1

.tile R3C110:PLC2
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0103 V06N0103
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 H02W0001
arc: H00L0100 V02S0101
arc: H00R0000 V02S0401
arc: N1_V02N0001 H02W0001
arc: N1_V02N0501 E1_H01W0100
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 E1_H01W0000
arc: V00B0100 V02S0101
arc: V00T0000 H02W0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 S1_V02N0701
arc: A1 H00L0000
arc: A2 E1_H01E0001
arc: A3 V00T0000
arc: A5 V00T0000
arc: A6 N1_V01N0101
arc: A7 H00L0000
arc: B1 H02W0301
arc: B2 H01W0100
arc: B3 H02W0301
arc: B5 H02W0301
arc: B6 V01S0000
arc: B7 H02W0301
arc: C1 H02E0601
arc: C2 H00L0100
arc: C3 E1_H02W0601
arc: C5 V02N0201
arc: C6 V00B0100
arc: C7 V02N0001
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK1 G_HPBX0000
arc: D1 H02E0201
arc: D2 H00R0000
arc: D3 S1_V02N0001
arc: D5 S1_V02N0401
arc: D6 V02S0401
arc: D7 W1_H02E0201
arc: E1_H01E0001 Q3
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: N1_V01N0101 Q7
arc: N1_V02N0201 F2
arc: N1_V02N0401 F6
arc: V01S0000 Q5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000010010001100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000100001001100
word: SLICED.K0.INIT 0101111100111111
word: SLICED.K1.INIT 0000100001001100
word: SLICEB.K0.INIT 0101001111111111
word: SLICEB.K1.INIT 0000010010001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R3C111:PLC2
arc: H00L0100 E1_H02W0301
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 N1_V01S0000
arc: W1_H02W0301 V02S0301
arc: A0 H00R0000
arc: A2 E1_H01E0001
arc: A3 E1_H01E0001
arc: A5 V00T0100
arc: A7 H00R0000
arc: B0 V00T0000
arc: B1 H02W0101
arc: B2 N1_V02S0101
arc: B3 F1
arc: B4 H00R0000
arc: B5 N1_V02S0701
arc: B6 H02W0101
arc: B7 V00T0000
arc: C0 E1_H01W0000
arc: C1 H00L0000
arc: C2 H00L0100
arc: C3 V02S0401
arc: C4 E1_H02W0401
arc: C5 H02W0401
arc: C6 V00T0000
arc: C7 E1_H02W0401
arc: CE0 V02S0201
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 V01S0100
arc: D2 S1_V02N0001
arc: D3 F2
arc: D4 H00R0100
arc: D5 V02N0401
arc: D6 E1_H01W0100
arc: D7 H00R0100
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q4
arc: E1_H02E0201 F2
arc: E1_H02E0301 Q3
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 Q0
arc: H00R0000 Q4
arc: H00R0100 F5
arc: H01W0000 F2
arc: H01W0100 Q0
arc: LSR0 H02W0301
arc: LSR1 H02E0501
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F3
arc: N1_V01N0101 F3
arc: N1_V02N0601 Q4
arc: S1_V02S0001 F2
arc: S1_V02S0201 F2
arc: S1_V02S0401 Q4
arc: S1_V02S0601 Q6
arc: V00B0000 Q6
arc: V00B0100 F5
arc: V00T0000 Q0
arc: V00T0100 Q3
arc: V01S0000 Q3
arc: V01S0100 Q6
arc: W1_H02W0001 Q0
arc: W1_H02W0201 F2
arc: W1_H02W0401 Q4
arc: W1_H02W0601 Q6
arc: W3_H06W0003 Q0
arc: W3_H06W0103 F2
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 1111110000110000
word: SLICEC.K1.INIT 0000010001000100
word: SLICEB.K0.INIT 0100000000000000
word: SLICEB.K1.INIT 1111111100101010
word: SLICEA.K0.INIT 1110110001100000
word: SLICEA.K1.INIT 1100000000000000
word: SLICED.K0.INIT 1100000000000000
word: SLICED.K1.INIT 1111111101110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1

.tile R3C112:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: H00L0100 H02E0301
arc: N1_V02N0101 N1_V01S0100
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 W3_H06E0303
arc: C3 H00L0100
arc: D3 V02S0201
arc: E1_H01E0001 F3
arc: F3 F3_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R3C113:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 V02S0301
arc: H00L0100 V02S0101
arc: H00R0000 V02N0401
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 N1_V01S0000
arc: S3_V06S0103 W3_H06E0103
arc: V00B0100 V02S0101
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 H01E0001
arc: A0 H00L0000
arc: A6 H00R0000
arc: B0 H01W0100
arc: B1 V00T0000
arc: B2 H00R0000
arc: B3 H00R0000
arc: B5 H00L0000
arc: B6 V00B0000
arc: C0 E1_H02W0601
arc: C1 E1_H01W0000
arc: C2 E1_H02W0601
arc: C3 H02E0601
arc: C4 H02W0601
arc: C5 V02N0201
arc: C6 E1_H02W0601
arc: C7 H02E0601
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00T0100
arc: D4 H00R0100
arc: D5 H00L0100
arc: D6 H00L0100
arc: D7 V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F1
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q0
arc: E1_H02E0401 Q6
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0100 F5
arc: H01W0000 Q6
arc: H01W0100 F7
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: N1_V01N0101 Q0
arc: S1_V02S0101 F1
arc: S1_V02S0201 Q2
arc: S1_V02S0401 Q6
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V00T0100 F1
arc: V01S0000 Q2
arc: V01S0100 F3
word: SLICEA.K0.INIT 0000011010101010
word: SLICEA.K1.INIT 1100000000000000
word: SLICEB.K0.INIT 0000001111001100
word: SLICEB.K1.INIT 0011000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 0011000000000000
word: SLICED.K0.INIT 0000011011001100
word: SLICED.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R3C114:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0201
arc: H00R0000 V02S0601
arc: H00R0100 H02E0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0501 E3_H06W0303
arc: S1_V02S0101 H06E0103
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 V02S0201
arc: V00T0000 V02S0601
arc: V00T0100 H02E0101
arc: W1_H02W0601 H01E0001
arc: A1 H00L0100
arc: A3 N1_V02S0501
arc: A7 F5
arc: B1 H02E0301
arc: B3 H00R0000
arc: B4 V01S0000
arc: B5 H00L0000
arc: B7 V00T0000
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 H00L0100
arc: C3 V02S0401
arc: C4 V00B0100
arc: C5 H02E0401
arc: C7 V02S0201
arc: CLK1 G_HPBX0000
arc: D0 H01E0101
arc: D1 V02S0201
arc: D2 N1_V01S0000
arc: D3 V01S0100
arc: D4 V00B0000
arc: D5 H02E0001
arc: D6 F0
arc: D7 F0
arc: E1_H01E0001 F2
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q3
arc: LSR0 E1_H02W0501
arc: LSR1 V00T0100
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q6
arc: N1_V02N0601 Q6
arc: S1_V02S0201 F0
arc: V00B0100 F5
arc: V01S0000 Q3
arc: V01S0100 F1
arc: W1_H02W0401 F4
word: SLICEC.K0.INIT 1100000000000000
word: SLICEC.K1.INIT 0000000000000011
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 1111111100100000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0010101010101010
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111111101001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R3C115:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 W3_H06E0303
arc: H00L0000 V02N0001
arc: H00R0000 H02W0601
arc: H00R0100 V02N0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0601 H02E0601
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 H02E0701
arc: V00T0100 V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0601 H01E0001
arc: C1 V02N0601
arc: CE0 H00L0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: D1 V00T0100
arc: E1_H02E0001 Q2
arc: E1_H02E0101 F1
arc: E3_H06E0103 F1
arc: E3_H06E0203 Q4
arc: F1 F1_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 N1_V01N0001
arc: M4 V00B0000
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: S3_V06S0103 F1
arc: V00B0000 Q6
arc: V01S0000 F1
arc: W3_H06W0103 F1
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R3C116:PLC2
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 V02N0001
arc: H00R0100 V02N0501
arc: S1_V02S0301 S3_V06N0003
arc: V00B0100 V02N0101
arc: V00T0000 E1_H02W0201
arc: V00T0100 W1_H02E0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0103 E3_H06W0003
arc: CE0 V02N0201
arc: CE1 H00L0000
arc: CE2 H00R0100
arc: CE3 V02S0601
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 Q6
arc: E1_H02E0001 Q0
arc: E1_H02E0401 Q6
arc: LSR0 V00B0100
arc: LSR1 W1_H02E0301
arc: M0 V00B0000
arc: M2 V00T0000
arc: M4 V00T0100
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q2
arc: V00B0000 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C117:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 W1_H02E0001
arc: H00R0000 H02W0601
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0101 W1_H02E0101
arc: S3_V06S0003 H06E0003
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02N0101
arc: V00T0000 V02N0401
arc: W3_H06W0303 S3_V06N0303
arc: A1 H01E0001
arc: A2 H01E0001
arc: B1 S1_V02N0301
arc: B2 S1_V02N0101
arc: C1 H00L0000
arc: C2 H00L0000
arc: CE2 H00R0000
arc: CE3 S1_V02N0601
arc: CLK1 G_HPBX0000
arc: D1 V02N0001
arc: D2 V02N0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: LSR0 V00B0100
arc: LSR1 H02E0501
arc: M0 V00T0000
arc: M1 H02E0001
arc: M2 V00T0000
arc: M4 V00B0000
arc: M6 N1_V01N0101
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q4
arc: S1_V02S0301 F1
arc: S1_V02S0401 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1011000010111011
word: SLICEB.K0.INIT 1011000010111011
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R3C118:PLC2
arc: E1_H02E0001 V02S0001
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 V02N0001
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0501
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 H06E0103
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02N0301
arc: V00T0100 V02N0701
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 V01N0001
arc: A1 H00R0000
arc: A2 V00B0000
arc: B1 H02E0301
arc: B2 H02E0301
arc: C1 H00L0000
arc: C2 H00L0000
arc: CE2 S1_V02N0601
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: D1 H02E0001
arc: D2 H02E0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: LSR0 V00T0100
arc: LSR1 E1_H02W0501
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 V00B0100
arc: M4 H02E0401
arc: M6 N1_V01N0101
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q4
arc: V01S0000 F1
arc: V01S0100 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1101000011011101
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1101000011011101
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R3C119:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 V02S0001
arc: H00L0100 V02S0101
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0601 E1_H01W0000
arc: V00B0000 E1_H02W0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0601 E1_H01W0000
arc: A1 V02S0501
arc: B1 H00R0100
arc: C1 E1_H02W0401
arc: D1 H02E0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 E1_H02W0601
arc: M1 H00L0100
arc: M2 E1_H02W0601
arc: M3 H00L0000
arc: M4 V00B0000
arc: M5 H00L0100
arc: M6 V00B0000
arc: W3_H06W0003 F3
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R3C120:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0501 W3_H06E0303
arc: H00R0100 V02N0501
arc: H01W0100 W3_H06E0303
arc: S1_V02S0401 E1_H02W0401
arc: V00B0100 H02W0701
arc: V00T0000 H02W0201
arc: V00T0100 V02N0701
arc: W1_H02W0501 W3_H06E0303
arc: A7 N1_V01S0100
arc: B7 V00B0100
arc: C5 V02S0201
arc: C7 H02W0401
arc: CE0 H00R0100
arc: CE1 S1_V02N0201
arc: CLK1 G_HPBX0000
arc: D5 V00B0000
arc: D7 W1_H02E0001
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q2
arc: E1_H02E0401 F6
arc: E1_H02E0701 Q5
arc: E3_H06E0303 F6
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F6
arc: LSR0 H02E0301
arc: LSR1 V00T0100
arc: M0 H02E0601
arc: M2 N1_V01N0001
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0401 F6
arc: V00B0000 F6
arc: V01S0000 F6
arc: W1_H02W0401 F6
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000011110000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1

.tile R3C121:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0501 H01E0101
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 H02E0001
arc: H00R0000 V02N0601
arc: H00R0100 V02N0501
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 V01N0001
arc: S1_V02S0501 V01N0101
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 V02N0201
arc: V00B0100 V02N0301
arc: V00T0000 H02E0001
arc: V00T0100 V02S0701
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E1_H01W0000
arc: A1 V01N0101
arc: A2 V01N0101
arc: A7 N1_V01N0101
arc: B1 V00T0000
arc: B2 H00L0000
arc: B7 V01S0000
arc: C1 H00R0100
arc: C2 H00R0100
arc: C5 V00T0100
arc: C6 V02S0201
arc: C7 H01E0001
arc: CLK1 G_HPBX0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D5 W1_H02E0001
arc: D6 W1_H02E0001
arc: D7 H02E0201
arc: E1_H01E0101 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M1 E1_H02W0001
arc: M2 V00B0100
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q5
arc: S1_V02S0301 F1
arc: V01S0000 Q6
arc: V01S0100 Q5
arc: W1_H02W0701 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000011110000
word: SLICED.K0.INIT 0000000011110000
word: SLICED.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 1001100100001001
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1001100100001001
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R3C122:PLC2
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W3_H06E0303
arc: H00L0000 V02S0001
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0501
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 W1_H02E0701
arc: V00B0100 V02S0101
arc: V00T0100 W1_H02E0101
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 S3_V06N0003
arc: A7 H02E0701
arc: B7 V01S0000
arc: C1 N1_V01S0100
arc: C3 H00L0000
arc: C5 N1_V02S0001
arc: C6 V00B0100
arc: C7 E1_H01E0101
arc: CLK1 G_HPBX0000
arc: D1 H00R0000
arc: D3 H00R0000
arc: D5 H00R0100
arc: D6 H00R0100
arc: D7 V00B0000
arc: E1_H01E0101 Q5
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q3
arc: LSR0 W1_H02E0501
arc: LSR1 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q6
arc: N1_V02N0101 Q1
arc: N1_V02N0301 Q3
arc: V00B0000 Q6
arc: V01S0000 Q1
arc: V01S0100 Q5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000011110000
word: SLICED.K0.INIT 0000000011110000
word: SLICED.K1.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R3C123:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 V02S0001
arc: H00R0000 H02E0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: S1_V02S0101 W1_H02E0101
arc: V00B0000 H02E0401
arc: V00B0100 V02S0101
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H01W0000
arc: A1 E1_H01E0001
arc: B1 H00R0100
arc: C0 N1_V01S0100
arc: C1 N1_V01N0001
arc: C3 H00L0000
arc: C5 V00B0100
arc: C7 V00T0100
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 V01S0100
arc: D3 H00R0000
arc: D5 V00B0000
arc: D7 V00B0000
arc: E1_H01E0001 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q5
arc: LSR0 H02W0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q3
arc: N1_V02N0701 Q5
arc: V01S0000 Q7
arc: V01S0100 Q0
arc: W1_H02W0101 F1
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000011110000
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0000000000000001
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R3C124:PLC2
arc: H00R0100 H02E0501
arc: S1_V02S0501 H02E0501
arc: S3_V06S0103 H06E0103
arc: V00B0000 H02E0401
arc: V00T0000 S1_V02N0601
arc: W1_H02W0501 W3_H06E0303
arc: CE0 V02N0201
arc: CE1 H00R0100
arc: CE2 V02N0601
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: H01W0000 Q2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: M2 N1_V01N0001
arc: M4 V00T0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q4
arc: W1_H02W0401 Q6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C82:PLC2
arc: E1_H02E0201 V06N0103

.tile R3C83:PLC2
arc: A7 E1_H02W0701
arc: B6 V00B0100
arc: B7 V02S0501
arc: C6 H02W0601
arc: C7 H02W0401
arc: D6 H02W0001
arc: D7 H02E0201
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0601 F6
arc: S1_V02S0701 F7
arc: V00B0100 F7
word: SLICED.K0.INIT 0000111100000011
word: SLICED.K1.INIT 1111111111001010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1

.tile R3C84:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V06N0303
arc: N1_V02N0501 E3_H06W0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 V06N0303

.tile R3C85:PLC2
arc: E1_H02E0401 V02N0401
arc: S1_V02S0101 V01N0101
arc: W1_H02W0701 E1_H01W0100
arc: A5 E1_H01W0000
arc: B4 V00B0100
arc: B5 S1_V02N0501
arc: C4 H02E0601
arc: C5 H02E0401
arc: D4 H02E0001
arc: D5 H02W0201
arc: E3_H06E0203 F4
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: V00B0100 F5
word: SLICEC.K0.INIT 0000000011000000
word: SLICEC.K1.INIT 1111111110101100
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1

.tile R3C86:PLC2
arc: E1_H02E0501 V06N0303
arc: H00R0000 H02W0601
arc: S1_V02S0401 H02W0401
arc: V00B0000 S1_V02N0001
arc: V00T0100 V02N0501
arc: W1_H02W0201 E1_H02W0201
arc: A3 V00T0000
arc: A7 E1_H01W0000
arc: B2 F3
arc: B3 E1_H01W0100
arc: B6 V00B0100
arc: B7 E1_H02W0101
arc: C2 V02S0401
arc: C3 V02N0401
arc: C6 H02W0401
arc: C7 H02E0401
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CLK1 G_HPBX0000
arc: D2 S1_V02N0001
arc: D3 S1_V02N0201
arc: D6 V00B0000
arc: D7 E1_H02W0201
arc: E1_H02E0001 F2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q4
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 E1_H02W0601
arc: M4 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: V00B0100 F7
arc: V00T0000 Q0
arc: V01S0000 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000011000000
word: SLICED.K1.INIT 1111111110101100
word: SLICEB.K0.INIT 1111000000110000
word: SLICEB.K1.INIT 1111111111001010
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1

.tile R3C87:PLC2
arc: E1_H02E0501 V06N0303
arc: H00L0000 V02N0001
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02W0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 V01N0101
arc: V00B0000 H02W0401
arc: V00B0100 H02E0501
arc: V00T0100 E1_H02W0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 S1_V02N0601
arc: A5 V00T0000
arc: B4 V02S0701
arc: B5 H00L0000
arc: C3 N1_V01N0001
arc: C4 V00T0100
arc: C5 V02N0201
arc: CE0 H00R0000
arc: CE3 S1_V02N0601
arc: CLK1 G_HPBX0000
arc: D3 H02W0001
arc: D4 H02W0001
arc: D5 H00R0100
arc: E1_H01E0101 Q6
arc: E1_H02E0301 F3
arc: E1_H02E0601 F4
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q6
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 0000111100000011
word: SLICEC.K1.INIT 1111111111001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1

.tile R3C88:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 V02N0701
arc: H00L0000 V02N0001
arc: H00R0000 V02N0401
arc: H00R0100 S1_V02N0701
arc: S1_V02S0101 E1_H02W0101
arc: V00B0100 H02E0501
arc: V00T0000 V02N0601
arc: V00T0100 H02W0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V06N0203
arc: C0 H02E0601
arc: C1 H02E0601
arc: CE1 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 E1_H02W0201
arc: D3 V00B0100
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 V00T0000
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H00R0100
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
arc: S3_V06S0003 Q3
arc: V01S0100 F3
word: SLICEA.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C89:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0601 W1_H02E0301
arc: H00R0000 V02N0601
arc: H00R0100 V02N0701
arc: N1_V02N0201 E1_H02W0201
arc: S1_V02S0001 H02E0001
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 S3_V06N0203
arc: V00B0100 V02S0301
arc: W1_H02W0301 V02S0301
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: CE1 H02E0101
arc: CLK1 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 V02N0201
arc: D3 H00R0000
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 H02E0501
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H02E0201
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: S3_V06S0003 Q3
arc: V01S0100 F3
word: SLICEA.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C90:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 W1_H02E0001
arc: H00R0000 V02N0601
arc: H00R0100 H02W0701
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0203 H01E0001
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02S0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V06N0303
arc: A0 E1_H01E0001
arc: A2 V00B0000
arc: B0 V02N0101
arc: B2 V02N0101
arc: C0 W1_H02E0401
arc: C2 H00L0000
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D2 V02N0001
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F0
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M2 V00T0100
arc: M4 V00T0000
arc: M6 H02W0401
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V00B0000 Q6
arc: V01S0100 Q4
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111111011110010
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111111011110010
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R3C91:PLC2
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: H00L0100 E1_H02W0101
arc: H00R0100 E1_H02W0701
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0301 V01N0101
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 V02S0001
arc: V00B0100 V02S0301
arc: V00T0000 V02N0401
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 E1_H02W0701
arc: A0 H00R0000
arc: B0 S1_V02N0301
arc: C0 H00L0100
arc: CE1 H00R0100
arc: CE2 V02N0601
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 H02W0001
arc: E1_H01E0101 Q6
arc: E1_H02E0001 F0
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 H02E0601
arc: M2 V00B0100
arc: M4 V00B0000
arc: M6 H02W0401
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0401 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111111011110010
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R3C92:PLC2
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 H01E0101
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 V06N0003
arc: E3_H06E0103 N1_V01S0100
arc: H00R0000 V02N0401
arc: H00R0100 H02W0701
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 E3_H06W0003
arc: V00B0000 H02W0401
arc: V00B0100 V02S0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02W0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 S3_V06N0203
arc: A1 H02E0501
arc: A5 H02E0501
arc: A6 F7
arc: A7 E1_H01W0000
arc: B0 F1
arc: B1 W1_H02E0301
arc: B4 V02S0701
arc: B5 E1_H02W0301
arc: B6 V00B0100
arc: B7 V02N0501
arc: C0 N1_V01N0001
arc: C1 V02S0601
arc: C4 V00B0100
arc: C5 H02W0601
arc: C6 V00T0000
arc: C7 E1_H02W0601
arc: CE1 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 V02S0201
arc: D1 H00R0000
arc: D4 V00B0000
arc: D5 V02N0401
arc: D6 V00B0000
arc: D7 V02N0401
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 E1_H02W0501
arc: M2 V00T0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F5
arc: S3_V06S0303 F6
arc: V01S0000 F4
arc: V01S0100 F4
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111000010110000
word: SLICED.K1.INIT 0000000000110101
word: SLICEA.K0.INIT 0011001111110000
word: SLICEA.K1.INIT 1111111110101100
word: SLICEC.K0.INIT 0000000011000000
word: SLICEC.K1.INIT 1111111111001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1

.tile R3C93:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 H01E0001
arc: H00L0100 V02S0101
arc: H00R0000 V02N0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 N1_V01S0000
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 W1_H02E0401
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02W0201
arc: V00T0100 E1_H02W0101
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 S1_V02N0701
arc: A1 E1_H01E0001
arc: A4 V00T0000
arc: B0 F1
arc: B1 H02E0301
arc: B4 V02S0701
arc: C0 V02N0601
arc: C1 V02S0601
arc: C4 V02N0201
arc: CE1 H00L0100
arc: CE3 S1_V02N0601
arc: CLK1 G_HPBX0000
arc: D0 H02W0001
arc: D1 H00R0000
arc: D4 H00R0100
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q2
arc: E1_H02E0401 F4
arc: E3_H06E0003 F0
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 Q2
arc: LSR0 H02W0501
arc: LSR1 V00B0000
arc: M2 V00T0100
arc: M4 V00B0100
arc: M6 H02W0401
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111000000110000
word: SLICEA.K1.INIT 1111111110101100
word: SLICEC.K0.INIT 1111111010111010
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R3C94:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V06N0203
arc: E3_H06E0103 W3_H06E0003
arc: H00L0100 V02N0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0601 H02E0601
arc: S1_V02S0201 H02W0201
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E1_H01W0100
arc: V00B0000 H02E0601
arc: V00B0100 V02N0301
arc: V00T0100 V02N0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: C0 V02S0401
arc: CE1 H00L0100
arc: CLK1 G_HPBX0000
arc: D0 H02E0001
arc: D1 V02S0201
arc: D2 V00B0100
arc: D3 V02N0201
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q3
arc: LSR1 V00T0100
arc: M0 H02E0601
arc: M1 H00R0100
arc: M2 H02E0601
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
arc: S1_V02S0301 F3
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C95:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 W3_H06E0003
arc: H00R0000 H02E0601
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H06W0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0401 W1_H02E0401
arc: V00B0000 H02W0401
arc: V00B0100 E1_H02W0701
arc: V00T0100 S1_V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0501 S1_V02N0501
arc: C0 E1_H02W0401
arc: CE1 W1_H02E0101
arc: CLK1 G_HPBX0000
arc: D0 H02W0201
arc: D1 W1_H02E0201
arc: D2 V00B0100
arc: D3 V00T0100
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F3
arc: LSR0 E1_H02W0501
arc: M0 V00B0000
arc: M1 H02W0001
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 H02W0401
arc: M5 H02W0001
arc: M6 H02W0401
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C96:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 V02S0201
arc: H00L0100 H02W0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02W0601
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 V02S0201
arc: V00T0000 H02E0001
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 S1_V02N0501
arc: B1 V00B0000
arc: B6 V02N0701
arc: B7 V02N0701
arc: C0 H00L0000
arc: C1 H00L0100
arc: C6 V00T0100
arc: C7 V00T0100
arc: CE0 W1_H02E0101
arc: CE2 H02W0101
arc: CLK1 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 V02N0201
arc: D6 W1_H02E0201
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F6 F5D_SLICE
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 H02W0601
arc: M1 H00R0000
arc: M2 H02W0601
arc: M4 V00T0000
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: S3_V06S0103 Q1
arc: V01S0000 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111000011110011
word: SLICED.K1.INIT 1111000011110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1

.tile R3C97:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02W0201
arc: H00L0100 H02E0101
arc: H00R0000 H02E0401
arc: H00R0100 H02W0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0401 S3_V06N0203
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02E0601
arc: V00B0100 H02E0501
arc: V00T0000 V02N0401
arc: V00T0100 V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 V06N0203
arc: A5 H02E0701
arc: A6 W1_H02E0701
arc: B1 V00B0000
arc: B5 H00L0000
arc: B6 H02E0301
arc: C0 H02E0601
arc: C1 H00L0100
arc: C5 V00B0100
arc: C6 V00T0000
arc: CE0 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 V01S0100
arc: D1 W1_H02E0201
arc: D5 H02W0001
arc: D6 V02N0601
arc: E1_H01E0001 F6
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q1
arc: LSR0 E1_H02W0301
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: S3_V06S0103 F1
arc: V01S0100 F5
arc: W1_H02W0701 F5
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000001100000010
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111011110010
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C98:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02S0601
arc: E3_H06E0103 W3_H06E0003
arc: H00L0100 H02E0101
arc: H00R0000 V02N0401
arc: H00R0100 H02E0501
arc: S1_V02S0101 V01N0101
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 H02E0601
arc: V00B0100 S1_V02N0101
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02E0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0303 V01N0101
arc: C0 H00L0100
arc: CE1 V02N0201
arc: CLK1 G_HPBX0000
arc: D0 H02E0201
arc: D1 V00T0100
arc: D2 V00B0100
arc: D3 H02E0001
arc: E1_H01E0101 F3
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 E1_H02W0501
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: M3 H00R0100
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 V00T0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C99:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0501 V06N0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02S0001
arc: H00L0100 H02E0101
arc: H00R0000 V02N0401
arc: H00R0100 W1_H02E0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 H02E0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0201
arc: V00B0100 H02E0501
arc: V00T0000 H02E0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: C0 H02E0601
arc: CE1 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 H02E0201
arc: D1 V00B0100
arc: D2 H02W0201
arc: D3 H00R0000
arc: E1_H02E0301 F3
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 H02W0501
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 H00L0100
arc: M6 V00T0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R40C4:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R4C100:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0001
arc: H00R0000 H02E0601
arc: H00R0100 E1_H02W0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0201
arc: V00B0100 V02N0301
arc: V00T0000 H02E0201
arc: V00T0100 H02E0101
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0203 E3_H06W0203
arc: A4 N1_V01N0101
arc: B1 V00T0000
arc: B4 V00B0100
arc: C0 E1_H02W0601
arc: C1 V02S0401
arc: C4 H02E0601
arc: CE0 H00R0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 H01E0101
arc: D4 S1_V02N0401
arc: E1_H01E0001 Q6
arc: E1_H02E0301 Q1
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M4 E1_H02W0401
arc: M6 W1_H02E0401
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q6
arc: V01S0000 F4
arc: W3_H06W0103 Q1
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1100000011110011
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111111011110010
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R4C101:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0401 V02S0401
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 V02N0001
arc: H00R0000 V02N0401
arc: H00R0100 V02S0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0301 W1_H02E0301
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02E0601
arc: V00B0000 W1_H02E0401
arc: V00T0100 V02N0501
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: A1 H01E0001
arc: B1 H00R0100
arc: B5 F1
arc: C0 H00L0100
arc: C1 H00L0000
arc: C5 H02W0401
arc: CE1 V02N0201
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 H02W0201
arc: D5 W1_H02E0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: H00L0100 F1
arc: H01W0100 F5
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 V00B0000
arc: M6 V00T0100
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F0
arc: V01S0100 Q2
arc: W3_H06W0303 Q6
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000011110011
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 1111111110101100
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R4C102:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0601
arc: H00L0100 N1_V02S0101
arc: H00R0100 V02N0501
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 W3_H06E0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 N1_V02S0101
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0203 S3_V06N0203
arc: B0 W1_H02E0101
arc: B2 W1_H02E0101
arc: C0 H00L0100
arc: C1 H02E0401
arc: C2 H00L0100
arc: C3 H02E0401
arc: CE1 H02W0101
arc: CLK1 G_HPBX0000
arc: D0 V02N0201
arc: D1 V00B0100
arc: D2 V02N0001
arc: D3 V00B0100
arc: E1_H02E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 W1_H02E0501
arc: M0 V00T0100
arc: M1 E1_H02W0001
arc: M2 V00T0100
arc: M3 H00R0100
arc: M4 V00T0100
arc: M5 E1_H02W0001
arc: M6 V00T0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: S3_V06S0003 Q3
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 1111111100000011
word: SLICEA.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000001111111111
word: SLICEB.K1.INIT 0000000000001111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R4C103:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 E1_H02W0201
arc: H00L0100 V02S0301
arc: H00R0000 H02W0601
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H06E0303
arc: S3_V06S0103 N1_V02S0101
arc: V00T0100 H02W0301
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: C0 H02E0401
arc: C1 H02E0401
arc: CE1 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 S1_V02N0201
arc: D3 V02N0001
arc: E1_H02E0301 F3
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
arc: S3_V06S0003 Q3
word: SLICEA.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R4C104:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00R0100 H02W0501
arc: N1_V02N0601 H02W0601
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02N0101
arc: V00T0100 S1_V02N0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 N1_V02S0601
arc: B5 H00R0000
arc: C5 V00T0000
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: D5 H00R0100
arc: E1_H01E0001 Q2
arc: F5 F5_SLICE
arc: H00R0000 Q6
arc: LSR0 V00B0000
arc: LSR1 E1_H02W0501
arc: M0 E1_H02W0601
arc: M2 V00B0100
arc: M6 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F5
arc: V00T0000 Q0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0011001100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1

.tile R4C105:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 V02S0201
arc: H00R0100 V02S0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 H06E0003
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H02E0601
arc: V00B0000 H02E0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0701
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V06N0303
arc: B7 V01S0000
arc: C7 H01E0001
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE2 H00L0000
arc: CLK1 G_HPBX0000
arc: D6 V01N0001
arc: D7 H00R0100
arc: E1_H02E0001 Q2
arc: E1_H02E0401 Q4
arc: E3_H06E0303 F6
arc: F6 F5D_SLICE
arc: LSR0 V00B0000
arc: LSR1 H02W0501
arc: M0 E1_H02W0601
arc: M2 V00T0000
arc: M4 V00B0100
arc: M6 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: V01S0000 Q0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 0011001100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1

.tile R4C106:PLC2
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 H02E0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0401 N1_V01S0000
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0100 H02E0501
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02W0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V02S0601
arc: W3_H06W0203 S3_V06N0203
arc: B3 H00L0000
arc: B7 V00B0000
arc: C3 H02E0401
arc: C7 H02W0401
arc: CE0 H02E0101
arc: CE2 H02E0101
arc: CLK1 G_HPBX0000
arc: D3 V00B0100
arc: D7 H00R0100
arc: E1_H01E0001 F3
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0100
arc: M4 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F7
arc: V00B0000 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0011001100001111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0011001100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1

.tile R4C107:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0501 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0001
arc: H00R0000 V02S0601
arc: N1_V02N0301 H02W0301
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 S1_V02N0601
arc: B1 V00T0000
arc: C1 H00L0000
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: D1 H00R0000
arc: E1_H02E0101 F1
arc: E1_H02E0601 Q6
arc: F1 F1_SLICE
arc: LSR0 H02W0301
arc: LSR1 H02E0501
arc: M2 V00T0100
arc: M4 V00B0100
arc: M6 V00B0000
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V00T0000 Q2
arc: W1_H02W0401 Q4
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0011001100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1

.tile R4C108:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 H02W0201
arc: H01W0100 W3_H06E0303
arc: N1_V02N0301 S3_V06N0003
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0101
arc: V00T0100 V02S0701
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 W3_H06E0003
arc: B5 V01S0000
arc: B7 V00T0000
arc: C5 H02W0401
arc: C7 H02E0601
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CLK1 G_HPBX0000
arc: D4 H00R0100
arc: D5 V02N0601
arc: D7 V02S0601
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR0 E1_H02W0301
arc: LSR1 H02E0501
arc: M0 V00B0000
arc: M2 V00B0100
arc: M4 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V02N0401 F4
arc: V00T0000 Q0
arc: V01S0000 Q2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000111100110011
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 0000111100110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.A1MUX 1

.tile R4C109:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0201
arc: H00R0000 V02S0601
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02N0101
arc: V00T0000 N1_V02S0601
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 V02N0401
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: B1 H01W0100
arc: C1 N1_V01N0001
arc: CE1 V02S0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 W1_H02E0201
arc: D1 H00R0000
arc: F0 F5A_SLICE
arc: H01W0100 Q6
arc: LSR0 H02E0501
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: M2 V00B0100
arc: M4 H02E0401
arc: M6 V00T0000
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V02N0201 F0
arc: V01S0000 Q2
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 0011001100001111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.A1MUX 1

.tile R4C10:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R4C110:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02E0601
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 E1_H01W0000
arc: S1_V02S0101 V01N0101
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0203 H01E0001
arc: V00B0000 H02E0401
arc: V00B0100 V02N0101
arc: V00T0000 V02S0401
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 E1_H02W0301
arc: B1 H01W0100
arc: B7 S1_V02N0501
arc: C1 N1_V01N0001
arc: C7 H02E0601
arc: CE1 V02S0201
arc: CE2 V02S0601
arc: CLK1 G_HPBX0000
arc: D0 V02N0201
arc: D1 H00R0000
arc: D6 V00B0000
arc: D7 E1_H02W0001
arc: F0 F5A_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q2
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00T0000
arc: M2 E1_H02W0601
arc: M4 V00B0100
arc: M6 H02W0401
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q4
arc: N1_V02N0001 F0
arc: N1_V02N0601 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 0011001100001111
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 0000001111110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1

.tile R4C111:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 V02S0201
arc: H00R0000 V02S0601
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H02E0401
arc: V00B0100 H02W0501
arc: V00T0000 V02S0401
arc: V00T0100 H02E0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 W3_H06E0303
arc: B1 V00B0000
arc: B3 H01W0100
arc: C1 V02S0601
arc: C3 E1_H01W0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 E1_H02W0201
arc: D2 S1_V02N0001
arc: D3 H00R0000
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 F2
arc: H01W0100 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00T0000
arc: M2 V00T0000
arc: M4 H02W0401
arc: M6 E1_H02W0401
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V00B0000 Q6
arc: W1_H02W0201 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 0000111100110011
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 0000001111110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.A1MUX 1

.tile R4C112:PLC2
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 H06W0203
arc: V00B0000 H02E0601
arc: V00B0100 V02N0101
arc: V00T0100 V02S0501
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V02N0601
arc: B5 V01S0000
arc: C5 E1_H01E0101
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D5 V00B0000
arc: E1_H01E0101 Q6
arc: F5 F5_SLICE
arc: H01W0000 Q2
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 W1_H02E0601
arc: M2 V00B0100
arc: M6 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: V01S0000 Q0
arc: W1_H02W0501 F5
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0011001100001111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1

.tile R4C113:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 V02S0401
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 N1_V01S0000
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 V02N0101
arc: V00T0000 V02S0401
arc: V00T0100 V02S0701
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: B2 H00L0000
arc: B3 H00R0000
arc: B6 V00T0000
arc: B7 V00T0000
arc: C2 V02S0401
arc: C3 H00L0000
arc: C6 V02S0201
arc: C7 V02S0201
arc: CE0 H02W0101
arc: CE2 H02W0101
arc: CLK1 G_HPBX0000
arc: D2 V00T0100
arc: D3 V00T0100
arc: D6 H00L0100
arc: D7 H00L0100
arc: E1_H02E0401 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 H02W0601
arc: M4 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: S1_V02S0101 F3
arc: S1_V02S0201 F2
arc: S1_V02S0501 F7
arc: V01S0000 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0011000000000000
word: SLICED.K1.INIT 0000001100000000
word: SLICEB.K0.INIT 0011000000000000
word: SLICEB.K1.INIT 0011000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1

.tile R4C114:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02E0401
arc: N1_V02N0501 W3_H06E0303
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0203 H06E0203
arc: V00T0000 N1_V02S0601
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V02S0601
arc: CE1 V02S0201
arc: CE2 H02E0101
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 Q2
arc: E1_H02E0601 Q6
arc: M2 V00T0000
arc: M4 V00T0000
arc: M6 V00T0000
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: V01S0000 Q4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R4C115:PLC2
arc: E1_H02E0401 E3_H06W0203
arc: E3_H06E0003 W3_H06E0003
arc: H00R0000 V02S0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 E1_H02W0401
arc: C7 H01E0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H02W0101
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: D7 V00B0000
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q0
arc: E1_H02E0701 F7
arc: E3_H06E0203 F7
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR0 H02E0301
arc: LSR1 H02E0501
arc: M0 H02W0601
arc: M2 V00B0100
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: S3_V06S0203 F7
arc: V00B0100 Q7
arc: V01S0000 F7
arc: W3_H06W0203 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R4C116:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 H02E0201
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 H02W0501
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 W3_H06E0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02E0701
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02N0701
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0601 H01E0001
arc: A1 V01N0101
arc: A2 V01N0101
arc: B1 V00B0000
arc: B2 H00L0000
arc: C1 H02E0401
arc: C2 H02E0401
arc: CE2 V02N0601
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: E1_H01E0101 F1
arc: E1_H02E0601 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00T0100
arc: M1 H02E0001
arc: M2 V00T0100
arc: M4 V00B0100
arc: M6 N1_V01N0101
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1001000010011001
word: SLICEB.K0.INIT 1001000010011001
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R4C117:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 E1_H01W0000
arc: H00L0000 S1_V02N0201
arc: H00R0000 V02N0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0401 H06W0203
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H02W0401
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 H06E0303
arc: V00B0100 V02S0101
arc: V00T0100 S1_V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 S3_V06N0203
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 V02N0601
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: E3_H06E0203 Q4
arc: H01W0000 Q0
arc: LSR0 H02E0301
arc: LSR1 H02E0501
arc: M0 V00B0000
arc: M2 V00T0100
arc: M4 V00T0000
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V00B0000 Q6
arc: V00T0000 Q2
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R4C118:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W1_H02E0001
arc: H00R0100 S1_V02N0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 V01N0101
arc: S1_V02S0401 H06W0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 H06E0203
arc: V00B0000 H02W0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: A0 V02N0501
arc: A1 V02N0701
arc: A6 S1_V02N0301
arc: A7 S1_V02N0301
arc: B0 H00R0100
arc: B1 H00R0100
arc: B6 S1_V02N0501
arc: B7 S1_V02N0701
arc: C0 V02N0401
arc: C1 V02N0401
arc: C6 V02N0001
arc: C7 V02N0001
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D6 E1_H02W0201
arc: D7 E1_H02W0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 V00B0000
arc: M1 H02E0001
arc: M2 V00B0000
arc: M3 W1_H02E0201
arc: M4 H02W0401
arc: M5 H02E0001
arc: M6 H02W0401
word: SLICEA.K0.INIT 0000000000100011
word: SLICEA.K1.INIT 0000000010001100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000100011
word: SLICED.K1.INIT 0000000010001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R4C119:PLC2
arc: H00L0000 V02N0001
arc: H00L0100 E1_H02W0101
arc: H00R0000 H02W0401
arc: S1_V02S0101 V01N0101
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02W0701
arc: V00T0000 H02E0001
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0401 H01E0001
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A3 H02E0501
arc: A5 V00T0100
arc: A7 H02W0501
arc: B0 V02N0301
arc: B1 H02E0101
arc: B3 V02N0101
arc: B5 E1_H02W0301
arc: B7 V00B0000
arc: C0 H00L0000
arc: C1 H00L0100
arc: C3 H00L0000
arc: C5 H02W0601
arc: C7 H02E0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 V02N0201
arc: D1 E1_H02W0001
arc: D3 V02N0201
arc: D5 W1_H02E0201
arc: D7 V02N0401
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q3
arc: LSR0 V00T0000
arc: LSR1 V00B0100
arc: M4 H02E0401
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q3
arc: V00T0100 F1
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1110110010100000
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1010010100100001
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1010010100100001
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1

.tile R4C120:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 V02N0001
arc: H00R0000 V02N0401
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 S3_V06N0003
arc: V00B0100 V02N0101
arc: V00T0100 V02N0501
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 E1_H01W0000
arc: A1 E1_H01E0001
arc: A3 H00L0100
arc: A5 Q5
arc: A6 N1_V01N0101
arc: B1 V01N0001
arc: B3 V02N0301
arc: B5 S1_V02N0701
arc: B6 V00B0100
arc: C1 H00L0000
arc: C3 H00L0000
arc: C5 V02N0001
arc: C6 V02N0001
arc: C7 E1_H01E0101
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: D1 V00T0100
arc: D3 V00T0100
arc: D5 V02N0601
arc: D6 V02N0601
arc: D7 V02S0401
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q6
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q1
arc: LSR0 E1_H02W0501
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: S1_V02S0101 Q3
arc: S1_V02S0301 Q3
arc: S1_V02S0401 Q6
arc: S1_V02S0501 Q5
arc: V01S0000 Q1
arc: V01S0100 F7
arc: W1_H02W0501 Q5
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1110110010100000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1110110010100000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1110110010100000
word: SLICED.K0.INIT 1110110010100000
word: SLICED.K1.INIT 0000111111110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R4C121:PLC2
arc: E1_H02E0301 V01N0101
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 V02N0001
arc: H00R0000 V02N0401
arc: H00R0100 V02N0701
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 H02E0601
arc: V00B0100 V02N0101
arc: V00T0000 H02E0201
arc: V00T0100 H02W0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E1_H01W0000
arc: A1 E1_H01E0001
arc: A3 H00L0100
arc: A5 Q5
arc: A7 Q7
arc: B1 H00R0100
arc: B3 V01N0001
arc: B5 V02N0501
arc: B7 V00B0100
arc: C1 H00L0000
arc: C3 H00L0000
arc: C5 V02N0001
arc: C7 V02N0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: D1 V00T0100
arc: D3 V00T0100
arc: D5 V00B0000
arc: D7 V00B0000
arc: E1_H01E0001 Q1
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q5
arc: LSR0 H02E0301
arc: LSR1 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q3
arc: N1_V02N0301 Q1
arc: S1_V02S0701 Q7
arc: V01S0000 Q1
arc: W3_H06W0203 Q7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1110110010100000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1110110010100000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1110110010100000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1110110010100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R4C122:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 W1_H02E0401
arc: H00L0100 V02N0101
arc: H00R0000 H02W0401
arc: H00R0100 V02N0701
arc: N1_V02N0301 N1_V01S0100
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 V01N0001
arc: V00B0000 H02W0401
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02N0401
arc: V00T0100 V02N0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0501 W3_H06E0303
arc: A1 E1_H01E0001
arc: A2 E1_H01E0001
arc: A4 V02N0301
arc: A5 V02N0301
arc: A7 Q7
arc: B1 V02N0301
arc: B2 V02N0301
arc: B4 H02E0301
arc: B5 V00B0100
arc: B7 V00T0000
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C4 V02N0001
arc: C5 V02N0201
arc: C7 V02N0001
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D4 H00L0100
arc: D5 V00B0000
arc: D7 H00L0100
arc: E1_H01E0001 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: H01W0100 Q7
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V01S0100 Q4
arc: W1_H02W0301 F1
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1110110010100000
word: SLICEC.K0.INIT 1110110010100000
word: SLICEC.K1.INIT 1010001011110011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1010111100100011
word: SLICEB.K0.INIT 1010111100100011
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R4C123:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S3_V06N0103
arc: H00R0100 V02N0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 N1_V01S0100
arc: S1_V02S0201 H06E0103
arc: V00B0000 V02N0001
arc: V00B0100 W1_H02E0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0401 W3_H06E0203
arc: CE0 V02N0201
arc: CE1 S1_V02N0201
arc: CE2 H00R0100
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q6
arc: H01W0000 Q4
arc: LSR0 H02W0301
arc: LSR1 H02E0301
arc: M0 V00T0000
arc: M2 V00B0100
arc: M4 E1_H01E0101
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: V00T0000 Q2
arc: W1_H02W0001 Q0
arc: W1_H02W0601 Q4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R4C124:PLC2
arc: H00L0000 H02E0201
arc: H00R0100 V02S0501
arc: N1_V02N0201 H02E0201
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0203 H06E0203
arc: V00T0100 V02N0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 W3_H06E0003
arc: CE0 H00R0100
arc: CE1 H02E0101
arc: CE2 H00R0100
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0501
arc: M0 V00T0000
arc: M2 V00T0100
arc: M4 V00B0000
arc: M6 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: V00B0000 Q6
arc: V00T0000 Q2
arc: W3_H06W0003 Q0
arc: W3_H06W0203 Q4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R4C16:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R4C22:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R4C28:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R4C2:PLC2
arc: W1_H02W0201 S1_V02N0201

.tile R4C34:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R4C40:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R4C46:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R4C4:PLC2
arc: E3_H06E0203 S3_V06N0203

.tile R4C52:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R4C58:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R4C64:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R4C70:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R4C76:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R4C82:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: S1_V02S0401 W3_H06E0203

.tile R4C83:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 S1_V02N0401
arc: S1_V02S0401 H06W0203

.tile R4C84:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0701 E1_H01W0100
arc: H00L0100 H02W0301
arc: H00R0100 S1_V02N0501
arc: S1_V02S0301 H06W0003
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0101
arc: V00T0100 S1_V02N0501
arc: A5 E1_H01W0000
arc: A6 F7
arc: B3 H02E0101
arc: B4 V01S0000
arc: B5 V02N0501
arc: B6 F3
arc: B7 V00T0000
arc: C3 N1_V02S0401
arc: C4 V00T0100
arc: C5 S1_V02N0201
arc: C6 V01N0101
arc: C7 H02E0401
arc: CE0 H00L0100
arc: CLK1 G_HPBX0000
arc: D3 H02E0001
arc: D4 V00B0000
arc: D5 H02E0001
arc: D6 H00R0100
arc: D7 W1_H02E0201
arc: E1_H01E0001 F4
arc: E3_H06E0303 F6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0301
arc: M0 V00B0100
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR0
arc: V00T0000 Q0
arc: V01S0000 F5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000110000
word: SLICED.K0.INIT 1110111011110000
word: SLICED.K1.INIT 0000000000000011
word: SLICEC.K0.INIT 1111000000110000
word: SLICEC.K1.INIT 1111111110101100
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1

.tile R4C85:PLC2
arc: H00L0100 V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0201 H01E0001
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 E3_H06W0303
arc: V00B0100 S1_V02N0101
arc: V00T0100 S1_V02N0501
arc: W1_H02W0301 V02N0301
arc: A1 H02E0701
arc: A3 V00B0000
arc: B0 F1
arc: B1 E1_H01W0100
arc: B2 F3
arc: B3 V02S0101
arc: C0 S1_V02N0601
arc: C1 E1_H02W0401
arc: C2 S1_V02N0601
arc: C3 E1_H02W0401
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: D0 H02E0201
arc: D1 S1_V02N0001
arc: D2 H02E0201
arc: D3 S1_V02N0001
arc: E1_H01E0001 F1
arc: E1_H02E0001 F2
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q4
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M4 V00B0100
arc: M6 V00T0100
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: V00B0000 Q4
arc: V01S0100 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000111100000011
word: SLICEA.K1.INIT 1111111111001010
word: SLICEB.K0.INIT 0000000011000000
word: SLICEB.K1.INIT 1111111110101100
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1

.tile R4C86:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0701 S3_V06N0203
arc: H00R0000 H02W0601
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H06W0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 V02N0001
arc: V00B0100 H02W0701
arc: V00T0000 V02S0401
arc: V00T0100 E1_H02W0101
arc: V01S0100 S3_V06N0303
arc: W3_H06W0203 E3_H06W0103
arc: A0 E1_H01E0001
arc: A1 H00L0000
arc: B0 V00T0000
arc: B1 E1_H01W0100
arc: C0 S1_V02N0401
arc: C1 H02W0401
arc: C7 H01E0001
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 V02N0001
arc: D1 E1_H02W0001
arc: D7 V00B0000
arc: E1_H01E0001 F1
arc: E1_H02E0601 Q4
arc: E3_H06E0003 F0
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0100 Q4
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M2 V00T0100
arc: M4 V00B0100
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000011110000
word: SLICEA.K0.INIT 1100111101001111
word: SLICEA.K1.INIT 1111111111001010
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R4C87:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 E1_H01W0100
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 S3_V06N0303
arc: H00L0100 V02N0301
arc: N1_V02N0201 S1_V02N0701
arc: S1_V02S0701 H02E0701
arc: V00B0100 H02W0701
arc: V00T0000 H02W0201
arc: W1_H02W0001 V01N0001
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 S3_V06N0003
arc: A3 V00B0000
arc: B2 F3
arc: B3 H00R0000
arc: C2 E1_H02W0601
arc: C3 S1_V02N0401
arc: CE0 H00L0100
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: D2 V02S0001
arc: D3 H02W0001
arc: E1_H02E0201 F2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00R0000 Q6
arc: H01W0100 Q6
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 H02W0601
arc: M4 V00T0000
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: V00B0000 Q4
arc: V01S0100 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000011000000
word: SLICEB.K1.INIT 1111111110101100
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1

.tile R4C88:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0201
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02N0601
arc: H00R0100 W1_H02E0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: V00B0100 N1_V02S0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 W3_H06E0203
arc: C0 H00L0000
arc: CE1 S1_V02N0201
arc: CLK1 G_HPBX0000
arc: D0 H02W0001
arc: D1 H02E0201
arc: D2 H02W0201
arc: D3 H00R0000
arc: E1_H01E0101 Q3
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 H02E0301
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: S3_V06S0003 Q3
arc: V01S0100 F3
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R4C89:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 H02E0201
arc: H00L0100 N1_V02S0301
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06W0203
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0401 H06E0203
arc: S3_V06S0103 H01E0101
arc: V00B0000 H02E0401
arc: V00B0100 H02W0501
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0303 E3_H06W0203
arc: A4 H02E0701
arc: B1 N1_V02S0301
arc: B4 H02W0101
arc: C0 H00L0100
arc: C1 V02N0601
arc: C4 V02S0001
arc: CE0 H02E0101
arc: CLK1 G_HPBX0000
arc: D0 H02E0001
arc: D1 H02W0001
arc: D4 V02N0401
arc: E1_H02E0401 F4
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: LSR0 V00B0000
arc: M0 V00T0000
arc: M1 H00L0000
arc: M2 V00T0000
arc: M4 V00B0100
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR0
arc: V01S0000 F4
arc: V01S0100 F1
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1100000011110011
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111111011110010
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R4C90:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 V02S0101
arc: H00R0000 H02W0401
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 H06W0103
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02E0701
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V02N0501
arc: C0 V02N0601
arc: C1 V02N0601
arc: CE1 H00L0100
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V02N0001
arc: D3 H02E0001
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 V00T0100
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 W1_H02E0201
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00B0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: V01S0000 F3
arc: V01S0100 Q3
word: SLICEA.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R4C91:PLC2
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02E0401
arc: H00R0100 E1_H02W0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 E1_H02W0701
arc: V00B0100 H02E0701
arc: V00T0000 V02N0401
arc: V00T0100 H02E0301
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 V02N0401
arc: W3_H06W0303 S3_V06N0303
arc: A4 H02W0701
arc: A6 V02N0101
arc: B1 V00T0000
arc: B4 H02E0101
arc: B6 V02S0701
arc: C0 V02N0401
arc: C1 V02S0601
arc: C4 E1_H02W0401
arc: C6 H02W0601
arc: CE0 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 S1_V02N0201
arc: D4 V02N0601
arc: D6 H00L0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E3_H06E0103 Q1
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: LSR1 E1_H02W0301
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M4 V00B0100
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR1
arc: S3_V06S0103 F1
arc: V01S0000 Q1
arc: W1_H02W0601 F6
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1100000011110011
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111010111010
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111111011110010
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R4C92:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 H01E0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H01W0100
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 H06E0103
arc: V00B0100 N1_V02S0301
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 V06N0203
arc: C0 N1_V01S0100
arc: CE1 H02W0101
arc: CLK1 G_HPBX0000
arc: D0 H01E0101
arc: D1 N1_V01S0000
arc: D2 V02N0201
arc: D3 H02W0001
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 E1_H02W0501
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: V01S0000 Q3
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R4C93:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 H01E0101
arc: H00L0100 V02S0101
arc: H00R0000 H02W0601
arc: H00R0100 H02E0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02S0201
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0601
arc: V00T0100 E1_H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0103 E3_H06W0003
arc: B1 H00R0100
arc: C0 H00R0100
arc: C1 N1_V02S0401
arc: CE0 H00L0100
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: D0 H02E0201
arc: D1 E1_H02W0201
arc: E1_H01E0101 F1
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 Q6
arc: LSR0 V00B0100
arc: LSR1 H02E0501
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: M4 V00T0100
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0101 Q1
arc: V01S0100 Q4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1100000011110011
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R4C94:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02E0601
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 E1_H02W0501
arc: V00T0100 H02E0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0303 E1_H02W0601
arc: A3 V00B0000
arc: A7 V00T0100
arc: B3 H02W0101
arc: B7 V02N0701
arc: C3 V02N0601
arc: C6 E1_H01E0101
arc: C7 W1_H02E0401
arc: CE0 V02S0201
arc: CE2 H00R0000
arc: CE3 H02E0101
arc: CLK1 G_HPBX0000
arc: D3 V00B0100
arc: D6 S1_V02N0601
arc: D7 H00L0100
arc: E1_H01E0101 Q7
arc: E1_H02E0601 F6
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 Q7
arc: LSR0 W1_H02E0501
arc: LSR1 H02E0501
arc: M0 H02W0601
arc: M4 H02W0401
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0601 Q4
arc: V01S0100 Q0
arc: W3_H06W0003 F3
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000001100000010
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0100110000001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R4C95:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H02E0401
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 E1_H02W0401
arc: V00B0100 H02E0701
arc: V00T0100 V02N0501
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0203 S3_V06N0203
arc: A0 W1_H02E0701
arc: A6 W1_H02E0701
arc: B0 H02W0101
arc: B6 H02W0101
arc: C0 W1_H02E0401
arc: C6 V02S0001
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 V02N0201
arc: D6 H00R0100
arc: E1_H01E0001 F0
arc: E1_H02E0201 F0
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q4
arc: LSR0 H02E0501
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M2 V00B0000
arc: M4 H02W0401
arc: M6 V00T0100
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F6
arc: S1_V02S0001 Q2
arc: V01S0100 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111111010111010
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111010111010
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R4C96:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 H02E0101
arc: H00R0000 H02E0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0701 S3_V06N0203
arc: V00B0100 V02N0301
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02W0301
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0203
arc: A3 H02E0701
arc: A7 S1_V02N0101
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B3 E1_H02W0301
arc: B7 V00B0100
arc: C0 H00R0100
arc: C1 H00R0100
arc: C3 H00R0100
arc: C6 E1_H01E0101
arc: C7 H01E0001
arc: CE2 V02N0601
arc: CE3 W1_H02E0101
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 S1_V02N0001
arc: D3 S1_V02N0001
arc: D6 H00L0100
arc: D7 V02N0401
arc: E1_H01E0101 Q7
arc: E1_H02E0201 F0
arc: E1_H02E0401 F6
arc: E3_H06E0003 F0
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 V00T0000
arc: M4 V00T0100
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0601 Q4
arc: V01S0000 F3
arc: W1_H02W0301 F3
arc: W3_H06W0003 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000001100000010
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1100010010000000
word: SLICEA.K0.INIT 1111000011110011
word: SLICEA.K1.INIT 1111000011110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1

.tile R4C97:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: H00L0100 H02E0101
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0101
arc: V00T0100 V02S0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V02N0401
arc: A7 V02N0101
arc: B1 H02E0101
arc: B7 V00B0100
arc: C0 H00L0100
arc: C1 E1_H01W0000
arc: C6 E1_H01E0101
arc: C7 W1_H02E0401
arc: CE0 V02N0201
arc: CE2 V02N0601
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 H02W0201
arc: D1 W1_H02E0001
arc: D6 E1_H02W0201
arc: D7 N1_V02S0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q7
arc: E3_H06E0203 Q7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M4 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: S1_V02S0101 Q1
arc: S3_V06S0103 Q1
arc: V01S0100 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1100010010000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R4C98:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: H00L0000 H02W0001
arc: H00L0100 H02W0301
arc: H00R0100 H02E0501
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02W0701
arc: V00B0000 H02W0601
arc: V00B0100 V02S0101
arc: V00T0000 V02N0601
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E1_H02W0101
arc: W3_H06W0003 S3_V06N0003
arc: A5 V00B0000
arc: B1 V00B0000
arc: B5 S1_V02N0701
arc: C0 H02W0601
arc: C1 V02S0601
arc: C4 E1_H01E0101
arc: C5 H02E0601
arc: CE0 H00L0000
arc: CE2 H02E0101
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 W1_H02E0001
arc: D4 H00L0100
arc: D5 W1_H02E0201
arc: E1_H01E0101 Q5
arc: E3_H06E0103 Q1
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q1
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S3_V06S0103 F1
arc: S3_V06S0203 F4
arc: V01S0100 Q6
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1000000011000100
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1100000011110011
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R4C99:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 E1_H01W0100
arc: S1_V02S0101 H01E0101
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H02E0701
arc: V00B0000 H02W0401
arc: V00B0100 H02E0701
arc: V00T0100 H02E0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: A1 E1_H02W0501
arc: A2 S1_V02N0701
arc: A5 N1_V02S0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B5 V00B0100
arc: B6 S1_V02N0701
arc: B7 S1_V02N0701
arc: C1 H02W0401
arc: C2 N1_V02S0601
arc: C4 H02E0601
arc: C5 F6
arc: C6 H02W0401
arc: C7 H02W0401
arc: CE2 W1_H02E0101
arc: CLK1 G_HPBX0000
arc: D1 S1_V02N0001
arc: D2 H02E0001
arc: D4 H02W0001
arc: D5 H00L0100
arc: D6 H02E0001
arc: D7 V02N0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: E1_H02E0101 F1
arc: E3_H06E0303 Q5
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F1
arc: H01W0000 Q5
arc: LSR0 H02W0501
arc: M2 V00B0000
arc: M6 V00T0100
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F4
arc: N1_V02N0001 F2
arc: N1_V02N0401 F6
arc: S1_V02S0201 F2
arc: S3_V06S0303 Q5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000001100000010
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 0100110000001000
word: SLICEB.K0.INIT 1111111010111010
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111000011110011
word: SLICED.K1.INIT 1111000011110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1

.tile R52C4:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R5C100:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: H00L0000 H02W0201
arc: H00R0000 V02N0601
arc: H00R0100 H02E0501
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 V01N0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H06E0203
arc: V00B0100 H02E0701
arc: V00T0000 H02W0001
arc: V00T0100 V02S0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 S3_V06N0303
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: CE1 H02W0101
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 H00R0000
arc: D3 V02S0201
arc: E1_H02E0301 Q3
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q3
arc: LSR0 V00T0100
arc: M0 V00T0000
arc: M1 H00L0000
arc: M2 V00T0000
arc: M3 H00R0100
arc: M4 V00T0000
arc: M5 H00L0000
arc: M6 V00T0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
word: SLICEA.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C101:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02S0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02W0601
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 H02W0701
arc: V00T0000 V02S0601
arc: V00T0100 H02E0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 V01N0001
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 N1_V01S0100
arc: A6 H02E0701
arc: B1 N1_V02S0301
arc: B6 S1_V02N0701
arc: C0 H00L0000
arc: C1 H00L0000
arc: C6 H02E0401
arc: CE0 V02S0201
arc: CE2 H02W0101
arc: CLK1 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 V01S0100
arc: D6 H00L0100
arc: E1_H01E0001 F6
arc: E1_H02E0301 Q1
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q4
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M4 V00T0100
arc: M6 H02W0401
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: S1_V02S0401 F6
arc: V01S0100 F6
arc: W3_H06W0103 Q1
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111010111010
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C102:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02N0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 H02W0401
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 H06W0203
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02N0601
arc: V00T0100 V02S0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0203
arc: A4 V02S0101
arc: B1 V02S0301
arc: B4 V02N0501
arc: B7 E1_H02W0301
arc: C0 H02E0401
arc: C1 H00R0100
arc: C4 V00T0000
arc: C6 E1_H01E0101
arc: C7 E1_H02W0401
arc: CE0 H02W0101
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 V01S0100
arc: D4 H00L0100
arc: D6 H02W0201
arc: D7 V00B0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q7
arc: E1_H02E0101 Q1
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M4 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0601 F4
arc: S3_V06S0303 F6
arc: V01S0000 Q7
arc: V01S0100 F4
arc: W3_H06W0103 Q1
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0000000011000000
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111111010111010
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R5C103:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H01E0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H02E0501
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: V00T0000 H02W0201
arc: V00T0100 V02S0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 S3_V06N0203
arc: CE1 H02W0101
arc: CE2 V02N0601
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M2 W1_H02E0601
arc: M4 V00T0000
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: V01S0000 Q4
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R5C104:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 V01N0001
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 H02W0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 E1_H02W0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 V01N0101
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 S1_V02N0301
arc: V00T0100 S1_V02N0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 S3_V06N0203
arc: B5 H00R0000
arc: C5 V00T0000
arc: CE0 S1_V02N0201
arc: CE1 H02W0101
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: D5 H00R0100
arc: E1_H02E0701 F5
arc: F5 F5_SLICE
arc: H00R0000 Q6
arc: LSR0 H02E0501
arc: LSR1 H02W0301
arc: M0 H02E0601
arc: M2 V00B0100
arc: M6 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: S3_V06S0003 Q0
arc: V00T0000 Q2
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0011001100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1

.tile R5C105:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 N1_V02S0101
arc: H00R0000 N1_V02S0601
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 H02E0601
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02S0601
arc: V00T0100 S1_V02N0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0203 E3_H06W0203
arc: B1 V00B0000
arc: C1 H00L0000
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: D1 H00R0000
arc: E1_H02E0601 Q4
arc: F1 F1_SLICE
arc: H00L0000 Q2
arc: LSR0 H02W0501
arc: LSR1 V00T0000
arc: M2 H02W0601
arc: M4 V00T0100
arc: M6 V00B0100
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F1
arc: V00B0000 Q6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0011001100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1

.tile R5C106:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 H02E0501
arc: N1_V02N0201 S1_V02N0701
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 H02E0401
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 V02S0201
arc: V00B0100 H02E0701
arc: V00T0000 H02W0001
arc: V00T0100 V02S0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 N1_V01S0000
arc: B5 V01S0000
arc: C5 H02E0601
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE3 W1_H02E0101
arc: CLK1 G_HPBX0000
arc: D4 E1_H01W0100
arc: D5 H00R0100
arc: E1_H02E0001 Q0
arc: E3_H06E0203 F4
arc: F4 F5C_SLICE
arc: LSR0 V00T0100
arc: LSR1 H02E0301
arc: M0 V00T0000
arc: M2 H02W0601
arc: M4 V00B0100
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: V01S0000 Q2
arc: V01S0100 Q6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 0000111100110011
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.A1MUX 1

.tile R5C107:PLC2
arc: E1_H02E0501 V02S0501
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0301
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0601 S1_V02N0601
arc: B7 V00T0000
arc: C7 E1_H01E0101
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CLK1 G_HPBX0000
arc: D7 N1_V02S0601
arc: E1_H01E0101 Q2
arc: E1_H02E0401 Q4
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR0 H02E0501
arc: LSR1 H02W0301
arc: M0 V00B0100
arc: M2 V00B0000
arc: M4 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: V00T0000 Q0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0011001100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1

.tile R5C108:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 W1_H02E0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02W0601
arc: H00R0100 N1_V02S0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H02W0601
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 V02S0001
arc: V00B0100 H02W0501
arc: V00T0100 N1_V02S0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 V02S0301
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: B3 H01W0100
arc: B7 V00T0000
arc: C3 H00L0000
arc: C7 H02E0401
arc: CE0 H00L0100
arc: CE2 H00L0100
arc: CLK1 G_HPBX0000
arc: D2 V01S0100
arc: D3 H00R0000
arc: D7 H00R0100
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: LSR0 V00B0000
arc: LSR1 H02E0501
arc: M0 E1_H02W0601
arc: M2 V00T0100
arc: M4 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V02N0201 F2
arc: V00T0000 Q0
arc: V01S0100 F7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0011001100001111
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 0011001100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1

.tile R5C109:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0201
arc: H00R0000 N1_V02S0601
arc: N1_V02N0101 H06W0103
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 E1_H02W0501
arc: V00T0100 V02S0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0103 E3_H06W0003
arc: B1 V00B0000
arc: C1 N1_V01N0001
arc: C7 V00B0100
arc: CE1 N1_V02S0201
arc: CE2 H00L0000
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D1 H00R0000
arc: D7 V02N0401
arc: E1_H01E0001 F1
arc: E3_H06E0203 F7
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 F7
arc: LSR0 H02E0501
arc: LSR1 H02W0501
arc: M2 H02E0601
arc: M4 V00T0100
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: V00B0000 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0011001100001111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R5C110:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 W1_H02E0401
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02W0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02W0401
arc: V00B0100 V02N0101
arc: V00T0000 V02N0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V02N0701
arc: B1 V02S0101
arc: C1 N1_V01N0001
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 W1_H02E0201
arc: D1 H00R0000
arc: F0 F5A_SLICE
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0000
arc: M2 V00T0000
arc: M4 V00B0100
arc: M6 V00T0100
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q4
arc: N1_V02N0001 F0
arc: V01S0100 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 0011001100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.A1MUX 1

.tile R5C111:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0201 V06S0103
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 V01N0001
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0101
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 S1_V02N0501
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02S0201
arc: V00T0000 H02E0001
arc: V00T0100 V02N0501
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 N1_V02S0601
arc: B3 H01W0100
arc: C3 N1_V01N0001
arc: C7 E1_H02W0601
arc: CE0 N1_V02S0201
arc: CE2 H00L0000
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: D3 H00R0000
arc: D7 V02N0401
arc: E1_H01E0101 F7
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q4
arc: LSR0 H02W0501
arc: LSR1 V00B0000
arc: M0 V00T0100
arc: M4 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: S3_V06S0203 F7
arc: V01S0000 F3
arc: V01S0100 Q7
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0011001100001111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R5C112:PLC2
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 H01E0101
arc: H00R0000 N1_V02S0401
arc: N1_V02N0101 H06W0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 H06E0203
arc: V00T0000 H02E0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V02S0501
arc: W3_H06W0103 V06N0103
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: H01W0000 Q6
arc: M6 V00T0000
arc: MUXCLK3 CLK1
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C113:PLC2
arc: H00L0100 V02S0101
arc: H00R0100 V02S0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 N1_V01S0000
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 H02W0701
arc: S3_V06S0303 H06E0303
arc: V00T0000 W1_H02E0201
arc: V01S0100 S3_V06N0303
arc: CE0 V02S0201
arc: CE1 H00R0100
arc: CE2 N1_V02S0601
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: H01W0000 Q2
arc: M0 V00T0000
arc: M2 V00T0000
arc: M4 V00T0000
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: W1_H02W0201 Q0
arc: W1_H02W0401 Q6
arc: W1_H02W0601 Q4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R5C114:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02W0601
arc: N1_V01N0101 S3_V06N0203
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 W3_H06E0203
arc: V00B0100 W1_H02E0501
arc: V00T0100 V02S0501
arc: W1_H02W0701 N1_V02S0701
arc: CE0 H02W0101
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: LSR0 V00T0100
arc: LSR1 E1_H02W0301
arc: M0 W1_H02E0601
arc: M2 V00T0000
arc: M4 V00B0000
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: S1_V02S0601 Q4
arc: S3_V06S0103 Q2
arc: S3_V06S0203 Q4
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q2
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R5C115:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0401 V02N0401
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02S0101
arc: H00R0100 V02S0501
arc: N1_V02N0401 W3_H06E0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N1_V02S0601
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0301
arc: V00T0100 V02S0701
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0103 V06N0103
arc: W3_H06W0303 V01N0101
arc: C3 H02E0601
arc: CE0 H00L0100
arc: CE1 H00R0100
arc: CE2 N1_V02S0601
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D3 V00T0100
arc: E1_H02E0601 Q4
arc: E3_H06E0003 F3
arc: F3 F3_SLICE
arc: H01W0000 Q3
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M4 V00T0000
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S3_V06S0003 F3
arc: V00T0000 Q0
arc: V01S0100 Q6
arc: W3_H06W0003 F3
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R5C116:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 E1_H01W0100
arc: H00R0100 H02W0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 W3_H06E0203
arc: V00B0000 H02W0401
arc: V00T0000 V02S0601
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V02S0301
arc: A1 E1_H01E0001
arc: A3 H00L0100
arc: A7 V00T0100
arc: B1 E1_H02W0101
arc: B3 H02E0101
arc: B7 V00B0000
arc: C1 N1_V01N0001
arc: C3 N1_V01N0001
arc: C7 H02E0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H02W0101
arc: CLK1 G_HPBX0000
arc: D1 V02N0001
arc: D3 V02N0001
arc: D7 V02N0601
arc: E1_H01E0001 Q1
arc: E3_H06E0003 Q3
arc: E3_H06E0203 Q4
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 Q3
arc: H01W0100 F6
arc: LSR0 W1_H02E0301
arc: LSR1 V00T0000
arc: M4 W1_H02E0401
arc: M6 H02E0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q3
arc: V00T0100 Q1
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1110110010100000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1110110010100000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1010001001010001
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1

.tile R5C117:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0601 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02E0001
arc: H00R0100 S1_V02N0701
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 W1_H02E0601
arc: V00T0000 H02E0001
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 V06N0003
arc: A1 H02E0701
arc: A3 H00L0100
arc: A4 N1_V01N0101
arc: A6 H00R0000
arc: A7 H00R0000
arc: B1 E1_H01W0100
arc: B3 E1_H02W0101
arc: B4 H02W0301
arc: B6 E1_H02W0301
arc: B7 V00B0000
arc: C1 H00L0000
arc: C3 H00L0000
arc: C4 V00T0000
arc: C5 E1_H01E0101
arc: C6 V00T0000
arc: C7 H02W0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: D1 H02E0201
arc: D3 H02E0201
arc: D4 H02E0201
arc: D5 N1_V02S0401
arc: D6 H02E0201
arc: D7 V02S0401
arc: E1_H01E0101 Q4
arc: E1_H02E0101 Q1
arc: E1_H02E0301 Q3
arc: E1_H02E0401 Q6
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q6
arc: H01W0100 Q1
arc: LSR0 H02E0501
arc: LSR1 H02E0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q4
arc: N1_V02N0101 Q3
arc: N1_V02N0301 Q3
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: W1_H02W0401 Q6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1110110010100000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1110110010100000
word: SLICED.K0.INIT 1110110010100000
word: SLICED.K1.INIT 1011101100001011
word: SLICEC.K0.INIT 1110110010100000
word: SLICEC.K1.INIT 0000111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R5C118:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02N0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 N1_V02S0701
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0100 V02N0301
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0103 S3_V06N0103
arc: A0 E1_H02W0501
arc: B2 V02N0101
arc: B3 V01N0001
arc: B4 V00B0100
arc: B5 H00R0000
arc: B6 E1_H02W0101
arc: B7 H02E0101
arc: E1_H01E0101 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: N1_V01N0101 F2
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: V01S0000 F3
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R5C119:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 W1_H02E0401
arc: H00L0000 V02N0001
arc: H00R0000 W1_H02E0601
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H02E0701
arc: V00B0000 V02S0201
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E1_H01W0100
arc: B0 V01N0001
arc: B1 V00B0000
arc: B2 S1_V02N0101
arc: B3 V02S0301
arc: B4 H00L0000
arc: B5 H00R0000
arc: B6 V02N0701
arc: B7 H02W0301
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F5
arc: N1_V01N0101 F2
arc: N1_V02N0101 F3
arc: N1_V02N0301 F1
arc: S1_V02S0401 F4
arc: V01S0000 F0
arc: V01S0100 F6
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R5C120:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0701 W3_H06E0203
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N1_V01S0100
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 H02E0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 W3_H06E0303
arc: B0 V02N0101
arc: B1 H00R0100
arc: B2 W1_H02E0301
arc: B3 H00R0000
arc: B4 H02W0301
arc: B5 H02E0301
arc: B6 V00B0100
arc: B7 N1_V01S0000
arc: E1_H01E0001 F5
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: N1_V01N0001 F7
arc: N1_V02N0101 F3
arc: V01S0000 F4
arc: V01S0100 F1
arc: W1_H02W0201 F2
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R5C121:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0001
arc: H00R0100 V02S0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02E0501
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 H02W0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0301 V01N0101
arc: B0 V02N0301
arc: B1 H02W0301
arc: B2 H00L0000
arc: B3 H00R0100
arc: B4 V00B0100
arc: B5 N1_V02S0501
arc: B6 V02S0501
arc: B7 N1_V01S0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: N1_V02N0101 F3
arc: N1_V02N0701 F7
arc: W3_H06W0103 F1
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R5C122:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: H00R0000 W1_H02E0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H01E0001
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E1_H01W0100
arc: A5 Q5
arc: A7 Q7
arc: B0 H01W0100
arc: B1 V02N0101
arc: B5 V01S0000
arc: B7 F1
arc: C5 V02S0201
arc: C7 V02S0201
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: D5 E1_H01W0100
arc: D7 E1_H01W0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q5
arc: LSR0 V00B0000
arc: LSR1 V00B0100
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0501 Q5
arc: V01S0000 F0
arc: V01S0100 Q7
arc: W3_H06W0203 Q7
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1110110010100000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1110110010100000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R5C123:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 S1_V02N0401
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0601 H02W0601
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02N0601
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0601 E1_H01W0000
arc: CE0 H00R0000
arc: CE1 V02N0201
arc: CE2 H00R0000
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q6
arc: H01W0000 Q2
arc: LSR0 V00B0000
arc: LSR1 H02W0301
arc: M0 H02E0601
arc: M2 V00T0000
arc: M4 E1_H01E0101
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V01S0000 Q4
arc: W3_H06W0003 Q0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R5C124:PLC2
arc: H00R0100 H02E0701
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: S1_V02S0301 H06E0003
arc: S3_V06S0003 H06E0003
arc: V00B0000 V02S0001
arc: V00T0000 H02E0001
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0601 W3_H06E0303
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 V02S0601
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 Q6
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 H02W0601
arc: M2 N1_V01N0001
arc: M4 V00T0000
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: W1_H02W0201 Q2
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R5C81:PLC2
arc: E1_H02E0401 S1_V02N0401

.tile R5C82:PLC2
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 S1_V02N0601
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 E3_H06W0103

.tile R5C83:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 E1_H01W0100
arc: H00R0000 W1_H02E0401
arc: S1_V02S0601 N1_V02S0601
arc: V00B0000 H02E0401
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0701
arc: C5 V00T0100
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: D5 H02W0001
arc: E1_H02E0601 Q6
arc: F5 F5_SLICE
arc: LSR1 V00B0000
arc: M6 V00T0000
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: S1_V02S0501 F5
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R5C84:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 W1_H02E0601
arc: H00R0000 H02E0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 H02E0501
arc: S1_V02S0101 S3_V06N0103
arc: V00B0000 V02N0001
arc: V00B0100 V02S0301
arc: V00T0000 V02N0601
arc: V00T0100 V02S0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: A3 E1_H01E0001
arc: A4 F5
arc: A5 V02N0301
arc: B2 F3
arc: B3 H00R0000
arc: B4 V02N0701
arc: B5 S1_V02N0501
arc: C2 H00R0100
arc: C3 V02N0401
arc: C4 E1_H02W0401
arc: C5 H02E0401
arc: CE0 H02W0101
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: D2 V02N0001
arc: D3 E1_H02W0001
arc: D4 V00B0000
arc: D5 H02E0001
arc: E1_H01E0001 Q0
arc: E3_H06E0203 F4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F5
arc: S1_V02S0201 F2
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111000010110000
word: SLICEC.K1.INIT 0000000000110101
word: SLICEB.K0.INIT 0000000011000000
word: SLICEB.K1.INIT 1111111110101100
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1

.tile R5C85:PLC2
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02S0501
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 H02W0001
arc: H00R0000 H02W0401
arc: H00R0100 H02E0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 V01N0101
arc: V00B0100 H02E0501
arc: V00T0100 V02S0501
arc: W1_H02W0101 E1_H02W0101
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: CE1 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 H02E0201
arc: D3 H01E0101
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 V00T0100
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: S3_V06S0003 F3
word: SLICEA.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C86:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 N1_V01S0100
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 S3_V06N0303
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 H02W0401
arc: V00B0000 H02E0401
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 V02N0401
arc: C0 V02S0601
arc: CE1 V02N0201
arc: CLK1 G_HPBX0000
arc: D0 V02S0001
arc: D1 V02S0201
arc: D2 E1_H02W0001
arc: D3 H02W0201
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 H02E0501
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 H02E0401
arc: M5 H00R0100
arc: M6 H02E0401
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: S3_V06S0003 F3
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C87:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V02N0401
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 H02W0201
arc: H00L0100 V02N0101
arc: H00R0000 H02W0401
arc: H00R0100 H02W0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0101 H02E0101
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H06W0303
arc: S3_V06S0003 E3_H06W0003
arc: V00B0100 H02W0501
arc: V00T0100 V02S0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V06N0203
arc: A4 N1_V02S0301
arc: A7 H00R0000
arc: B1 V02N0101
arc: B4 H02W0101
arc: B7 H02E0301
arc: C0 H00L0100
arc: C1 F4
arc: C4 V02N0201
arc: C7 V00B0100
arc: CE0 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 V01S0100
arc: D1 V02N0001
arc: D4 V02N0601
arc: D7 E1_H02W0201
arc: E1_H01E0001 F7
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: LSR0 W1_H02E0501
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: M4 V00B0100
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F4
arc: S3_V06S0103 F1
arc: V01S0000 F7
arc: V01S0100 F7
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000001100000010
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1100000011110011
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111111011110010
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R5C88:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 V02S0701
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 E1_H02W0301
arc: H00R0100 E1_H02W0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0201 V01N0001
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 H06E0003
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02S0401
arc: V00T0100 V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E3_H06W0003
arc: A5 N1_V01N0101
arc: A6 H00L0000
arc: B1 H01W0100
arc: B5 H02E0301
arc: B6 E1_H02W0101
arc: C1 H00L0100
arc: C4 V02S0001
arc: C5 H02E0401
arc: C6 V02N0001
arc: CE1 H02E0101
arc: CLK1 G_HPBX0000
arc: D1 V00B0100
arc: D4 H00R0100
arc: D5 V01N0001
arc: D6 H02W0001
arc: E1_H01E0001 F6
arc: E1_H02E0601 F4
arc: E3_H06E0103 F1
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 Q2
arc: H01W0100 F5
arc: LSR0 V00T0100
arc: M2 V00T0000
arc: M6 V00B0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q2
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000111100000011
word: SLICEC.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 1111111110101100
word: SLICED.K0.INIT 1111111011110010
word: SLICED.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C89:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0103 N1_V01S0100
arc: H00L0100 V02S0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H01E0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 H02E0701
arc: V00T0000 S1_V02N0601
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 V02N0201
arc: C0 H00L0100
arc: CE1 H02E0101
arc: CLK1 G_HPBX0000
arc: D0 N1_V01S0000
arc: D1 H02E0201
arc: D2 H02W0001
arc: D3 E1_H02W0001
arc: E1_H01E0101 F3
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 V00B0100
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: M3 H00R0100
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 V00T0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: V01S0000 Q3
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C90:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0303 H01E0101
arc: H00L0000 W1_H02E0001
arc: H00R0100 S1_V02N0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02W0401
arc: V00B0100 H02W0701
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02N0701
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 S3_V06N0303
arc: A4 V00T0000
arc: A6 H00L0000
arc: B1 V00B0000
arc: B4 V00B0100
arc: B6 V00B0100
arc: C0 S1_V02N0401
arc: C1 H02E0401
arc: C4 V01N0101
arc: C6 S1_V02N0201
arc: CE0 W1_H02E0101
arc: CLK1 G_HPBX0000
arc: D0 H02W0201
arc: D1 H02E0001
arc: D4 N1_V02S0601
arc: D6 E1_H02W0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q1
arc: E1_H02E0101 F1
arc: E1_H02E0401 F6
arc: E3_H06E0103 Q1
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q1
arc: LSR1 W1_H02E0501
arc: M0 H02E0601
arc: M1 H00R0100
arc: M2 H02E0601
arc: M4 V00T0100
arc: M6 V00T0100
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR1
arc: S1_V02S0401 F6
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1100000011110011
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111111010111010
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111010111010
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C91:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 H02W0201
arc: H00L0100 H02E0301
arc: H00R0000 V02N0601
arc: H00R0100 V02S0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 V01N0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 H01E0101
arc: V00B0100 E1_H02W0501
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V02N0701
arc: B1 H02E0301
arc: B4 V02S0701
arc: B5 H02W0101
arc: C0 H00L0100
arc: C1 V02S0401
arc: C4 H02E0601
arc: C5 H02E0601
arc: CE0 H00R0100
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 H02E0201
arc: D1 E1_H02W0201
arc: D4 V02N0401
arc: D5 W1_H02E0201
arc: E1_H01E0101 F1
arc: E1_H02E0101 Q1
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 F4
arc: LSR0 H02W0501
arc: LSR1 H02E0501
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: M4 H02W0401
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: S3_V06S0103 Q1
arc: V01S0000 F4
arc: V01S0100 Q6
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1100000011110011
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111000011110011
word: SLICEC.K1.INIT 1111000011110011
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1

.tile R5C92:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0201
arc: H00R0100 E1_H02W0701
arc: N1_V02N0201 H02E0201
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 E1_H02W0601
arc: V00B0100 V02N0101
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02N0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: B0 V02N0101
arc: B1 V02N0101
arc: B4 V00B0100
arc: B5 V00B0100
arc: C0 H02W0401
arc: C1 H02W0401
arc: C4 H02W0401
arc: C5 H02W0401
arc: CE1 S1_V02N0201
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 E1_H02W0201
arc: D4 H02W0001
arc: D5 H00R0100
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 F0
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00T0000
arc: M2 H02W0601
arc: M4 V00T0000
arc: M6 V00B0000
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q2
arc: V01S0100 Q6
arc: W1_H02W0601 F4
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111000011110011
word: SLICEA.K1.INIT 1111000011110011
word: SLICEC.K0.INIT 1111000011110011
word: SLICEC.K1.INIT 1111000011110011
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1

.tile R5C93:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 V02S0301
arc: H00R0000 V02S0601
arc: H00R0100 S1_V02N0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 H06W0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02E0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V01N0101
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: B0 H02W0101
arc: B2 H02W0101
arc: C0 V02S0601
arc: C1 E1_H01W0000
arc: C2 V02S0601
arc: C3 E1_H01W0000
arc: CE1 V02S0201
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 H00R0000
arc: D2 S1_V02N0201
arc: D3 H00R0000
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 W1_H02E0401
arc: M5 H00L0100
arc: M6 W1_H02E0401
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
arc: V01S0000 F3
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 1111111100000011
word: SLICEA.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000001111111111
word: SLICEB.K1.INIT 0000000000001111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C94:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V01N0001
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 W1_H02E0201
arc: H00R0000 S1_V02N0401
arc: H00R0100 S1_V02N0701
arc: H01W0000 W3_H06E0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V01S0100
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E3_H06W0003
arc: B0 H00R0100
arc: B1 H00R0100
arc: C0 H00L0000
arc: C1 H00L0000
arc: CE0 V02N0201
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 E1_H02W0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0100
arc: M0 H02E0601
arc: M1 H00R0000
arc: M2 H02E0601
arc: M4 E1_H02W0401
arc: M6 H02W0401
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: S1_V02S0401 Q4
arc: V01S0100 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1100110000001100
word: SLICEA.K1.INIT 0000110000001111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R5C95:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00L0000 W1_H02E0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 H01E0001
arc: V00B0000 H02W0601
arc: V00B0100 V02S0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: A0 H00L0100
arc: A3 W1_H02E0701
arc: A5 V02N0301
arc: A6 W1_H02E0701
arc: B0 V02S0301
arc: B3 V02S0301
arc: B5 H02W0301
arc: B6 V00B0100
arc: C0 H00L0000
arc: C3 H02W0601
arc: C4 E1_H01E0101
arc: C5 W1_H02E0401
arc: C6 H02E0401
arc: CE2 H02E0101
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D3 H02W0201
arc: D4 E1_H02W0201
arc: D5 H01W0000
arc: D6 H00R0100
arc: E1_H01E0101 Q5
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: LSR0 E1_H02W0501
arc: M0 H02W0601
arc: M6 V00B0000
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F0
arc: S1_V02S0401 F4
arc: V01S0000 F0
arc: W3_H06W0003 F3
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000001100000010
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 0100110000001000
word: SLICEA.K0.INIT 1111111010111010
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111010111010
word: SLICED.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C96:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 S1_V02N0201
arc: H00R0000 W1_H02E0601
arc: H00R0100 S1_V02N0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 V02S0001
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0303 E3_H06W0303
arc: B0 V00T0000
arc: B1 H00R0100
arc: B2 N1_V02S0101
arc: B3 N1_V02S0101
arc: B6 S1_V02N0701
arc: B7 S1_V02N0701
arc: C0 N1_V02S0401
arc: C1 N1_V02S0401
arc: C2 N1_V02S0401
arc: C3 H00L0000
arc: C6 S1_V02N0201
arc: C7 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CLK1 G_HPBX0000
arc: D0 H02E0201
arc: D1 V02N0201
arc: D2 H00R0000
arc: D3 V00T0100
arc: D6 V02N0401
arc: D7 V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E1_H02E0001 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F2
arc: LSR0 H02W0501
arc: M0 V00B0000
arc: M2 V00B0000
arc: M4 E1_H02W0401
arc: M6 V00B0000
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F6
arc: N3_V06N0303 F6
arc: V01S0100 Q4
arc: W1_H02W0001 F0
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111000011110011
word: SLICEA.K1.INIT 1111000011110011
word: SLICED.K0.INIT 1111000011110011
word: SLICED.K1.INIT 1111000011110011
word: SLICEB.K0.INIT 1111000011110011
word: SLICEB.K1.INIT 1111000011110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1

.tile R5C97:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 H02E0201
arc: H00R0000 V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 H01E0001
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 H02W0601
arc: V00T0000 H02E0201
arc: V00T0100 V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 V02S0501
arc: W3_H06W0003 N1_V01S0000
arc: A1 W1_H02E0701
arc: A3 V00T0000
arc: A5 V00T0000
arc: A7 H00L0000
arc: B1 H02W0101
arc: B3 H02W0301
arc: B5 H00R0000
arc: B7 H02W0301
arc: C1 V02N0601
arc: C2 H00L0100
arc: C3 W1_H02E0401
arc: C4 V00B0100
arc: C5 W1_H02E0601
arc: C6 E1_H01E0101
arc: C7 H02E0401
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 W1_H02E0101
arc: CLK1 G_HPBX0000
arc: D1 N1_V02S0201
arc: D2 E1_H02W0201
arc: D3 H01E0101
arc: D4 W1_H02E0001
arc: D5 H01W0000
arc: D6 V00B0000
arc: D7 H02E0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q7
arc: E3_H06E0003 Q3
arc: E3_H06E0203 F4
arc: E3_H06E0303 Q5
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 F1
arc: H01W0100 Q3
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0201 F2
arc: V00B0100 Q5
arc: V01S0100 F6
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000001100000010
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1000000011000100
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1000000011000100
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1100010010000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R5C98:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0001
arc: H00R0000 V02N0401
arc: H00R0100 V02N0701
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 H06W0303
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H01E0101
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 W1_H02E0601
arc: V00B0100 E1_H02W0701
arc: V00T0100 H02E0101
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 S3_V06N0303
arc: A1 E1_H01E0001
arc: A3 V02S0701
arc: B1 H00R0100
arc: B3 S1_V02N0101
arc: C0 N1_V01N0001
arc: C1 H02E0601
arc: C3 H02W0601
arc: CE0 H00L0000
arc: CE2 E1_H02W0101
arc: CE3 S1_V02N0601
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 V02N0201
arc: D3 H00R0000
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: H01W0100 Q4
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M4 V00B0000
arc: M6 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q6
arc: N1_V02N0101 F3
arc: S1_V02S0101 Q1
arc: V01S0000 F3
arc: V01S0100 Q1
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000001100000010
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0100110000001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R5C99:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 H02E0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02E0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 H02E0601
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H02W0301
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02E0601
arc: V00T0000 V02S0401
arc: V00T0100 V02S0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 S3_V06N0303
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B5 H02E0301
arc: B6 V02N0701
arc: B7 V02S0501
arc: C0 H00R0100
arc: C1 H00R0100
arc: C4 V00B0100
arc: C5 V00T0100
arc: C6 N1_V02S0201
arc: C7 N1_V02S0001
arc: CE0 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D0 V02S0201
arc: D1 V01S0100
arc: D4 V02S0601
arc: D5 W1_H02E0001
arc: D6 V00B0000
arc: D7 H00L0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: E1_H02E0301 Q1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: M6 H02E0401
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F6
arc: S1_V02S0401 F4
arc: S1_V02S0601 F6
arc: S3_V06S0103 Q1
arc: V00B0100 Q5
arc: V01S0000 Q5
arc: V01S0100 F6
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 0000000011000000
word: SLICEA.K0.INIT 1100110000001100
word: SLICEA.K1.INIT 0000110000001111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111000011110011
word: SLICED.K1.INIT 1111000011110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1

.tile R64C4:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R6C100:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 V06S0003
arc: E3_H06E0203 V01N0001
arc: H00L0000 V02N0001
arc: H00L0100 H02E0101
arc: H00R0000 V02N0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H06W0003
arc: S3_V06S0303 H06W0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02S0301
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 V01N0001
arc: A1 E1_H02W0701
arc: A3 N1_V02S0701
arc: A4 S1_V02N0301
arc: B1 V00B0000
arc: B3 V02N0101
arc: B4 H00L0000
arc: B6 H02W0301
arc: B7 H02W0301
arc: C0 H02W0401
arc: C1 F4
arc: C3 H00L0100
arc: C4 W1_H02E0601
arc: C6 V00B0100
arc: C7 V00B0100
arc: CE0 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 H02W0201
arc: D1 V00T0100
arc: D3 H02E0201
arc: D4 W1_H02E0201
arc: D6 H02W0001
arc: D7 H00R0100
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F6
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F4
arc: H01W0100 Q1
arc: LSR1 E1_H02W0501
arc: M4 V00B0100
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F4
arc: N1_V02N0101 F3
arc: N1_V02N0601 F6
arc: S1_V02S0601 F6
arc: V00T0100 F3
arc: V01S0000 F3
arc: V01S0100 F0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000001100000010
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1100010010000000
word: SLICED.K0.INIT 1111000011110011
word: SLICED.K1.INIT 1111000011110011
word: SLICEC.K0.INIT 1111111010111010
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R6C101:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 W1_H02E0001
arc: H00L0100 V02N0301
arc: H00R0000 V02N0401
arc: H00R0100 H02W0701
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 V01N0001
arc: S1_V02S0701 H02W0701
arc: V00B0000 V02N0201
arc: V00B0100 V02S0101
arc: V00T0000 H02W0201
arc: V00T0100 H02W0301
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0303 S3_V06N0303
arc: B0 H00R0100
arc: B1 H00R0100
arc: B4 H02W0101
arc: B5 H02W0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: C4 H02E0401
arc: C5 H02E0401
arc: CE0 H00L0100
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 H01E0101
arc: D1 V00T0100
arc: D4 H01W0000
arc: D5 W1_H02E0201
arc: E1_H01E0001 F1
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0100 Q6
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 H02W0601
arc: M4 V00B0000
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0601 F4
arc: V01S0000 F4
arc: W3_H06W0103 Q1
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 0011111100001111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111000011110011
word: SLICEC.K1.INIT 1111000011110011
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1

.tile R6C102:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 W1_H02E0001
arc: H00L0100 V02N0301
arc: H00R0000 H02E0401
arc: H00R0100 W1_H02E0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 S1_V02N0001
arc: V00T0000 H02E0201
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: A0 H02W0501
arc: B0 V00T0000
arc: B2 V02S0101
arc: B3 H00R0100
arc: C0 H00L0000
arc: C2 N1_V02S0401
arc: C3 N1_V02S0401
arc: CE2 H02W0101
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D2 H00R0000
arc: D3 H02W0001
arc: E1_H01E0001 F0
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0100
arc: M2 V00T0000
arc: M4 E1_H01E0101
arc: M6 V00B0000
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N3_V06N0003 F0
arc: S3_V06S0003 F0
arc: V01S0000 F2
arc: V01S0100 Q4
arc: W1_H02W0401 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111000011110011
word: SLICEB.K1.INIT 1111000011110011
word: SLICEA.K0.INIT 1111111010111010
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R6C103:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 S1_V02N0201
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 H06E0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02E0701
arc: V00T0000 V02N0401
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 S3_V06N0303
arc: A1 S1_V02N0501
arc: A3 S1_V02N0501
arc: A5 V00B0000
arc: A7 H02E0701
arc: B1 V02N0301
arc: B3 V02N0301
arc: B5 V02N0501
arc: B7 H02W0101
arc: C1 H00L0000
arc: C3 H00L0000
arc: C5 S1_V02N0201
arc: C6 H02E0601
arc: C7 H01E0001
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: D1 H00R0000
arc: D3 E1_H02W0001
arc: D5 E1_H02W0001
arc: D6 H02E0001
arc: D7 H00L0100
arc: E1_H01E0101 F4
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 Q7
arc: LSR1 H02E0501
arc: M0 V00T0000
arc: M4 V00B0100
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F0
arc: N1_V02N0101 F3
arc: S1_V02S0701 Q7
arc: S3_V06S0003 F3
arc: S3_V06S0303 F6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000001100000010
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1100010010000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000001100000010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000001100000010
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R6C104:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H00R0000 H02W0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0203 H06W0203
arc: V00B0000 V02N0001
arc: V00B0100 H02W0501
arc: V00T0000 V02S0401
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 S3_V06N0203
arc: C2 H00L0100
arc: C3 S1_V02N0401
arc: CE0 H00R0000
arc: CE1 N1_V02S0201
arc: CE2 H00R0000
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D2 E1_H02W0001
arc: D3 H01E0101
arc: E1_H02E0301 Q3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 Q3
arc: LSR0 W1_H02E0501
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M4 V00B0000
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q6
arc: S3_V06S0003 Q3
arc: V01S0100 Q4
arc: W3_H06W0003 Q0
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R6C105:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 V02N0501
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02W0401
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02N0301
arc: V00T0000 W1_H02E0201
arc: V00T0100 H02E0101
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 S1_V02N0701
arc: A0 E1_H01E0001
arc: B0 H01W0100
arc: B1 H02W0301
arc: C0 H00L0000
arc: C1 V02N0601
arc: CE0 H00L0100
arc: CE1 H00R0000
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: D0 V02N0001
arc: D1 S1_V02N0001
arc: E1_H01E0001 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0100 Q4
arc: LSR0 H02E0501
arc: LSR1 V00T0100
arc: M2 V00T0000
arc: M4 V00B0000
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q2
arc: N1_V02N0301 Q1
arc: V01S0000 Q6
arc: W3_H06W0003 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000110011111100
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R6C106:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02W0401
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02N0001
arc: V00B0100 H02E0501
arc: V00T0000 H02W0201
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: A0 E1_H01E0001
arc: B0 H01W0100
arc: B1 V02N0301
arc: C0 V02N0401
arc: C1 V02N0601
arc: CE0 H02E0101
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 V00B0100
arc: E1_H01E0001 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0100 Q6
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M2 V00T0000
arc: M4 V00B0000
arc: M6 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q2
arc: S1_V02S0201 F0
arc: V01S0000 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000110011111100
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R6C107:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 E1_H01W0100
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0201
arc: H00L0100 V02N0101
arc: H00R0000 V02N0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N1_V02S0601
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 E1_H02W0701
arc: A7 S1_V02N0301
arc: B7 S1_V02N0701
arc: C7 V00T0000
arc: CE1 H02W0101
arc: CLK1 G_HPBX0000
arc: D7 H02E0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 E1_H02W0501
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 V00T0100
arc: M5 H00L0100
arc: M6 V00T0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: V00T0100 Q3
arc: V01S0100 Q3
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1010101010101110
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1

.tile R6C108:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02N0401
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 V01N0101
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02E0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 S3_V06N0303
arc: A4 V02S0101
arc: B4 V02N0501
arc: C4 V00T0000
arc: CE1 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D4 W1_H02E0201
arc: D5 V02S0401
arc: D6 V02S0401
arc: D7 V02S0401
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q3
arc: LSR0 H02W0501
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 E1_H02W0201
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: S3_V06S0003 Q3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111111111111011
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R6C109:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 W1_H02E0401
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 H02E0001
arc: H00L0100 H02E0301
arc: H00R0100 H02W0701
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0003 V01N0001
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 H02E0701
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02E0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0103 V06S0103
arc: A3 E1_H02W0701
arc: B3 W1_H02E0301
arc: C2 H02E0401
arc: C3 H00L0000
arc: C5 V02S0201
arc: C6 H02E0401
arc: C7 V00T0000
arc: CE0 H00R0100
arc: CE2 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D2 V00T0100
arc: D3 H02W0001
arc: D5 S1_V02N0401
arc: D6 H00L0100
arc: D7 H02E0201
arc: E1_H01E0101 F6
arc: E1_H02E0501 F5
arc: E3_H06E0303 F5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F2
arc: LSR0 V00B0100
arc: LSR1 W1_H02E0501
arc: M0 H02W0601
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N3_V06N0303 F5
arc: S1_V02S0701 F5
arc: S3_V06S0303 Q5
arc: V01S0000 Q0
arc: W1_H02W0501 F7
arc: W1_H02W0701 F5
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000011110000
word: SLICED.K0.INIT 0000111111111111
word: SLICED.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 0000111111111111
word: SLICEB.K1.INIT 1011101010100101
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R6C110:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02S0201
arc: H00R0100 E1_H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 H06E0303
arc: V00B0000 W1_H02E0601
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: CE0 H00R0100
arc: CE1 V02S0201
arc: CE2 H00L0000
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q4
arc: H01W0000 Q6
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00T0100
arc: M2 V00T0000
arc: M4 V00B0100
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q0
arc: V01S0000 Q2
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R6C111:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 V02N0201
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02W0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0401 S1_V02N0401
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02E0601
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E1_H01W0000
arc: A4 N1_V01N0101
arc: B2 H00R0000
arc: B3 E1_H01W0100
arc: B4 V02N0701
arc: B5 E1_H02W0101
arc: C2 H00L0100
arc: C3 N1_V02S0401
arc: C4 V01N0101
arc: C5 H02W0601
arc: C7 V02S0201
arc: CE0 H00R0100
arc: CE2 H00L0000
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: D2 H02E0201
arc: D3 H02E0001
arc: D4 V02S0601
arc: D5 V02N0401
arc: D7 S1_V02N0401
arc: E1_H01E0101 F7
arc: E1_H02E0201 F2
arc: E3_H06E0203 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F7
arc: H01W0100 Q7
arc: LSR0 V00B0000
arc: LSR1 W1_H02E0301
arc: M0 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q5
arc: N1_V02N0101 F3
arc: N1_V02N0501 Q5
arc: S3_V06S0003 F3
arc: S3_V06S0203 F7
arc: V01S0000 Q0
arc: V01S0100 F3
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000110011111100
word: SLICEB.K0.INIT 0000000000111111
word: SLICEB.K1.INIT 0000000000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1

.tile R6C112:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V02N0701
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02W0401
arc: N1_V02N0601 H06E0303
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N1_V02S0601
arc: V00T0100 H02E0301
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: A1 H02W0501
arc: B1 E1_H02W0101
arc: C1 H02W0601
arc: CLK1 G_HPBX0000
arc: D1 H00R0000
arc: E1_H02E0301 Q3
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: H01W0100 Q3
arc: LSR1 E1_H02W0501
arc: M0 V00T0100
arc: M1 H02E0001
arc: M2 V00T0100
arc: M3 H02E0201
arc: M4 V00T0100
arc: M5 H02E0001
arc: M6 V00T0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R6C113:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 S3_V06N0103
arc: H00L0100 E1_H02W0101
arc: H00R0000 E1_H02W0401
arc: N1_V02N0401 W1_H02E0401
arc: S1_V02S0001 V01N0001
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 H06E0203
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 W1_H02E0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A1 V02S0501
arc: B1 H02W0101
arc: C1 N1_V02S0601
arc: CLK1 G_HPBX0000
arc: D1 V00T0100
arc: E1_H01E0001 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q3
arc: H01W0100 F3
arc: LSR0 H02W0501
arc: M0 W1_H02E0601
arc: M1 H00R0000
arc: M2 W1_H02E0601
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00B0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: N3_V06N0003 Q3
arc: S3_V06S0003 Q3
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C114:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0501
arc: H00R0000 H02W0601
arc: H01W0000 E3_H06W0103
arc: H01W0100 W3_H06E0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 H02E0401
arc: V00B0100 H02E0701
arc: V00T0000 H02W0201
arc: V00T0100 H02W0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0501 W3_H06E0303
arc: A1 V02S0501
arc: B1 V00B0000
arc: C1 H02E0601
arc: CE2 H02E0101
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: D1 V00B0100
arc: E1_H02E0401 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02W0501
arc: M0 E1_H02W0601
arc: M1 V01S0100
arc: M2 E1_H02W0601
arc: M4 V00T0000
arc: M6 V00T0100
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q4
arc: V01S0000 Q6
arc: W3_H06W0103 F1
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 0111111111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R6C115:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0201
arc: H00R0100 V02S0501
arc: N1_V02N0401 E3_H06W0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 E1_H02W0601
arc: V00B0100 H02E0701
arc: V00T0000 V02S0601
arc: V00T0100 V02S0701
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V06N0303
arc: W3_H06W0303 E3_H06W0303
arc: A0 H01E0001
arc: A2 H01E0001
arc: A4 N1_V01N0101
arc: B0 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 H00R0000
arc: B5 V02N0701
arc: C0 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V00T0100
arc: C5 N1_V02S0201
arc: CE2 H02W0101
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 V02S0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 E1_H02W0001
arc: D5 V00B0000
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0000 Q6
arc: LSR0 V00B0100
arc: LSR1 H02E0501
arc: M0 H02E0601
arc: M1 H02E0001
arc: M2 H02E0601
arc: M6 V00T0000
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q5
arc: W1_H02W0101 F1
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000110011111100
word: SLICEA.K0.INIT 0000000011010111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000001000
word: SLICEB.K1.INIT 0000000000000011
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R6C116:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V06N0303
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W1_H02E0701
arc: H00L0100 H02W0301
arc: H00R0100 H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 W1_H02E0701
arc: V00T0100 H02E0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 V01N0101
arc: B3 W1_H02E0301
arc: C3 E1_H02W0401
arc: CE0 H00R0100
arc: CE1 N1_V02S0201
arc: CE2 H00L0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: D3 S1_V02N0201
arc: E3_H06E0003 Q0
arc: F3 F3_SLICE
arc: LSR0 W1_H02E0501
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M4 H02W0401
arc: M6 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0601 Q6
arc: S3_V06S0003 Q0
arc: V00B0000 Q4
arc: W3_H06W0003 Q3
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000110011111100
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1

.tile R6C117:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 N1_V02S0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02S0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00T0100 E1_H02W0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V01S0100
arc: A1 V02S0701
arc: B1 E1_H02W0101
arc: C1 V02S0601
arc: D1 H00R0000
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00T0100
arc: W1_H02W0101 F3
arc: W3_H06W0003 F3
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0100000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R6C118:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 V02S0001
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: V00T0000 V02S0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0303 V01N0101
arc: A1 E1_H01E0001
arc: A3 H00L0100
arc: A4 V00B0000
arc: A7 Q7
arc: B1 V00T0000
arc: B3 N1_V02S0101
arc: B4 V02S0501
arc: B7 N1_V01S0000
arc: C1 H00L0000
arc: C3 H00L0000
arc: C4 V02S0001
arc: C5 V02N0001
arc: C7 V02S0001
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK1 G_HPBX0000
arc: D1 H02W0001
arc: D3 H02W0001
arc: D4 H02W0001
arc: D5 H02E0201
arc: D7 H02W0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q1
arc: E1_H02E0101 Q3
arc: E1_H02E0501 F5
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q1
arc: N1_V02N0101 Q3
arc: N1_V02N0301 Q1
arc: N1_V02N0401 Q4
arc: N1_V02N0501 Q7
arc: N1_V02N0701 Q7
arc: V00B0000 Q4
arc: V01S0000 Q4
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1110110010100000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1110110010100000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1110110010100000
word: SLICEC.K0.INIT 1110110010100000
word: SLICEC.K1.INIT 0000111111110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R6C119:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 H02E0001
arc: H00L0100 V02S0101
arc: H00R0000 H02E0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 W1_H02E0701
arc: V00B0100 H02W0701
arc: V00T0000 V02S0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 V01N0101
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 V02N0701
arc: A3 H00L0100
arc: A6 N1_V01N0101
arc: A7 N1_V01N0101
arc: B0 V00T0000
arc: B1 H02E0101
arc: B2 N1_V02S0101
arc: B3 V02N0301
arc: B5 V02N0501
arc: B6 N1_V01S0000
arc: B7 H01E0101
arc: C0 H02W0601
arc: C1 H00L0000
arc: C2 H02W0601
arc: C3 W1_H02E0401
arc: C5 V02S0201
arc: C6 V02N0001
arc: C7 V02S0001
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 N1_V02S0601
arc: CE3 W1_H02E0101
arc: CLK1 G_HPBX0000
arc: D0 H02W0201
arc: D1 V02N0201
arc: D2 H02W0201
arc: D3 H02E0201
arc: D5 S1_V02N0401
arc: D6 H02W0201
arc: D7 W1_H02E0001
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F7
arc: LSR0 H02W0301
arc: LSR1 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q6
arc: N1_V02N0001 Q0
arc: N1_V02N0201 Q2
arc: V01S0100 Q2
arc: W1_H02W0101 F1
arc: W1_H02W0301 F3
arc: W3_H06W0303 Q5
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000110011111100
word: SLICED.K0.INIT 1110110010100000
word: SLICED.K1.INIT 1010001011110011
word: SLICEB.K0.INIT 1110110010100000
word: SLICEB.K1.INIT 1100010011110101
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1000101011001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R6C120:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 E1_H01W0100
arc: H00L0100 V02S0101
arc: H00R0000 V02N0401
arc: H00R0100 H02W0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 H06E0303
arc: V00B0000 E1_H02W0401
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02W0201
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 V01N0001
arc: A1 F5
arc: A4 N1_V01N0101
arc: A6 H02E0501
arc: B1 W1_H02E0301
arc: B4 H02E0301
arc: B6 H02E0101
arc: C1 H00L0100
arc: C4 V02S0001
arc: C5 E1_H01E0101
arc: C6 V02S0001
arc: C7 V02N0201
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: D1 V00B0100
arc: D4 H02E0001
arc: D5 E1_H02W0001
arc: D6 H02W0001
arc: D7 V00B0000
arc: E1_H01E0101 Q4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q6
arc: LSR0 H02W0501
arc: LSR1 V00T0000
arc: M0 H02E0601
arc: M1 H00R0100
arc: M2 H02E0601
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q4
arc: V01S0000 Q6
arc: W3_H06W0103 F1
word: SLICED.K0.INIT 1110110010100000
word: SLICED.K1.INIT 1111000000001111
word: SLICEC.K0.INIT 1110110010100000
word: SLICEC.K1.INIT 1111000000001111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R6C121:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 E1_H01W0000
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 W1_H02E0201
arc: H00L0100 V02S0101
arc: H00R0000 H02E0401
arc: N1_V02N0001 H06W0003
arc: N1_V02N0301 E1_H01W0100
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: V00T0000 H02E0201
arc: V00T0100 H02E0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0303 V01N0101
arc: A1 H02E0501
arc: A2 V00B0000
arc: A4 V00B0000
arc: A5 V00B0000
arc: A6 N1_V01N0101
arc: A7 N1_V01N0101
arc: B1 V02S0301
arc: B2 V02S0301
arc: B4 V02S0501
arc: B5 H00L0000
arc: B6 V00T0000
arc: B7 H02W0101
arc: C1 H00L0100
arc: C2 H00L0100
arc: C4 V02S0001
arc: C5 V02N0201
arc: C6 V02S0001
arc: C7 V02N0001
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: D1 V02N0001
arc: D2 V02N0001
arc: D4 H02E0001
arc: D5 H00L0100
arc: D6 H02E0001
arc: D7 V02S0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0100
arc: M1 E1_H02W0001
arc: M2 V00T0100
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: V00B0000 Q4
arc: W1_H02W0301 F1
arc: W1_H02W0701 F5
arc: W3_H06W0203 F7
word: SLICEC.K0.INIT 1110110010100000
word: SLICEC.K1.INIT 1010001011110011
word: SLICED.K0.INIT 1110110010100000
word: SLICED.K1.INIT 1100010011110101
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1100010011110101
word: SLICEB.K0.INIT 1100010011110101
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R6C122:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W3_H06E0203
arc: H00L0100 V02S0301
arc: H00R0100 H02W0701
arc: N1_V02N0101 N1_V01S0100
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 W3_H06E0003
arc: V00B0100 V02N0301
arc: V00T0000 V02S0601
arc: V00T0100 H02W0301
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0301 V02S0301
arc: A3 E1_H01E0001
arc: B3 V02S0101
arc: C3 H00L0100
arc: CE0 H02E0101
arc: CE1 E1_H02W0101
arc: CE2 H00R0100
arc: CE3 H02E0101
arc: CLK1 G_HPBX0000
arc: D3 V00T0100
arc: E1_H01E0001 Q3
arc: F3 F3_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q3
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0100
arc: M4 H02E0401
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0301 Q3
arc: W1_H02W0101 Q3
arc: W1_H02W0401 Q4
arc: W3_H06W0303 Q6
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1110110010100000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1

.tile R6C123:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0701 V02N0701
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02N0401
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 H02E0401
arc: V00B0100 V02N0301
arc: V00T0000 V02S0601
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H01W0000
arc: CE0 S1_V02N0201
arc: CE1 H00R0000
arc: CE2 H00L0100
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: H01W0000 Q6
arc: LSR0 H02E0301
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M2 N1_V01N0001
arc: M4 V00T0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q0
arc: W3_H06W0103 Q2
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C124:PLC2
arc: H00R0100 H02E0701
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0103 H06E0103
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02S0301
arc: V00T0100 H02E0301
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0103 S3_V06N0103
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 Q4
arc: H01W0000 Q2
arc: LSR0 V00B0000
arc: LSR1 W1_H02E0301
arc: M0 H02W0601
arc: M2 N1_V01N0001
arc: M4 V00T0100
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: W3_H06W0003 Q0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R6C14:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R6C20:PLC2
arc: E3_H06E0003 F3
arc: F3 F3_SLICE
arc: W3_H06W0003 F3
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111111111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R6C26:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R6C2:PLC2
arc: H01W0000 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103

.tile R6C32:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R6C38:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R6C44:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R6C50:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R6C56:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R6C62:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R6C68:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R6C74:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R6C80:PLC2
arc: E1_H02E0401 E3_H06W0203
arc: E3_H06E0303 W3_H06E0203

.tile R6C81:PLC2
arc: E1_H02E0401 V02N0401
arc: V01S0000 S3_V06N0103

.tile R6C82:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 S1_V02N0501
arc: H00R0000 H02E0401
arc: H00R0100 V02N0501
arc: N1_V02N0201 S3_V06N0103
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 H02W0601
arc: V00B0100 E1_H02W0501
arc: V00T0100 S1_V02N0501
arc: A3 V00T0000
arc: B2 F3
arc: B3 H01W0100
arc: C2 H00R0100
arc: C3 E1_H02W0401
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: D2 V00B0100
arc: D3 V02S0201
arc: E3_H06E0103 F2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0100 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 E1_H02W0601
arc: M4 V00B0000
arc: M6 W1_H02E0401
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q0
arc: V00T0000 Q0
arc: V01S0000 Q6
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0011001111110000
word: SLICEB.K1.INIT 1111111110101100
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1

.tile R6C83:PLC2
arc: E1_H02E0501 E1_H01W0100
arc: H00L0100 V02N0301
arc: H00R0000 V02S0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0401 H02W0401
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0501 H02W0501
arc: S3_V06S0303 H06E0303
arc: V00B0100 H02W0501
arc: V00T0100 V02N0701
arc: W1_H02W0601 V02N0601
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: CE1 H02E0101
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 V00T0100
arc: D3 H02E0201
arc: E1_H01E0001 F3
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 H02E0501
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
word: SLICEA.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C84:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0303 W1_H02E0501
arc: H00R0100 V02N0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0401 N1_V01S0000
arc: V00B0100 V02S0101
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02W0301
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: A1 H00R0000
arc: A6 H02E0501
arc: B0 F1
arc: B1 E1_H01W0100
arc: B6 S1_V02N0701
arc: C0 S1_V02N0601
arc: C1 S1_V02N0401
arc: C6 V00T0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 N1_V01S0000
arc: D1 E1_H02W0201
arc: D6 H01W0000
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q2
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M2 V00T0100
arc: M4 H02W0401
arc: M6 V00B0100
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: V01S0000 F6
arc: V01S0100 Q2
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111000000110000
word: SLICEA.K1.INIT 1111111111001010
word: SLICED.K0.INIT 1111111011110010
word: SLICED.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C85:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: H00L0000 V02N0201
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0203 H06W0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0301
arc: V00T0000 N1_V02S0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 H01E0001
arc: A1 H00R0000
arc: B0 F1
arc: B1 E1_H01W0100
arc: C0 H02E0601
arc: C1 H02E0401
arc: CE1 V02N0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 H02E0001
arc: D1 H02W0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q2
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M2 H02W0601
arc: M4 V00T0000
arc: M6 V00B0100
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q2
arc: S3_V06S0003 F0
arc: V01S0100 Q6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111000000110000
word: SLICEA.K1.INIT 1111111111001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1

.tile R6C86:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 H02E0101
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 S1_V02N0401
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 H02W0701
arc: S3_V06S0303 W3_H06E0303
arc: V00T0100 V02N0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0203 E1_H02W0701
arc: A1 H00R0000
arc: A3 V00B0000
arc: B0 F1
arc: B1 V02N0101
arc: B2 F3
arc: B3 H01W0100
arc: C0 V02S0401
arc: C1 W1_H02E0401
arc: C2 H00L0100
arc: C3 W1_H02E0401
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: D0 V02S0001
arc: D1 E1_H02W0001
arc: D2 V02S0001
arc: D3 E1_H02W0001
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00R0000 Q6
arc: H01W0100 Q4
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M4 H02W0401
arc: M6 V00T0100
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0301 F1
arc: V00B0000 Q6
arc: V01S0000 F2
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000111100000011
word: SLICEA.K1.INIT 1111111111001010
word: SLICEB.K0.INIT 0000000011000000
word: SLICEB.K1.INIT 1111111110101100
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1

.tile R6C87:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 H02W0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02E0401
arc: H00R0100 V02S0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 E3_H06W0003
arc: V00B0000 H02W0401
arc: V00B0100 H02E0501
arc: V00T0000 V02S0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0701 E3_H06W0203
arc: A4 V02S0101
arc: A6 H00L0000
arc: B0 S1_V02N0301
arc: B1 H02W0101
arc: B2 H00L0000
arc: B3 H02W0101
arc: B4 S1_V02N0701
arc: B6 S1_V02N0501
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 H02W0601
arc: C6 V00B0100
arc: D0 W1_H02E0201
arc: D1 H00R0000
arc: D2 E1_H02W0201
arc: D3 H02E0001
arc: D4 V00B0000
arc: D6 H00L0100
arc: E1_H01E0001 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M2 V00T0100
arc: M4 V00T0000
arc: M6 V00T0000
arc: N1_V01N0001 F0
arc: N1_V02N0001 F0
arc: N3_V06N0303 F6
arc: S1_V02S0001 F2
arc: S1_V02S0201 F0
arc: S1_V02S0401 F4
arc: V01S0000 F4
arc: V01S0100 F2
arc: W1_H02W0201 F2
word: SLICED.K0.INIT 1111111010111010
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111000011110011
word: SLICEB.K1.INIT 1111000011110011
word: SLICEA.K0.INIT 1111000011110011
word: SLICEA.K1.INIT 1111000011110011
word: SLICEC.K0.INIT 1111111011110010
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R6C88:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0201
arc: H00R0000 V02N0401
arc: H00R0100 W1_H02E0701
arc: H01W0000 W3_H06E0103
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 V01N0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H02W0701
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02N0601
arc: V00T0100 S1_V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: CE1 V02S0201
arc: CLK1 G_HPBX0000
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 V00B0100
arc: D3 S1_V02N0201
arc: E1_H01E0101 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 V00T0100
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: M3 H00R0000
arc: M4 V00T0000
arc: M5 H00R0100
arc: M6 V00T0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
arc: S3_V06S0003 F3
word: SLICEA.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C89:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02N0701
arc: E3_H06E0303 H01E0101
arc: H00L0100 H02E0301
arc: H00R0000 V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02N0101
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02S0501
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0100
arc: A2 H00L0100
arc: B0 H00R0100
arc: B2 H00R0000
arc: C0 E1_H01W0000
arc: C2 H02W0401
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D0 E1_H02W0201
arc: D2 E1_H02W0001
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q4
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 F2
arc: LSR0 V00T0000
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: M2 V00T0100
arc: M4 V00B0100
arc: M6 V00B0000
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0001 F0
arc: V01S0000 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111111010111010
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111111010111010
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R6C8:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R6C90:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 N1_V02S0301
arc: H00R0000 S1_V02N0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 V02N0001
arc: V00B0100 H02E0701
arc: V00T0000 W1_H02E0001
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 E3_H06W0103
arc: A0 H00L0100
arc: A2 V00T0000
arc: A3 N1_V02S0701
arc: A4 W1_H02E0701
arc: A5 V00B0000
arc: A6 H00R0000
arc: A7 S1_V02N0101
arc: B2 V02N0101
arc: B3 H02E0301
arc: B4 V00B0100
arc: B5 V02S0701
arc: B6 V02N0501
arc: B7 N1_V01S0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E3_H06E0203 F4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0601 F4
arc: V01S0000 F7
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R6C91:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 V01N0101
arc: E3_H06E0003 H01E0001
arc: H00L0100 H02E0301
arc: H00R0000 H02E0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 V02N0201
arc: V00B0100 V02S0301
arc: V00T0000 S1_V02N0401
arc: V00T0100 S1_V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0401
arc: A0 H00L0100
arc: A1 H02E0501
arc: A2 V00B0000
arc: A3 W1_H02E0501
arc: A4 V02N0301
arc: A5 V00T0100
arc: A6 H00R0000
arc: A7 N1_V01S0100
arc: B0 H02W0101
arc: B1 V00T0000
arc: B2 N1_V02S0301
arc: B3 S1_V02N0301
arc: B4 N1_V02S0501
arc: B5 V02N0701
arc: B6 V00B0100
arc: B7 V02S0701
arc: E1_H01E0001 F1
arc: E1_H01E0101 F0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F4
arc: N1_V01N0001 F3
arc: S1_V02S0701 F5
arc: V01S0000 F4
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R6C92:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 H01E0001
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 W3_H06E0303
arc: V00B0000 W1_H02E0601
arc: V00T0000 V02N0601
arc: V00T0100 N1_V02S0501
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 S3_V06N0303
arc: A0 S1_V02N0701
arc: A1 V02S0501
arc: A2 V00T0000
arc: A3 V00B0000
arc: A4 V00T0100
arc: A5 W1_H02E0701
arc: A6 H02E0501
arc: A7 N1_V01S0100
arc: B0 S1_V02N0101
arc: B1 S1_V02N0301
arc: B2 N1_V02S0101
arc: B3 H00R0000
arc: B4 H02W0101
arc: B5 V02S0701
arc: B6 V02N0501
arc: B7 N1_V02S0701
arc: E1_H01E0001 F7
arc: E1_H01E0101 F0
arc: E3_H06E0003 F3
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F6
arc: N1_V01N0001 F7
arc: N1_V02N0701 F5
arc: N3_V06N0003 F0
arc: N3_V06N0203 F4
arc: N3_V06N0303 F5
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R6C93:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02N0001
arc: H00L0100 H02E0101
arc: H00R0100 S1_V02N0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 V02S0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E1_H01W0000
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02S0701
arc: A1 V01N0101
arc: A2 H00L0100
arc: A3 H02E0701
arc: A4 V00B0000
arc: A5 V00T0000
arc: A6 H00L0000
arc: A7 H02E0501
arc: B0 H02W0301
arc: B1 V02S0101
arc: B2 S1_V02N0101
arc: B3 H00R0100
arc: B4 V00B0100
arc: B5 V02N0501
arc: B6 V02S0501
arc: B7 S1_V02N0501
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: N1_V01N0001 F1
arc: V01S0000 F5
arc: W1_H02W0301 F1
arc: W1_H02W0401 F6
arc: W1_H02W0501 F7
arc: W1_H02W0601 F4
arc: W1_H02W0701 F5
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R6C94:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 V02N0201
arc: H00L0100 V02N0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02W0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 V01N0001
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0101
arc: V00T0000 V02S0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: A0 E1_H02W0501
arc: A1 H00R0000
arc: A2 H00L0100
arc: A3 V01N0101
arc: A4 N1_V02S0101
arc: A5 V00T0000
arc: A6 H00L0000
arc: A7 N1_V01S0100
arc: B0 N1_V02S0301
arc: B1 H00R0100
arc: B2 H02E0301
arc: B3 H02W0101
arc: B4 V02S0701
arc: B5 V00B0100
arc: B6 N1_V02S0701
arc: B7 V00B0000
arc: E1_H01E0001 F1
arc: E1_H02E0201 F2
arc: E1_H02E0401 F4
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: N1_V02N0301 F3
arc: N3_V06N0203 F4
arc: V01S0000 F7
arc: W1_H02W0401 F6
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R6C95:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0001
arc: H00L0100 V02S0101
arc: H00R0100 H02E0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02E0601
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 H06E0103
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02E0501
arc: V00T0000 W1_H02E0201
arc: V00T0100 H02W0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0100
arc: A1 V01N0101
arc: A2 V02S0501
arc: A3 V00B0000
arc: A4 V00T0000
arc: A5 V00T0100
arc: A6 H02W0701
arc: A7 H00L0000
arc: B0 H00R0100
arc: B1 H02W0301
arc: B2 V02S0301
arc: B3 V02N0301
arc: B4 N1_V02S0501
arc: B5 V00B0100
arc: B6 S1_V02N0501
arc: B7 N1_V02S0701
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: E1_H02E0601 F4
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: N1_V01N0001 F1
arc: N1_V02N0701 F7
arc: S3_V06S0303 F5
arc: V01S0100 F3
arc: W1_H02W0401 F6
arc: W3_H06W0003 F0
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R6C96:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0201
arc: H00L0100 S1_V02N0101
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 W1_H02E0401
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 N1_V02S0301
arc: V00B0000 H02E0401
arc: V00T0000 N1_V02S0601
arc: V00T0100 W1_H02E0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 S3_V06N0303
arc: A0 H02E0501
arc: A1 H00L0100
arc: A2 V00B0000
arc: A3 V00T0000
arc: A4 V00T0100
arc: A5 N1_V01S0100
arc: A6 N1_V02S0101
arc: A7 E1_H02W0501
arc: B0 V02N0301
arc: B1 S1_V02N0301
arc: B2 V02S0301
arc: B3 H00L0000
arc: B4 H02E0101
arc: B5 V02N0501
arc: B6 S1_V02N0701
arc: B7 N1_V02S0701
arc: E1_H01E0001 F7
arc: E1_H01E0101 F0
arc: E1_H02E0001 F2
arc: E1_H02E0101 F3
arc: E1_H02E0401 F4
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F6
arc: N1_V01N0001 F5
arc: N1_V02N0201 F2
arc: N1_V02N0501 F7
arc: N1_V02N0601 F4
arc: N1_V02N0701 F5
arc: S1_V02S0701 F5
arc: S3_V06S0203 F7
arc: V01S0000 F1
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R6C97:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 H02W0001
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02S0301
arc: V00T0000 H02W0201
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 E1_H01W0000
arc: A0 E1_H02W0701
arc: A1 W1_H02E0701
arc: A2 V02N0501
arc: A3 V00B0000
arc: A4 V00T0000
arc: A5 V02S0101
arc: A6 E1_H02W0501
arc: A7 H00L0000
arc: B0 N1_V02S0301
arc: B1 W1_H02E0301
arc: B2 H02W0301
arc: B3 H02W0101
arc: B4 N1_V01S0000
arc: B5 V00B0100
arc: B6 V02N0701
arc: B7 V02S0701
arc: E1_H01E0101 F3
arc: E1_H02E0001 F0
arc: E1_H02E0201 F2
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F3
arc: N1_V01N0001 F1
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: V01S0000 F4
arc: W1_H02W0501 F5
arc: W3_H06W0003 F0
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0110011010101010
word: SLICED.K1.INIT 0110011010101010
word: SLICEC.K0.INIT 0110011010101010
word: SLICEC.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0110011010101010
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R6C98:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 N1_V01S0100
arc: H00R0100 S1_V02N0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 W1_H02E0601
arc: V00T0000 V02S0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E1_H02W0601
arc: A0 E1_H02W0501
arc: A1 V02N0701
arc: B0 S1_V02N0101
arc: B1 H00R0100
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 W1_H02E0301
arc: LSR1 V00B0000
arc: M4 V00T0000
arc: M6 E1_H02W0401
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V01S0100 F1
arc: W1_H02W0401 Q6
arc: W3_H06W0203 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 0110011010101010
word: SLICEA.K1.INIT 0110011010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R6C99:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 V02N0501
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 H06W0303
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 H02E0401
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02W0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 S3_V06N0303
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: M2 E1_H02W0601
arc: M4 W1_H02E0401
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: W1_H02W0401 Q6
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R76C4:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R7C100:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 V02N0201
arc: H00L0100 V02N0301
arc: H00R0000 H02W0401
arc: H00R0100 E1_H02W0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 H06E0203
arc: V00T0000 H02W0201
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 V06N0303
arc: A5 E1_H02W0701
arc: B1 H00R0100
arc: B5 H00L0000
arc: C0 H00R0100
arc: C1 N1_V02S0601
arc: C4 V00B0100
arc: C5 V00T0100
arc: C6 H02W0601
arc: C7 V02N0201
arc: CE0 H00L0100
arc: CE2 H00L0100
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: D0 N1_V01S0000
arc: D1 N1_V02S0001
arc: D4 V02S0401
arc: D5 V02S0601
arc: D6 S1_V02N0601
arc: D7 H02E0001
arc: E1_H01E0001 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 Q1
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S3_V06S0103 F1
arc: S3_V06S0303 F6
arc: V00B0100 Q5
arc: V01S0000 Q5
arc: W3_H06W0103 Q1
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1000000011000100
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R7C101:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0001
arc: H00R0000 H02W0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 H02W0401
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02W0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 V06N0103
arc: W3_H06W0303 V06N0303
arc: A5 H02W0701
arc: B1 V00B0000
arc: B3 H00R0000
arc: B5 H02W0101
arc: B7 V00B0100
arc: C0 N1_V01N0001
arc: C1 H00L0000
arc: C2 H00L0100
arc: C3 H00L0000
arc: C4 V02N0001
arc: C5 V00T0000
arc: C6 E1_H01E0101
arc: C7 V00T0100
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 S1_V02N0601
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D0 V02S0201
arc: D1 N1_V02S0201
arc: D2 H01E0101
arc: D3 H02W0201
arc: D4 E1_H02W0201
arc: D5 V02S0601
arc: D6 H00R0100
arc: D7 N1_V02S0601
arc: E1_H01E0101 Q7
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0100 F0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F6
arc: S1_V02S0001 F2
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q5
arc: V01S0000 Q5
arc: V01S0100 Q3
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1000000011000100
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0000000011000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 0000000011000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0000000011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1

.tile R7C102:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 V06S0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02S0101
arc: H00R0100 H02W0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 H02E0701
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 V06N0103
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 S3_V06N0303
arc: A1 H02E0701
arc: A3 H02W0701
arc: B1 V02N0101
arc: B3 H00L0000
arc: B5 V00B0100
arc: B7 V00B0100
arc: C0 H02W0601
arc: C1 N1_V02S0601
arc: C3 W1_H02E0401
arc: C4 V02S0001
arc: C5 V02N0201
arc: C6 E1_H01E0101
arc: C7 V02N0201
arc: CE0 H02W0101
arc: CE2 H02W0101
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 N1_V01S0000
arc: D3 V00T0100
arc: D4 V02N0601
arc: D5 H00L0100
arc: D6 H02W0001
arc: D7 H02E0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q7
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 F4
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M2 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q7
arc: S1_V02S0201 F2
arc: S3_V06S0303 Q5
arc: V01S0000 F0
arc: V01S0100 F6
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1000000011000100
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 0000000011000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0000000011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000001100000010
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1

.tile R7C103:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 V02N0201
arc: H00L0100 E1_H02W0101
arc: H00R0000 V02S0401
arc: H00R0100 H02W0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H06W0303
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 H02E0401
arc: V00B0100 V02N0101
arc: V00T0000 V02N0601
arc: V00T0100 V02N0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 V06S0003
arc: W3_H06W0103 V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E1_H02W0601
arc: A1 H00L0100
arc: A3 V02N0501
arc: A7 V00T0100
arc: B1 H00R0100
arc: B3 H00R0100
arc: B7 V00T0000
arc: C1 H00L0000
arc: C3 H00L0000
arc: C4 V02N0001
arc: C5 V00B0100
arc: C7 V02N0201
arc: CE2 H00R0000
arc: CLK1 G_HPBX0000
arc: D1 E1_H02W0201
arc: D3 V02S0001
arc: D4 V02N0401
arc: D5 H02W0001
arc: D7 V02S0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: E1_H02E0001 F0
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: LSR1 H02E0501
arc: M0 V00B0000
arc: M2 V00B0000
arc: M6 H02E0401
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR1
arc: S3_V06S0303 F6
arc: V01S0000 Q5
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000001100000010
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000001100000010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000001100000010
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R7C104:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 H02W0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 N1_V02S0201
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 N1_V01S0100
arc: A3 N1_V02S0501
arc: B2 H00L0000
arc: B3 H02W0301
arc: C2 V02S0601
arc: C3 H00R0100
arc: CE0 S1_V02N0201
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: D2 V00T0100
arc: D3 S1_V02N0001
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q6
arc: E1_H02E0201 Q0
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q2
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 V00B0000
arc: M4 E1_H01E0101
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: S3_V06S0203 Q4
arc: V00T0100 F3
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1100000011111111
word: SLICEB.K1.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1

.tile R7C105:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W1_H02E0501
arc: H00R0100 H02E0701
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H02W0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0201
arc: V00T0000 N1_V02S0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 E1_H01W0100
arc: A2 H00L0100
arc: A4 V00B0000
arc: A6 N1_V01N0101
arc: B2 H00R0100
arc: B3 E1_H02W0301
arc: B4 V02S0501
arc: B5 V02N0501
arc: B6 N1_V02S0501
arc: B7 V02S0701
arc: C2 H02E0601
arc: C3 H02W0601
arc: C4 H02E0601
arc: C5 H02W0601
arc: C6 V00T0100
arc: C7 H02W0601
arc: CE0 H02E0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D2 S1_V02N0001
arc: D3 V02S0001
arc: D4 H02E0001
arc: D5 H01W0000
arc: D6 H02E0001
arc: D7 H02W0201
arc: E1_H01E0001 F4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0100 F2
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q7
arc: N1_V02N0101 Q3
arc: N1_V02N0701 Q7
arc: N3_V06N0303 Q5
arc: V01S0000 Q5
arc: V01S0100 Q0
arc: W1_H02W0601 F6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0000110011111100
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000110011111100
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0000110011111100
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R7C106:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02S0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 H02W0501
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0701
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V06N0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 S3_V06N0303
arc: A0 H00L0100
arc: A2 E1_H01E0001
arc: A6 N1_V01N0101
arc: B0 V02N0101
arc: B1 E1_H01W0100
arc: B2 N1_V02S0301
arc: B3 H00R0100
arc: B6 V01S0000
arc: B7 V00B0100
arc: C0 E1_H02W0401
arc: C1 H02E0601
arc: C2 S1_V02N0401
arc: C3 H02E0601
arc: C6 H02E0401
arc: C7 V00T0100
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H00L0000
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 H02W0201
arc: D2 H00R0000
arc: D3 E1_H02W0201
arc: D6 V02S0601
arc: D7 V02N0601
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0100 F2
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M4 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q7
arc: V01S0000 Q4
arc: V01S0100 F6
arc: W1_H02W0701 Q7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0000110011111100
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000110011111100
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0000110011111100
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R7C107:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0001
arc: H00R0100 V02N0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H01E0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02S0001
arc: V00T0000 V02N0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 E3_H06W0203
arc: A2 H00L0100
arc: A4 N1_V01N0101
arc: B2 H02E0301
arc: B3 E1_H02W0301
arc: B4 H00R0000
arc: B5 H02W0301
arc: C0 H00L0000
arc: C1 N1_V01S0100
arc: C2 H02W0401
arc: C3 H00R0100
arc: C4 H02W0401
arc: C5 V00T0000
arc: CE1 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CE3 H02E0101
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 V02S0201
arc: D2 V02S0001
arc: D3 E1_H02W0001
arc: D4 V00B0000
arc: D5 V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q6
arc: H01W0000 F4
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M6 H02E0401
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q5
arc: N1_V02N0301 Q3
arc: V01S0000 F2
arc: V01S0100 F0
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0000110011111100
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000110011111100
word: SLICEA.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 1111000000001111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R7C108:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02S0101
arc: H00R0000 W1_H02E0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 E1_H02W0701
arc: V00T0000 E1_H02W0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: A4 N1_V01N0101
arc: B1 V00T0000
arc: B3 E1_H02W0101
arc: B4 H00R0000
arc: B5 V00B0100
arc: B7 N1_V02S0701
arc: C1 H02W0601
arc: C3 H02W0601
arc: C4 H02W0401
arc: C5 H02W0601
arc: C7 H02W0601
arc: CE0 N1_V02S0201
arc: CE1 N1_V02S0201
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK1 G_HPBX0000
arc: D1 V02N0001
arc: D3 V02N0201
arc: D4 H00L0100
arc: D5 E1_H01W0100
arc: D7 S1_V02N0401
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: LSR0 H02E0501
arc: LSR1 W1_H02E0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q5
arc: N1_V02N0301 Q1
arc: S3_V06S0003 Q3
arc: S3_V06S0203 Q7
arc: W3_H06W0103 Q1
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000110011111100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000110011111100
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000110011111100
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000110011111100
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R7C109:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0201
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0701
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0303 V06N0303
arc: A4 N1_V01N0101
arc: A6 H00L0000
arc: B1 V02S0101
arc: B3 H00R0100
arc: B4 V00B0100
arc: B5 H02W0301
arc: B6 N1_V01S0000
arc: B7 H02E0301
arc: C1 N1_V01S0100
arc: C3 S1_V02N0401
arc: C4 V00T0100
arc: C5 V00T0000
arc: C6 E1_H02W0401
arc: C7 V00T0000
arc: CE0 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK1 G_HPBX0000
arc: D1 S1_V02N0001
arc: D2 V02N0001
arc: D3 H00R0000
arc: D4 H02E0001
arc: D5 E1_H02W0001
arc: D6 H02E0001
arc: D7 H02W0001
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F2
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 H02W0601
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q5
arc: N1_V02N0101 Q1
arc: N1_V02N0701 Q5
arc: S1_V02S0301 Q1
arc: V01S0000 F4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000110011111100
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0000110011111100
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000110011111100
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111001100000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1

.tile R7C110:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 S1_V02N0201
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E3_H06W0003
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02E0401
arc: V00T0000 V02S0601
arc: V00T0100 V02N0501
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00L0100
arc: A2 E1_H01E0001
arc: A4 N1_V01N0101
arc: A6 V02N0101
arc: B0 V00B0000
arc: B1 V02S0101
arc: B2 N1_V02S0101
arc: B3 H00R0100
arc: B4 V02S0501
arc: B5 H02W0101
arc: B6 N1_V01S0000
arc: B7 H02E0301
arc: C0 H02W0401
arc: C1 V02S0601
arc: C2 H02W0401
arc: C3 V02S0601
arc: C4 H02W0401
arc: C5 V00T0000
arc: C6 H02W0401
arc: C7 V00T0000
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 V02S0001
arc: D1 V02S0201
arc: D2 V02S0001
arc: D3 V00T0100
arc: D4 H02E0001
arc: D5 H02W0201
arc: D6 H02E0001
arc: D7 V02N0401
arc: E1_H01E0001 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0100 F2
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q5
arc: N1_V02N0101 Q3
arc: N1_V02N0701 Q5
arc: V01S0000 F4
arc: V01S0100 Q7
arc: W3_H06W0003 F0
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0000110011111100
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000110011111100
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000110011111100
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0000110011111100
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R7C111:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 H02E0201
arc: H00L0100 V02N0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 E1_H02W0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 H02W0601
arc: V00B0100 V02S0101
arc: V00T0100 V02N0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: A4 V02N0101
arc: B1 H00R0100
arc: B3 H02W0301
arc: B4 N1_V01S0000
arc: B5 E1_H02W0101
arc: B7 E1_H02W0301
arc: C1 V02S0401
arc: C3 E1_H02W0401
arc: C4 V00B0100
arc: C5 H02E0601
arc: C7 E1_H02W0401
arc: CE2 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 H00R0000
arc: D2 V02N0201
arc: D3 V02N0001
arc: D4 N1_V02S0601
arc: D5 V02N0601
arc: D6 H00L0100
arc: D7 V02S0601
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F4
arc: LSR1 H02E0501
arc: M0 H02W0601
arc: M2 H02W0601
arc: M6 V00B0000
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q5
arc: V01S0000 F2
arc: V01S0100 Q5
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000110011111100
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1111001100000011
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111001100000011
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 1111001100000011
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.A1MUX 1

.tile R7C112:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02N0701
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02N0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02S0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0001
arc: V00B0100 V02S0101
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02E0301
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E3_H06W0303
arc: B1 H00R0100
arc: B5 H00R0000
arc: B7 E1_H02W0301
arc: C1 N1_V01S0100
arc: C3 N1_V02S0601
arc: C5 S1_V02N0201
arc: C7 S1_V02N0201
arc: CE0 V02S0201
arc: CE1 H02E0101
arc: CLK1 G_HPBX0000
arc: D1 H01E0101
arc: D3 V00T0100
arc: D4 V01N0001
arc: D5 V00B0000
arc: D6 V02N0601
arc: D7 H00L0100
arc: E1_H01E0001 F3
arc: E3_H06E0003 F3
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q1
arc: H01W0100 F6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M4 V00B0100
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F4
arc: S3_V06S0003 Q3
arc: W3_H06W0003 F3
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000011110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000110011111100
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 1111001100000011
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1111001100000011
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1

.tile R7C113:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V06N0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 S1_V02N0201
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S3_V06N0103
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 H06E0203
arc: V00B0100 V02N0101
arc: V00T0000 H02E0201
arc: V00T0100 H02E0301
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0203
arc: B1 E1_H02W0301
arc: B3 H00R0100
arc: B5 V02N0701
arc: B7 N1_V02S0701
arc: C1 S1_V02N0401
arc: C3 S1_V02N0401
arc: C5 V00T0100
arc: C7 V00T0000
arc: CE2 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 H00R0000
arc: D2 V02N0001
arc: D3 V02S0001
arc: D5 V02S0401
arc: D6 V01N0001
arc: D7 S1_V02N0601
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q5
arc: LSR1 H02E0501
arc: M0 H02E0601
arc: M2 H02E0601
arc: M6 H02E0401
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR1
arc: S3_V06S0303 Q5
arc: V01S0000 F2
arc: W1_H02W0001 F0
arc: W1_H02W0601 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000110011111100
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111001100000011
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 1111001100000011
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1111001100000011
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1

.tile R7C114:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0001
arc: H00R0000 V02N0401
arc: N1_V01N0101 S3_V06N0203
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 V02N0101
arc: V00T0000 V02S0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
arc: A2 H00L0100
arc: B1 E1_H02W0301
arc: B2 N1_V02S0301
arc: B3 V02S0301
arc: C1 H02W0401
arc: C2 V02N0601
arc: C3 S1_V02N0401
arc: CE1 S1_V02N0201
arc: CE2 H00L0000
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: D0 V02N0201
arc: D1 V00B0100
arc: D2 V02S0001
arc: D3 H00R0000
arc: E1_H01E0101 Q6
arc: E1_H02E0601 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q3
arc: H01W0100 F0
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 W1_H02E0601
arc: M4 V00T0000
arc: M6 V00B0000
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: V00B0000 Q4
arc: V01S0000 Q6
arc: W3_H06W0103 F2
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0000110011111100
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 1111001100000011
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.A1MUX 1

.tile R7C115:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 H02W0401
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
arc: B1 E1_H02W0301
arc: B3 V02N0301
arc: B5 E1_H02W0101
arc: B7 V00B0100
arc: C1 H00L0000
arc: C3 H00L0000
arc: C5 V02S0201
arc: C7 N1_V02S0201
arc: CE2 H00L0100
arc: CLK1 G_HPBX0000
arc: D0 H02E0201
arc: D1 H00R0000
arc: D2 V02N0201
arc: D3 V00T0100
arc: D5 F2
arc: D6 V01N0001
arc: D7 V00B0000
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q5
arc: LSR0 H02E0301
arc: M0 V00T0000
arc: M2 V00T0000
arc: M6 V00T0000
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: V01S0000 F6
arc: V01S0100 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000110011111100
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111001100000011
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 1111001100000011
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1111001100000011
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1

.tile R7C116:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 V01N0001
arc: H00L0000 V02S0201
arc: H00R0000 W1_H02E0401
arc: N1_V02N0301 E3_H06W0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 H06E0303
arc: V00B0100 W1_H02E0501
arc: V00T0000 V02N0601
arc: V00T0100 V02N0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02S0701
arc: A2 V00T0000
arc: A3 V01N0101
arc: A4 W1_H02E0701
arc: A5 V00T0100
arc: A6 H00R0000
arc: A7 H00L0000
arc: B2 S1_V02N0101
arc: B3 V02N0101
arc: B4 V00B0100
arc: B5 N1_V01S0000
arc: B6 V02N0501
arc: B7 N1_V02S0501
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F6
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: V01S0100 F3
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R7C117:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 V02N0001
arc: H00L0100 H02E0101
arc: H00R0000 V02S0601
arc: H00R0100 H02E0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0203 H06E0203
arc: V00B0000 H02E0601
arc: V00T0000 H02E0201
arc: V00T0100 S1_V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H02W0601
arc: A0 V02S0701
arc: A1 H00L0100
arc: A2 W1_H02E0701
arc: A3 V02N0501
arc: A4 V02N0101
arc: A5 V00B0000
arc: A6 V02N0301
arc: A7 V00T0100
arc: B0 H00R0100
arc: B1 S1_V02N0101
arc: B2 H00L0000
arc: B3 H00R0000
arc: B4 H02E0301
arc: B5 V01S0000
arc: B6 S1_V02N0701
arc: B7 V00T0000
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: S3_V06S0303 F6
arc: V01S0100 F1
arc: W1_H02W0701 F5
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R7C118:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 V02S0001
arc: H00L0100 H02E0101
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 S3_V06N0103
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: V00B0000 W1_H02E0401
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02W0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E1_H01W0000
arc: A0 H00R0000
arc: A1 H00L0100
arc: A2 V00T0000
arc: A3 V02N0501
arc: A4 V00T0100
arc: A5 H02W0701
arc: A6 V02N0101
arc: A7 H02E0501
arc: B0 V02N0301
arc: B1 H02E0301
arc: B2 H00R0100
arc: B3 V02S0301
arc: B4 H00L0000
arc: B5 H02W0301
arc: B6 V02S0501
arc: B7 V00B0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: N1_V01N0101 F3
arc: S3_V06S0303 F5
arc: V01S0100 F2
arc: W1_H02W0001 F0
arc: W3_H06W0103 F1
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R7C119:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W3_H06E0003
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0101 V01N0101
arc: S1_V02S0401 H06E0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 W1_H02E0401
arc: V00T0000 V02N0601
arc: V00T0100 N1_V02S0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02W0501
arc: A1 V02N0701
arc: A2 V00T0000
arc: A3 V02N0501
arc: A4 V02S0101
arc: A5 H02E0501
arc: A6 E1_H02W0501
arc: A7 V00T0100
arc: B0 V00B0000
arc: B1 H00R0100
arc: B2 V02N0301
arc: B3 H00R0000
arc: B4 S1_V02N0701
arc: B5 H02E0101
arc: B6 N1_V01S0000
arc: B7 H02W0301
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: N1_V01N0001 F3
arc: N1_V01N0101 F2
arc: V01S0000 F4
arc: W1_H02W0501 F5
arc: W1_H02W0601 F6
arc: W3_H06W0003 F0
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R7C120:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 H02E0201
arc: H00L0100 H02W0301
arc: H00R0000 H02E0601
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 H06E0303
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 S1_V02N0201
arc: V00T0000 S1_V02N0601
arc: V00T0100 W1_H02E0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 V02S0501
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02S0701
arc: A1 H00L0000
arc: A2 H00L0100
arc: A3 V00T0000
arc: A4 V00T0100
arc: A5 H02W0701
arc: A6 V02N0301
arc: A7 H00R0000
arc: B0 V00B0000
arc: B1 S1_V02N0101
arc: B2 V02S0101
arc: B3 V02N0101
arc: B4 H02W0101
arc: B5 H02E0101
arc: B6 S1_V02N0701
arc: B7 V01S0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F0
arc: N1_V01N0001 F5
arc: S3_V06S0203 F7
arc: V01S0100 F2
arc: W1_H02W0601 F6
arc: W3_H06W0103 F1
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R7C121:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V02N0601
arc: H00L0000 W1_H02E0001
arc: H00R0000 V02N0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H06W0103
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 H02W0601
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02E0201
arc: V00T0100 V02S0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0000
arc: A1 S1_V02N0701
arc: A2 V00T0000
arc: A3 H02E0701
arc: A4 V02N0301
arc: A5 V00B0000
arc: A6 V00T0100
arc: A7 E1_H02W0701
arc: B0 H00R0100
arc: B1 V02S0301
arc: B2 H00R0000
arc: B3 V02S0101
arc: B4 V00B0100
arc: B5 V02N0501
arc: B6 S1_V02N0501
arc: B7 E1_H02W0101
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F1
arc: N1_V01N0101 F5
arc: S3_V06S0303 F6
arc: V01S0000 F4
arc: W1_H02W0201 F0
arc: W3_H06W0103 F2
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R7C122:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V06N0003
arc: E1_H02E0601 V02N0601
arc: H00L0000 N1_V02S0201
arc: H00L0100 E1_H02W0101
arc: H00R0000 H02E0401
arc: H00R0100 V02N0501
arc: N1_V02N0301 E1_H02W0301
arc: S1_V02S0001 H02E0001
arc: S3_V06S0003 H06E0003
arc: V00B0000 H02E0601
arc: V00B0100 V02S0301
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E1_H01W0000
arc: A0 H00L0100
arc: A1 V02N0701
arc: A2 V02S0701
arc: A3 S1_V02N0701
arc: A4 V00B0000
arc: A5 V02N0301
arc: A6 S1_V02N0101
arc: A7 H00R0000
arc: B0 V02S0101
arc: B1 S1_V02N0301
arc: B2 H00L0000
arc: B3 H00R0100
arc: B4 V00B0100
arc: B5 N1_V02S0701
arc: B6 S1_V02N0501
arc: B7 V02S0501
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F3
arc: S1_V02S0501 F5
arc: S3_V06S0103 F1
arc: V01S0000 F4
arc: V01S0100 F0
arc: W3_H06W0103 F2
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R7C123:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 S3_V06N0203
arc: H00L0000 S1_V02N0001
arc: H00L0100 V02S0101
arc: H00R0000 H02W0401
arc: H00R0100 V02S0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 S3_V06N0303
arc: V00B0000 H02E0601
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V02N0701
arc: A0 S1_V02N0701
arc: A1 H00L0000
arc: A2 E1_H02W0501
arc: A3 H00L0100
arc: A4 H02W0701
arc: A5 H02W0501
arc: A6 N1_V02S0101
arc: A7 S1_V02N0301
arc: B0 V00B0000
arc: B1 V02S0301
arc: B2 H00R0100
arc: B3 H02E0101
arc: B4 H02E0301
arc: B5 H00R0000
arc: B6 E1_H02W0101
arc: B7 V00T0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: H01W0100 F4
arc: N1_V01N0001 F7
arc: S1_V02S0301 F1
arc: V01S0000 F6
arc: V01S0100 F0
arc: W1_H02W0301 F3
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R7C124:PLC2
arc: H00R0000 V02N0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H01E0101
arc: S1_V02S0501 H02E0501
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 H02E0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 W1_H02E0001
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: CE1 V02N0201
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q6
arc: H01W0000 Q4
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M2 V00B0100
arc: M4 E1_H01E0101
arc: M6 V00B0000
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: W3_H06W0103 Q2
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R7C28:PLC2
arc: E3_H06E0203 V06N0203

.tile R7C34:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R7C40:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R7C46:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R7C52:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R7C58:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R7C64:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R7C70:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R7C76:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R7C81:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0701 E3_H06W0203
arc: N1_V02N0401 E3_H06W0203

.tile R7C82:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0301
arc: H00R0000 V02N0401
arc: H00R0100 H02E0701
arc: N1_V02N0601 S1_V02N0301
arc: V00B0000 E1_H02W0601
arc: V00T0100 V02N0501
arc: A1 H00L0000
arc: A2 H02E0501
arc: A4 F5
arc: A5 H02E0501
arc: B0 F1
arc: B1 N1_V02S0101
arc: B2 H00R0000
arc: B4 V02S0501
arc: B5 N1_V01S0000
arc: C0 V02N0601
arc: C1 V02N0401
arc: C2 H00L0100
arc: C4 H02W0601
arc: C5 E1_H02W0401
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02S0201
arc: D2 V02S0001
arc: D4 V00B0000
arc: D5 H02E0201
arc: E1_H01E0001 F2
arc: E1_H02E0001 F0
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q6
arc: LSR1 V00T0100
arc: M2 E1_H02W0601
arc: M6 H02W0401
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR1
arc: N1_V02N0501 F5
arc: V01S0000 F4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111000010110000
word: SLICEC.K1.INIT 0000000001010011
word: SLICEA.K0.INIT 0000000011000000
word: SLICEA.K1.INIT 1111111110101100
word: SLICEB.K0.INIT 1111111011110010
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R7C83:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0601 H01E0001
arc: H00L0000 H02E0001
arc: H00L0100 H02E0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02W0501
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N1_V02S0501
arc: V00B0000 H02E0601
arc: V00T0100 V02S0501
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 V02N0601
arc: C0 H00L0000
arc: CE1 H02W0101
arc: CLK1 G_HPBX0000
arc: D0 H02E0201
arc: D1 H02E0001
arc: D2 E1_H02W0201
arc: D3 H00R0000
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 H02E0501
arc: M0 H02E0601
arc: M1 H00R0100
arc: M2 H02E0601
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00T0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: S3_V06S0003 F3
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R7C84:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 N1_V02S0201
arc: H00L0100 W1_H02E0301
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 H06W0203
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0401 N1_V01S0000
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02N0601
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 S1_V02N0601
arc: C0 H00L0000
arc: CE1 H02E0101
arc: CLK1 G_HPBX0000
arc: D0 N1_V01S0000
arc: D1 N1_V02S0201
arc: D2 V00B0100
arc: D3 H02W0001
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 W1_H02E0501
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: M3 H00L0100
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 V00T0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
arc: S3_V06S0003 F3
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R7C85:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0601 V01N0001
arc: H00L0000 H02W0201
arc: H00L0100 V02S0301
arc: H00R0000 H02W0601
arc: H00R0100 H02E0501
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0701 N1_V01S0100
arc: V00B0000 V02N0201
arc: V00B0100 H02W0701
arc: V00T0000 H02W0001
arc: V00T0100 V02N0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H01W0000
arc: A4 N1_V01S0100
arc: B1 H00R0100
arc: B4 V02N0701
arc: B6 V00T0000
arc: B7 V00T0000
arc: C0 H00R0100
arc: C1 W1_H02E0601
arc: C4 V00T0000
arc: C6 H02E0601
arc: C7 H02E0601
arc: CE0 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 V01S0100
arc: D4 V02S0601
arc: D6 H00L0100
arc: D7 W1_H02E0001
arc: E1_H01E0001 F1
arc: E1_H02E0401 F6
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F4
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0100
arc: M4 H02E0401
arc: M6 V00T0100
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR1
arc: S1_V02S0601 F4
arc: V01S0100 F6
arc: W1_H02W0601 F6
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1100000011110011
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111000011110011
word: SLICED.K1.INIT 1111000011110011
word: SLICEC.K0.INIT 1111111011110010
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R7C86:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 N1_V01S0000
arc: H00L0000 V02N0001
arc: H00L0100 H02E0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0601 H02E0601
arc: S3_V06S0203 H01E0001
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0301
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V06N0203
arc: W3_H06W0303 E3_H06W0203
arc: A1 H00R0000
arc: A3 H00L0100
arc: A5 S1_V02N0301
arc: B1 H00R0100
arc: B3 V02N0101
arc: B5 V02N0501
arc: C1 H00L0000
arc: C2 N1_V01N0001
arc: C3 H02E0401
arc: C5 V02N0001
arc: C7 V00B0100
arc: CE1 H00R0000
arc: CLK1 G_HPBX0000
arc: D1 H02E0001
arc: D2 V02S0201
arc: D3 V01S0100
arc: D5 V02S0401
arc: D7 V00B0000
arc: E1_H01E0001 F1
arc: E3_H06E0003 Q3
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: LSR0 E1_H02W0501
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q3
arc: S1_V02S0701 F5
arc: V01S0000 F5
arc: V01S0100 F1
arc: W1_H02W0501 F5
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000001100000010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000001100000010
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 0100110000001000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R7C87:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 S3_V06N0103
arc: H00L0100 H02W0301
arc: H00R0000 H02E0401
arc: H00R0100 H02W0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 H02W0401
arc: V00B0000 V02N0001
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0501 N1_V01S0100
arc: W3_H06W0203 E3_H06W0103
arc: C0 H02E0601
arc: CE1 H00L0100
arc: CLK1 G_HPBX0000
arc: D0 N1_V01S0000
arc: D1 H02E0001
arc: D2 H02E0201
arc: D3 H02W0201
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00B0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
arc: S3_V06S0003 F3
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R7C88:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 V01N0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 H02W0301
arc: H00R0100 V02S0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02N0301
arc: V00T0000 V02N0601
arc: V00T0100 V02N0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0203 E3_H06W0103
arc: A4 V02S0301
arc: B0 V00B0000
arc: B1 V00B0000
arc: B4 V00B0100
arc: B6 N1_V01S0000
arc: B7 N1_V01S0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C4 E1_H02W0401
arc: C6 V00T0000
arc: C7 V00T0000
arc: CE0 V02S0201
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 V01S0100
arc: D4 E1_H02W0001
arc: D6 H02W0001
arc: D7 H00L0100
arc: E1_H01E0001 F4
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F4
arc: LSR1 V00T0100
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: M4 V00T0000
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR1
arc: S1_V02S0401 F6
arc: S3_V06S0103 F1
arc: V01S0000 F4
arc: V01S0100 F6
word: SLICEA.K0.INIT 1100110000001100
word: SLICEA.K1.INIT 0000110000001111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111111010111010
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111000011110011
word: SLICED.K1.INIT 1111000011110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1

.tile R7C89:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 E1_H01W0100
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 E1_H02W0001
arc: H00L0100 H02E0301
arc: H00R0000 V02S0601
arc: H00R0100 S1_V02N0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 H06W0003
arc: V00B0100 S1_V02N0301
arc: V00T0000 E1_H02W0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 E1_H02W0301
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0100
arc: A6 N1_V02S0101
arc: B0 H00R0100
arc: B6 S1_V02N0701
arc: C0 H00L0000
arc: C6 W1_H02E0601
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D6 H02W0201
arc: E1_H01E0101 F0
arc: E1_H02E0201 Q2
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F6
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: M2 V00B0100
arc: M4 V00T0000
arc: M6 V00T0100
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: V01S0000 F6
arc: V01S0100 Q4
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111111010111010
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111010111010
word: SLICED.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R7C90:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 W1_H02E0001
arc: H00R0000 N1_V02S0401
arc: H00R0100 W1_H02E0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 H06E0003
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02N0301
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E3_H06W0003
arc: B1 V00B0000
arc: C0 E1_H02W0401
arc: C1 N1_V02S0601
arc: CE0 H00L0000
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 E1_H02W0201
arc: E1_H01E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: LSR0 W1_H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M4 V00T0100
arc: M6 H02E0401
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q4
arc: V01S0100 Q1
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1100000011110011
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R7C91:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00R0100 H02W0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 E1_H01W0100
arc: V00B0000 H02E0401
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02N0601
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02S0301
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: A3 V00B0000
arc: B3 H00R0100
arc: C2 H00L0100
arc: C3 H02E0601
arc: CE0 E1_H02W0101
arc: CE1 H02E0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D2 H02W0001
arc: D3 V02S0001
arc: E3_H06E0003 Q3
arc: E3_H06E0103 F2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q4
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00T0000
arc: M4 V00B0100
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q0
arc: V01S0100 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1000000011000100
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R7C92:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V06N0303
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 H06E0203
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 V02S0201
arc: V00B0100 H02W0701
arc: V00T0100 H02E0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 V06N0003
arc: W3_H06W0203 N1_V01S0000
arc: C2 N1_V02S0401
arc: C3 V02N0601
arc: CE0 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: D2 H02W0001
arc: D3 V00T0100
arc: E1_H01E0101 F2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 H02W0601
arc: M4 V00B0000
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q0
arc: N1_V02N0601 Q4
arc: S1_V02S0301 F3
arc: V01S0100 Q6
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R7C93:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 V06N0203
arc: E3_H06E0303 S3_V06N0303
arc: H00R0000 H02E0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 E1_H02W0401
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H02W0501
arc: C6 N1_V02S0201
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK1 G_HPBX0000
arc: D6 H02E0001
arc: D7 V00B0000
arc: E1_H01E0101 Q2
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 H02W0601
arc: M2 V00T0100
arc: M4 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q4
arc: N1_V02N0001 Q0
arc: V01S0100 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R7C94:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0401
arc: H00R0000 S1_V02N0401
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 H02W0701
arc: V00T0000 V02S0601
arc: V00T0100 V02N0501
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 N1_V01S0100
arc: B2 V02S0101
arc: B3 V02S0101
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 H02E0401
arc: C5 H02E0601
arc: CE0 H02E0101
arc: CE3 H02E0101
arc: CLK1 G_HPBX0000
arc: D2 N1_V01S0000
arc: D3 H00R0000
arc: D4 H02W0001
arc: D5 V02S0401
arc: E1_H01E0001 F2
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00T0000
arc: M2 V00B0100
arc: M6 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q6
arc: N1_V02N0201 Q0
arc: S1_V02S0501 F5
arc: V01S0100 F4
arc: W1_H02W0201 F2
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000011110011
word: SLICEB.K1.INIT 1111000011110011
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1

.tile R7C95:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 W1_H02E0301
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 H06E0303
arc: V00B0100 H02W0701
arc: V00T0000 V02S0601
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 V06N0303
arc: A5 V00T0100
arc: B0 H02E0101
arc: B1 H02E0101
arc: B3 E1_H02W0301
arc: B5 V02N0701
arc: C0 N1_V02S0601
arc: C1 N1_V02S0601
arc: C2 N1_V01N0001
arc: C3 H00R0100
arc: C4 H02E0401
arc: C5 V02S0201
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 W1_H02E0101
arc: CLK1 G_HPBX0000
arc: D0 H02W0201
arc: D1 V02N0001
arc: D2 V00B0100
arc: D3 F0
arc: D4 S1_V02N0401
arc: D5 F0
arc: E1_H01E0001 F2
arc: E1_H02E0701 Q5
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q5
arc: H01W0100 F0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 H02W0601
arc: M6 V00T0000
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q6
arc: S3_V06S0003 Q3
arc: S3_V06S0203 F4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1000000011000100
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 0000000011000000
word: SLICEA.K0.INIT 1111000011110011
word: SLICEA.K1.INIT 1111000011110011
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1

.tile R7C96:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 H01E0101
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0001
arc: H00L0100 V02N0301
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 H06E0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02W0701
arc: V00T0000 H02E0201
arc: V00T0100 V02N0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 S3_V06N0203
arc: A3 N1_V02S0701
arc: A7 H00L0000
arc: B3 E1_H02W0101
arc: B7 V00B0100
arc: C3 H00R0100
arc: C4 N1_V02S0001
arc: C5 E1_H02W0401
arc: C6 V00T0000
arc: C7 H02E0601
arc: CE0 H02E0101
arc: CE3 W1_H02E0101
arc: CLK1 G_HPBX0000
arc: D3 H02W0201
arc: D4 V00B0000
arc: D5 H00L0100
arc: D6 V02N0601
arc: D7 V02N0401
arc: E1_H01E0001 F6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 F4
arc: LSR0 E1_H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q0
arc: S1_V02S0701 F5
arc: V01S0000 F3
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000001100000010
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1100010010000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R7C97:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 H02E0201
arc: H00L0100 S1_V02N0301
arc: H00R0100 S1_V02N0701
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02N0301
arc: V00T0000 V02N0601
arc: V00T0100 V02S0701
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 V06N0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 N1_V01S0100
arc: A1 H00L0000
arc: A3 E1_H02W0701
arc: A5 V02N0301
arc: A7 V00T0100
arc: B1 H00R0100
arc: B3 H02W0101
arc: B5 S1_V02N0701
arc: B7 H02W0101
arc: C0 N1_V01N0001
arc: C1 N1_V02S0401
arc: C3 V02N0601
arc: C4 V02N0201
arc: C5 W1_H02E0401
arc: C7 V00T0000
arc: CE0 H02E0101
arc: CE2 H00L0100
arc: CLK1 G_HPBX0000
arc: D0 H01E0101
arc: D1 W1_H02E0001
arc: D3 N1_V01S0000
arc: D4 H02W0201
arc: D5 V00B0000
arc: D7 N1_V02S0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 H02W0501
arc: M2 V00B0100
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q1
arc: S1_V02S0001 F0
arc: S1_V02S0701 Q5
arc: S3_V06S0103 Q1
arc: V01S0000 Q5
arc: V01S0100 F4
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1000000011000100
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1000000011000100
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000001100000010
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000001100000010
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1

.tile R7C98:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 H01E0101
arc: H00L0100 E1_H02W0301
arc: H00R0100 W1_H02E0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 W1_H02E0401
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02S0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0103 V06N0103
arc: W3_H06W0303 S3_V06N0303
arc: A1 H00L0100
arc: A3 H00L0100
arc: A5 N1_V02S0301
arc: A7 S1_V02N0301
arc: B1 S1_V02N0101
arc: B3 S1_V02N0101
arc: B5 N1_V02S0501
arc: B7 N1_V02S0501
arc: C1 N1_V02S0601
arc: C3 N1_V02S0601
arc: C5 V00T0000
arc: C7 V00T0000
arc: D1 V00T0100
arc: D3 V02S0001
arc: D5 W1_H02E0001
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M2 V00B0000
arc: M4 W1_H02E0401
arc: M6 W1_H02E0401
arc: N1_V01N0101 F0
arc: V01S0000 F2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000001100000010
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000001100000010
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000001100000010
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000001100000010
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1

.tile R7C99:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 H02W0001
arc: H00L0100 V02N0101
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 H02E0401
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02W0201
arc: V00T0100 H02W0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 V06N0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: A1 H00R0000
arc: A7 H02E0501
arc: B1 S1_V02N0101
arc: B7 V00B0000
arc: C1 H00L0100
arc: C6 E1_H01E0101
arc: C7 V02S0201
arc: CE1 H00R0100
arc: CE2 S1_V02N0601
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D1 V02S0001
arc: D6 E1_H02W0001
arc: D7 N1_V02S0601
arc: E1_H01E0101 Q7
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: LSR0 H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00T0000
arc: M2 V00B0100
arc: M4 V00T0100
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q2
arc: S3_V06S0203 Q7
arc: V01S0100 F6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1000000011000100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000001100000010
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R88C4:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R8C100:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 V01N0101
arc: H00L0000 V02S0201
arc: H00L0100 H02E0101
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02E0301
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02E0201
arc: V00T0100 H02W0101
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0303 E1_H02W0501
arc: B5 N1_V02S0701
arc: C0 N1_V01N0001
arc: C1 H00L0100
arc: C2 V02N0401
arc: C3 H00L0000
arc: C4 E1_H01E0101
arc: C5 V00T0000
arc: C6 V00B0100
arc: C7 W1_H02E0601
arc: CE0 H00R0000
arc: CE2 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 W1_H02E0201
arc: D2 V02N0001
arc: D3 V00T0100
arc: D4 H02W0001
arc: D5 H02E0001
arc: D6 E1_H02W0201
arc: D7 V00B0000
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q5
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q1
arc: S1_V02S0001 F2
arc: S1_V02S0101 F3
arc: S1_V02S0501 F7
arc: S3_V06S0103 Q1
arc: V01S0000 F6
arc: V01S0100 F4
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 0000000011000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1

.tile R8C101:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: H00L0000 V02S0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0201
arc: V00B0100 H02W0701
arc: V00T0000 E1_H02W0001
arc: V00T0100 V02S0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 S3_V06N0203
arc: B3 H00R0100
arc: C0 N1_V01S0100
arc: C1 N1_V02S0401
arc: C2 H02E0601
arc: C3 H02W0401
arc: C6 H02E0601
arc: C7 H01E0001
arc: CE1 H00L0100
arc: CE2 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 H00R0000
arc: D2 S1_V02N0201
arc: D3 H02E0201
arc: D6 S1_V02N0601
arc: D7 V00B0000
arc: E1_H01E0101 F2
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M4 V00T0000
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F6
arc: S1_V02S0201 F0
arc: V01S0000 F1
arc: V01S0100 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 0000000011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1

.tile R8C102:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 W1_H02E0001
arc: H00L0100 E1_H02W0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02S0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 V01N0001
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 H06E0103
arc: V00B0000 H02W0601
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02N0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 N1_V01S0000
arc: B7 V02S0701
arc: C0 N1_V02S0401
arc: C1 H00L0000
arc: C2 N1_V01N0001
arc: C3 H00L0100
arc: C4 H02W0401
arc: C5 V00T0000
arc: C6 V00B0100
arc: C7 V00T0000
arc: CE1 H00R0000
arc: CE2 N1_V02S0601
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 N1_V02S0201
arc: D1 V02N0001
arc: D2 V00T0100
arc: D3 V02S0201
arc: D4 V02N0601
arc: D5 H02W0201
arc: D6 V02N0401
arc: D7 E1_H02W0001
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F4
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0301
arc: LSR1 V00B0000
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F0
arc: S1_V02S0301 F1
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q5
arc: V00B0100 Q7
arc: V01S0000 Q7
arc: V01S0100 F2
arc: W1_H02W0601 F6
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0000000011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1

.tile R8C103:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0201
arc: H00L0100 H02W0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02W0601
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 H02E0701
arc: V00T0000 S1_V02N0601
arc: V00T0100 H02W0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0303 V06N0303
arc: C2 N1_V01N0001
arc: C3 H00L0000
arc: C4 H02E0401
arc: C5 V00T0100
arc: C6 H02W0401
arc: C7 V00T0100
arc: CE0 H00L0100
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D2 S1_V02N0201
arc: D3 V02N0001
arc: D4 V02S0601
arc: D5 E1_H02W0001
arc: D6 H00R0100
arc: D7 V02S0401
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F6
arc: E1_H02E0701 Q5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: LSR0 H02E0501
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F4
arc: S1_V02S0701 Q7
arc: S3_V06S0003 Q3
arc: S3_V06S0203 Q7
arc: V01S0000 Q3
arc: V01S0100 F2
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R8C104:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 H02E0601
arc: V00B0100 H02E0501
arc: V00T0000 H02W0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0203 E1_H02W0401
arc: A1 E1_H01E0001
arc: B0 H01W0100
arc: B1 N1_V02S0301
arc: C0 V02N0401
arc: C1 N1_V02S0601
arc: C2 N1_V01N0001
arc: C3 H00L0100
arc: CE0 H00R0100
arc: CE1 E1_H02W0101
arc: CE2 H00L0000
arc: CE3 H02E0101
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 V02N0001
arc: D2 S1_V02N0001
arc: D3 H00R0000
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q6
arc: LSR0 V00B0000
arc: LSR1 H02W0301
arc: M4 V00T0000
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F2
arc: S3_V06S0003 Q0
arc: V00T0100 F1
arc: V01S0100 Q4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1100000011111111
word: SLICEA.K1.INIT 0001001101011111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1

.tile R8C105:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W1_H02E0601
arc: H00L0100 V02N0301
arc: H00R0000 V02N0401
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 E1_H01W0000
arc: V00B0100 V02S0101
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: A4 N1_V01N0101
arc: A6 H02W0701
arc: B4 H00L0000
arc: B5 H02W0301
arc: B6 V00T0000
arc: B7 V02S0501
arc: C4 V01N0101
arc: C5 E1_H02W0601
arc: C6 V01N0101
arc: C7 E1_H02W0601
arc: CE0 V02N0201
arc: CE1 H00R0000
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D4 V02N0601
arc: D5 H02W0201
arc: D6 H02E0001
arc: D7 H00L0100
arc: E1_H01E0101 Q7
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 F4
arc: LSR0 H02E0501
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M2 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q5
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q5
arc: S3_V06S0303 F6
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000110011111100
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0000110011111100
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R8C106:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 V02S0201
arc: H00L0100 V02N0301
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0601 H06W0303
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 H02W0701
arc: V00T0000 V02S0401
arc: V00T0100 V02N0501
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 H01E0101
arc: W3_H06W0103 V06N0103
arc: A4 N1_V01N0101
arc: A6 H02E0501
arc: B4 V01S0000
arc: B5 H00L0000
arc: B6 S1_V02N0501
arc: B7 V02S0501
arc: C4 V00T0000
arc: C5 V00T0100
arc: C6 V02N0201
arc: C7 V00T0100
arc: CE0 H00L0100
arc: CE1 H00R0000
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: D4 S1_V02N0601
arc: D5 E1_H02W0001
arc: D6 S1_V02N0601
arc: D7 H00R0100
arc: E1_H02E0201 Q0
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 Q7
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0501
arc: M0 V00B0100
arc: M2 E1_H02W0601
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q5
arc: N1_V02N0501 Q7
arc: N3_V06N0303 Q5
arc: V01S0000 Q2
arc: V01S0100 F6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0000110011111100
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000110011111100
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R8C107:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02N0201
arc: H00R0000 V02S0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02S0201
arc: V00B0100 V02S0301
arc: V00T0000 H02E0201
arc: V00T0100 V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0203 S3_V06N0203
arc: A0 H00L0100
arc: A4 N1_V01N0101
arc: A6 H02E0701
arc: B0 V00T0000
arc: B1 H02W0101
arc: B4 V02S0501
arc: B5 E1_H02W0101
arc: B6 V01S0000
arc: B7 V00B0000
arc: C0 H02E0601
arc: C1 H00R0100
arc: C4 S1_V02N0201
arc: C5 V00T0100
arc: C6 H02W0401
arc: C7 V00T0100
arc: CE0 V02N0201
arc: CE1 H00R0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 W1_H02E0201
arc: D4 N1_V02S0601
arc: D5 E1_H01W0100
arc: D6 N1_V02S0601
arc: D7 V02N0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 F4
arc: H01W0100 Q7
arc: LSR0 E1_H02W0501
arc: LSR1 H02W0501
arc: M2 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q5
arc: N1_V02N0101 Q1
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q5
arc: S3_V06S0303 F6
arc: V01S0000 Q2
arc: W3_H06W0003 F0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000110011111100
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0000110011111100
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000110011111100
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R8C108:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 H02W0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02W0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 H02W0401
arc: V00B0100 H02E0501
arc: V00T0000 H02W0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V06S0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: B1 H02E0301
arc: B3 V02N0301
arc: B5 V00B0100
arc: B7 V02N0701
arc: C1 H00L0000
arc: C3 H00L0000
arc: C5 V00T0000
arc: C7 V00T0000
arc: D0 H00R0000
arc: D1 N1_V01S0000
arc: D2 E1_H02W0001
arc: D3 S1_V02N0201
arc: D4 H00L0100
arc: D5 N1_V02S0401
arc: D6 H00R0100
arc: D7 H02W0001
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F6
arc: H01W0100 F4
arc: M0 V00B0000
arc: M2 V00B0000
arc: M4 H02W0401
arc: M6 H02W0401
arc: N1_V02N0001 F0
arc: N1_V02N0201 F2
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 1111001100000011
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111001100000011
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 1111001100000011
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1111001100000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1

.tile R8C109:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W1_H02E0401
arc: H00L0100 V02N0101
arc: H00R0000 H02E0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 E1_H02W0201
arc: V00T0100 H02E0301
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02S0501
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: A2 W1_H02E0701
arc: A3 S1_V02N0701
arc: A4 V00T0100
arc: A5 V00T0000
arc: A6 H00R0000
arc: A7 H02W0501
arc: B2 S1_V02N0101
arc: B3 V02N0301
arc: B4 V00B0100
arc: B5 V02S0701
arc: B6 V00B0000
arc: B7 V02N0501
arc: E1_H01E0001 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F3
arc: S3_V06S0303 F5
arc: V01S0100 F2
arc: W1_H02W0601 F4
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R8C110:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S3_V06N0303
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 W1_H02E0601
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02S0001
arc: V00T0000 V02N0601
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0103 E3_H06W0103
arc: A0 H00L0100
arc: A1 V02N0701
arc: A2 N1_V02S0701
arc: A3 V02S0701
arc: A4 H02E0701
arc: A5 E1_H02W0701
arc: A6 H00R0000
arc: A7 H02E0501
arc: B0 V02N0301
arc: B1 V00T0000
arc: B2 V02N0101
arc: B3 V02S0301
arc: B4 S1_V02N0701
arc: B5 H00L0000
arc: B6 V00B0000
arc: B7 V02N0501
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F7
arc: S1_V02S0201 F2
arc: W1_H02W0201 F0
arc: W1_H02W0301 F3
arc: W1_H02W0401 F4
arc: W1_H02W0701 F5
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R8C111:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02E0001
arc: H00R0000 S1_V02N0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06E0103
arc: V00B0000 S1_V02N0201
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02E0501
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 S1_V02N0501
arc: A4 N1_V02S0301
arc: A5 V02N0301
arc: A6 V00T0100
arc: A7 H00R0000
arc: B0 S1_V02N0101
arc: B1 V00B0000
arc: B2 V02N0101
arc: B3 V02S0301
arc: B4 V02N0501
arc: B5 V02S0501
arc: B6 S1_V02N0701
arc: B7 V02S0701
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: N1_V01N0001 F6
arc: N1_V02N0201 F2
arc: N1_V02N0301 F1
arc: N1_V02N0501 F5
arc: S3_V06S0203 F7
arc: V01S0000 F3
arc: W1_H02W0601 F4
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R8C112:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 H02E0201
arc: H00R0000 W1_H02E0401
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 H06W0003
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0001
arc: V00T0000 V02N0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0000
arc: A1 H02W0501
arc: A2 S1_V02N0501
arc: A3 H02E0501
arc: A4 H02W0701
arc: A5 V00B0000
arc: A6 S1_V02N0101
arc: A7 H00R0000
arc: B0 V02S0101
arc: B1 V00T0000
arc: B2 H02W0101
arc: B3 V02N0101
arc: B4 V02S0701
arc: B5 N1_V02S0701
arc: B6 V02S0501
arc: B7 V02N0701
arc: E1_H01E0001 F1
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: N1_V01N0001 F5
arc: S3_V06S0203 F4
arc: V01S0100 F6
arc: W1_H02W0101 F3
arc: W1_H02W0201 F0
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R8C113:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0001
arc: H00R0000 H02E0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 H02W0201
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 H01E0101
arc: V00B0000 V02N0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 N1_V01S0000
arc: A0 E1_H02W0501
arc: A1 H02E0501
arc: A2 V00B0000
arc: A3 V02S0701
arc: A4 W1_H02E0701
arc: A5 V02N0101
arc: A6 H00R0000
arc: A7 V00T0100
arc: B0 S1_V02N0301
arc: B1 V00T0000
arc: B2 V02N0301
arc: B3 V02S0301
arc: B4 H00L0000
arc: B5 V00B0100
arc: B6 V02N0701
arc: B7 S1_V02N0501
arc: E1_H01E0001 F7
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: N1_V01N0001 F5
arc: N1_V02N0001 F2
arc: N1_V02N0101 F3
arc: V01S0100 F0
arc: W1_H02W0601 F4
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R8C114:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 V02N0001
arc: H00L0100 V02S0101
arc: H00R0000 V02S0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 H01E0101
arc: V00B0000 H02W0601
arc: V00T0000 N1_V02S0401
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 V06S0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00R0000
arc: A1 N1_V02S0701
arc: A2 N1_V02S0501
arc: A3 H00L0100
arc: A4 V00B0000
arc: A5 E1_H02W0701
arc: A6 V00T0100
arc: A7 N1_V02S0101
arc: B0 H02W0301
arc: B1 V02S0301
arc: B2 V02N0101
arc: B3 S1_V02N0101
arc: B4 V02N0501
arc: B5 H00L0000
arc: B6 V00T0000
arc: B7 V02N0701
arc: E1_H01E0101 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: N1_V02N0201 F0
arc: S1_V02S0401 F4
arc: S3_V06S0003 F3
arc: S3_V06S0103 F2
arc: V01S0100 F6
arc: W1_H02W0701 F7
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R8C115:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0501 H01E0101
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02W0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 E1_H01W0100
arc: V00T0000 S1_V02N0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V06N0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 V06S0003
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 V01N0101
arc: A0 H00L0000
arc: A1 H00L0100
arc: A2 H02E0701
arc: A3 V02N0501
arc: A4 H02W0501
arc: A5 V02S0101
arc: A6 V02N0301
arc: A7 S1_V02N0101
arc: B0 H00R0100
arc: B1 H02E0301
arc: B2 V02N0101
arc: B3 H00R0000
arc: B4 V02S0501
arc: B5 S1_V02N0501
arc: B6 V00T0000
arc: B7 V02N0701
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0201 F2
arc: E1_H02E0301 F1
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: N1_V01N0001 F5
arc: V01S0000 F3
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R8C116:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02N0001
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0501 H06W0303
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 S1_V02N0001
arc: V00T0000 H02W0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0203
arc: A0 N1_V02S0501
arc: A1 H00R0000
arc: A2 V02N0501
arc: A3 S1_V02N0701
arc: A4 S1_V02N0101
arc: A5 V00T0000
arc: A6 N1_V02S0101
arc: A7 H02E0701
arc: B0 V00B0000
arc: B1 E1_H02W0101
arc: B2 V02S0301
arc: B3 H00R0100
arc: B4 V02S0501
arc: B5 H00L0000
arc: B6 S1_V02N0501
arc: B7 V02N0701
arc: E1_H01E0001 F6
arc: E1_H02E0201 F2
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F0
arc: S3_V06S0103 F1
arc: V01S0100 F3
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R8C117:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0001
arc: H00L0100 V02S0301
arc: H00R0000 V02N0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H01E0101
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 S1_V02N0601
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0100
arc: A1 H00L0000
arc: B0 V02N0301
arc: B1 V00T0000
arc: B5 H00R0000
arc: B7 H02W0301
arc: C5 V00B0100
arc: C7 V00B0100
arc: D4 H02E0001
arc: D5 S1_V02N0401
arc: D6 E1_H02W0201
arc: D7 H02W0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F4
arc: M4 V00B0000
arc: M6 V00B0000
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1111001100000011
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 1111001100000011
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R8C118:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: H00L0000 V02S0201
arc: H00L0100 W1_H02E0301
arc: H00R0100 V02N0701
arc: H01W0100 W3_H06E0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02E0501
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 H02E0601
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02W0001
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 N1_V01S0100
arc: B1 V01N0001
arc: B3 H00R0100
arc: B4 V01S0000
arc: B5 E1_H02W0301
arc: B7 V00T0000
arc: C1 H00L0000
arc: C3 H00L0000
arc: C4 H02W0601
arc: C5 N1_V02S0201
arc: C7 V02S0201
arc: CE2 V02N0601
arc: CLK1 G_HPBX0000
arc: D0 H02E0001
arc: D1 H00R0000
arc: D2 H02E0201
arc: D3 V02N0001
arc: D4 V02S0401
arc: D5 H00L0100
arc: D6 V00B0000
arc: D7 S1_V02N0601
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F4
arc: H01W0000 F2
arc: LSR0 V00T0100
arc: M0 V00B0100
arc: M2 V00B0100
arc: M6 V00B0100
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q5
arc: V01S0000 Q5
arc: V01S0100 Q5
arc: W1_H02W0601 F6
arc: W1_H02W0701 Q5
arc: W3_H06W0003 F0
word: SLICEC.K0.INIT 0011001100001111
word: SLICEC.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 1111001100000011
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1111001100000011
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111001100000011
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1

.tile R8C119:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 E1_H02W0201
arc: H00L0100 V02N0301
arc: H00R0000 H02W0601
arc: H00R0100 W1_H02E0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 H02W0701
arc: V00B0100 V02N0101
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 V06N0303
arc: B1 H02E0101
arc: B3 H00L0000
arc: B5 V00B0100
arc: B7 S1_V02N0501
arc: C1 H02E0601
arc: C3 N1_V02S0401
arc: C5 H02E0601
arc: C7 H02E0601
arc: CE1 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 V02N0001
arc: D1 H02W0001
arc: D3 F0
arc: D4 H00R0100
arc: D5 S1_V02N0401
arc: D6 V02S0401
arc: D7 H00L0100
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F4
arc: H01W0100 Q3
arc: LSR0 H02W0501
arc: M0 V00T0100
arc: M4 V00T0100
arc: M6 V00T0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: N1_V02N0401 F6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000110011111100
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1111001100000011
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 1111001100000011
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 1111001100000011
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.A1MUX 1

.tile R8C120:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V06N0203
arc: E3_H06E0103 V06S0103
arc: H00L0000 H02E0201
arc: H00R0000 V02N0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W3_H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H06W0303
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 W1_H02E0401
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02W0001
arc: V00T0100 H02W0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V06N0203
arc: W3_H06W0303 N1_V01S0100
arc: B3 V01N0001
arc: B5 H00R0000
arc: B7 S1_V02N0701
arc: C3 W1_H02E0601
arc: C5 W1_H02E0601
arc: C7 W1_H02E0601
arc: CE0 H00L0000
arc: CLK1 G_HPBX0000
arc: D2 V00B0100
arc: D3 E1_H02W0201
arc: D4 W1_H02E0001
arc: D5 S1_V02N0401
arc: D6 W1_H02E0201
arc: D7 H00R0100
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: M2 V00T0100
arc: M4 E1_H02W0401
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: W1_H02W0401 F6
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111001100000011
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 1111001100000011
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1111001100000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1

.tile R8C121:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0701 V06S0203
arc: H00L0000 N1_V02S0201
arc: H00R0100 H02W0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02N0001
arc: V00T0000 H02W0001
arc: V00T0100 H02W0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0203 V01N0001
arc: A0 H00L0100
arc: B0 V02S0301
arc: B1 V02S0101
arc: B3 W1_H02E0101
arc: B5 V02S0501
arc: B7 V00B0000
arc: C0 S1_V02N0401
arc: C1 H00L0000
arc: C3 H02W0601
arc: C5 H02W0601
arc: C7 S1_V02N0201
arc: CE0 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 H00R0000
arc: D2 E1_H02W0201
arc: D3 V02N0201
arc: D4 E1_H01W0100
arc: D5 H02E0001
arc: D6 E1_H02W0001
arc: D7 V02N0601
arc: E1_H02E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 Q1
arc: H00R0000 F6
arc: H01W0000 F4
arc: LSR1 V00T0000
arc: M2 V00T0100
arc: M4 H02W0401
arc: M6 V00T0100
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR1
arc: W3_H06W0003 F0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000110011111100
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1111001100000011
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 1111001100000011
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111001100000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1

.tile R8C122:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W3_H06E0103
arc: H00L0000 N1_V02S0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 S1_V02N0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0303 H06E0303
arc: V00T0100 E1_H02W0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 N1_V01S0100
arc: B1 H02W0101
arc: B3 W1_H02E0101
arc: B5 N1_V01S0000
arc: B7 V02S0501
arc: C1 H00L0000
arc: C3 H00L0100
arc: C5 N1_V02S0201
arc: C7 N1_V02S0201
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: D1 F2
arc: D2 H00R0000
arc: D3 V02N0001
arc: D5 W1_H02E0201
arc: D7 H02E0001
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 W1_H02E0501
arc: LSR1 H02E0301
arc: M2 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N3_V06N0103 Q1
arc: S3_V06S0103 Q1
arc: W3_H06W0203 Q7
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000110011111100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000110011111100
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000110011111100
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111001100000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1

.tile R8C123:PLC2
arc: E1_H02E0601 N1_V02S0601
arc: H00L0000 N1_V02S0201
arc: H00L0100 E1_H02W0101
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0103 H06E0103
arc: V00B0000 V02N0201
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02W0001
arc: V00T0100 H02W0301
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 H01E0001
arc: W3_H06W0303 S3_V06N0303
arc: B3 H00L0000
arc: B7 W1_H02E0101
arc: C3 H02W0401
arc: C7 V00T0100
arc: CE0 H00R0100
arc: CE1 H02E0101
arc: CE2 H00R0000
arc: CLK1 G_HPBX0000
arc: D3 V01S0100
arc: D6 H00L0100
arc: D7 V00B0000
arc: E1_H01E0101 Q0
arc: F3 F3_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q4
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0100
arc: M4 E1_H01E0101
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: V01S0100 F6
arc: W3_H06W0003 Q3
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000110011111100
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1111001100000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1

.tile R8C124:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0401
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V02S0501
arc: W3_H06W0103 N1_V01S0100
arc: CE0 S1_V02N0201
arc: CLK1 G_HPBX0000
arc: LSR1 V00T0000
arc: M0 H02E0601
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR1
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R8C82:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0203 N1_V01S0000
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0501 S3_V06N0303

.tile R8C83:PLC2
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0401 E1_H02W0401
arc: V00B0000 H02W0601
arc: V00B0100 H02W0501
arc: V00T0000 S1_V02N0401
arc: B1 V00B0000
arc: C0 H02W0601
arc: C1 H00R0100
arc: CE0 H02E0101
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 V02N0201
arc: E1_H01E0001 F1
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: LSR0 V00T0000
arc: M0 V00B0100
arc: M1 H02E0001
arc: M2 V00B0100
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R8C84:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 V06N0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 W1_H02E0001
arc: H00R0000 E1_H02W0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0203 H01E0001
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02N0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 S3_V06N0303
arc: C0 S1_V02N0601
arc: CE1 H02W0101
arc: CLK1 G_HPBX0000
arc: D0 V02S0001
arc: D1 S1_V02N0001
arc: D2 E1_H02W0201
arc: D3 H00R0000
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00L0000
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
arc: S3_V06S0003 Q3
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R8C85:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 E3_H06W0303
arc: H00L0000 V02S0201
arc: H00R0000 V02N0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 H02E0701
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 S3_V06N0303
arc: V00B0000 H02E0601
arc: V00B0100 H02W0701
arc: V00T0000 H02E0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0401 E1_H02W0101
arc: A4 V02N0301
arc: A7 V02N0101
arc: B1 V00B0000
arc: B4 S1_V02N0501
arc: B7 S1_V02N0501
arc: C0 H02E0601
arc: C1 V02S0601
arc: C4 V00T0100
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 V01S0100
arc: D1 E1_H02W0201
arc: D4 N1_V02S0401
arc: D7 H00R0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F1
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: LSR1 H02E0501
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0100
arc: M4 V00T0000
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F7
arc: S3_V06S0103 Q1
arc: V01S0000 F4
arc: V01S0100 F7
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000001100000010
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111111010111010
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R8C86:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 V06N0003
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02W0101
arc: H00R0000 H02W0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0501 H02W0501
arc: S3_V06S0103 H01E0101
arc: V00B0000 S1_V02N0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02W0001
arc: V00T0100 S1_V02N0701
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: A4 V02N0101
arc: A7 V02S0101
arc: B1 H02W0101
arc: B4 S1_V02N0501
arc: B7 V02N0501
arc: C0 H00L0100
arc: C1 W1_H02E0401
arc: C4 V00B0100
arc: C6 H02E0401
arc: C7 F4
arc: CE0 E1_H02W0101
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 N1_V01S0000
arc: D1 V02S0201
arc: D4 H00R0100
arc: D6 V00B0000
arc: D7 V02S0601
arc: E1_H01E0001 F4
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M4 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0301 F1
arc: W1_H02W0601 F4
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1100010010000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1100000011110011
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111111010111010
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R8C87:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0103 V06N0103
arc: E3_H06E0303 V01N0101
arc: H00L0000 H02E0001
arc: H00L0100 V02N0301
arc: H00R0000 V02S0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N1_V02S0301
arc: V00B0000 H02E0401
arc: V00T0000 H02E0001
arc: V00T0100 H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: A5 V00T0100
arc: A7 H00L0000
arc: B1 V00T0000
arc: B5 H02E0101
arc: B7 H02E0101
arc: C0 H00L0000
arc: C1 N1_V02S0401
arc: C4 H02E0601
arc: C5 N1_V02S0001
arc: C6 V00B0100
arc: C7 N1_V02S0201
arc: CE0 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: D0 V02S0201
arc: D1 E1_H02W0201
arc: D4 V02N0401
arc: D5 H00R0100
arc: D6 S1_V02N0601
arc: D7 N1_V02S0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0301 Q1
arc: E1_H02E0701 Q5
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S3_V06S0103 F1
arc: S3_V06S0303 Q5
arc: V00B0100 Q7
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 0100110000001000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0100110000001000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R8C88:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: H00L0000 N1_V02S0001
arc: H00L0100 E1_H02W0301
arc: H00R0100 V02S0701
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 H06W0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 E1_H02W0501
arc: V00T0000 S1_V02N0601
arc: V00T0100 E1_H02W0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 S1_V02N0501
arc: A5 V00T0100
arc: B1 E1_H02W0301
arc: B5 W1_H02E0101
arc: B7 E1_H02W0301
arc: C0 H00L0100
arc: C1 H02W0401
arc: C4 H02E0601
arc: C5 V02S0201
arc: C6 V02S0001
arc: C7 S1_V02N0201
arc: CE0 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 V02N0001
arc: D4 E1_H02W0001
arc: D5 V02S0401
arc: D6 V02N0601
arc: D7 V02S0401
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F6
arc: E3_H06E0203 F4
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: S3_V06S0103 Q1
arc: V01S0000 F1
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1000000011000100
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0000000011000000
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R8C89:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02W0101
arc: H00R0000 V02N0401
arc: H00R0100 V02N0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N1_V01S0100
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02W0201
arc: V00T0100 H02W0301
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 N1_V02S0601
arc: A3 V00B0000
arc: B3 H00R0100
arc: C0 H00L0000
arc: C1 E1_H02W0401
arc: C3 H02W0601
arc: C4 V02S0001
arc: C5 S1_V02N0201
arc: C6 V02N0001
arc: C7 V00T0000
arc: CE2 W1_H02E0101
arc: CLK1 G_HPBX0000
arc: D0 H02E0001
arc: D1 H00R0000
arc: D3 V00B0100
arc: D4 W1_H02E0201
arc: D5 F2
arc: D6 S1_V02N0601
arc: D7 H00L0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02E0501
arc: M2 V00T0100
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F0
arc: V01S0000 F1
arc: V01S0100 F7
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000001100000010
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1

.tile R8C90:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 V02N0201
arc: H00L0100 H02W0301
arc: H00R0000 V02N0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 H02E0001
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V06N0303
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: C0 S1_V02N0601
arc: C1 N1_V02S0401
arc: C2 H00L0000
arc: C3 H02E0601
arc: C4 V00T0000
arc: C5 V02S0201
arc: C6 V00T0100
arc: C7 V02S0001
arc: D0 V02S0201
arc: D1 H02W0001
arc: D2 V02N0001
arc: D3 H00R0000
arc: D4 N1_V02S0401
arc: D5 H00L0100
arc: D6 V02N0601
arc: D7 E1_H02W0201
arc: E1_H01E0101 F7
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F4
arc: S1_V02S0101 F3
arc: S1_V02S0201 F0
arc: S1_V02S0301 F1
arc: S1_V02S0701 F5
arc: V01S0100 F6
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R8C91:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V01N0101
arc: H00L0000 N1_V02S0201
arc: H00R0000 V02N0401
arc: H00R0100 V02N0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02N0201
arc: V00B0100 V02N0301
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E1_H02W0501
arc: C0 H00L0000
arc: C1 N1_V01N0001
arc: C2 H02W0401
arc: C3 N1_V02S0601
arc: C4 V00T0000
arc: C5 V02N0001
arc: C6 H02E0401
arc: C7 V02S0201
arc: D0 V02S0201
arc: D1 V00B0100
arc: D2 V02N0001
arc: D3 H00R0000
arc: D4 H00R0100
arc: D5 V00B0000
arc: D6 V02S0401
arc: D7 H02W0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F4
arc: S1_V02S0001 F0
arc: S1_V02S0101 F1
arc: S1_V02S0501 F5
arc: V01S0000 F3
arc: V01S0100 F2
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R8C92:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02N0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 W1_H02E0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H06E0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 H02W0701
arc: V00T0000 V02S0601
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E3_H06W0303
arc: C0 H02W0401
arc: C1 V02S0401
arc: C2 H02E0401
arc: C3 H00R0100
arc: C4 W1_H02E0601
arc: C5 V00T0000
arc: C6 H02W0601
arc: C7 V00B0100
arc: D0 V00T0100
arc: D1 H02W0001
arc: D2 H00R0000
arc: D3 V02N0201
arc: D4 V02N0601
arc: D5 H00L0100
arc: D6 V02S0601
arc: D7 H02W0201
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: N1_V01N0001 F6
arc: N1_V01N0101 F7
arc: S1_V02S0001 F0
arc: S1_V02S0101 F1
arc: S1_V02S0501 F5
arc: V01S0100 F3
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R8C93:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 V01N0101
arc: H00L0000 N1_V02S0201
arc: H00L0100 H02W0101
arc: H00R0000 H02E0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02W0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V02N0701
arc: C0 V02N0401
arc: C1 H00L0100
arc: C2 S1_V02N0401
arc: C3 H00L0000
arc: C4 H02W0401
arc: C5 E1_H02W0401
arc: C6 H02E0601
arc: C7 W1_H02E0401
arc: D0 N1_V02S0201
arc: D1 V00B0100
arc: D2 H00R0000
arc: D3 V02N0001
arc: D4 H01W0000
arc: D5 V00B0000
arc: D6 N1_V02S0601
arc: D7 V02S0401
arc: E1_H01E0001 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: S1_V02S0101 F3
arc: S1_V02S0201 F2
arc: S1_V02S0701 F7
arc: V01S0000 F0
arc: V01S0100 F6
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R8C94:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 H02W0201
arc: H00L0100 S1_V02N0301
arc: H00R0100 H02W0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 H02W0701
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E1_H02W0501
arc: C0 H00L0100
arc: C1 H00L0000
arc: C2 H00R0100
arc: C3 H02E0401
arc: C4 V00T0100
arc: C5 V02S0201
arc: C6 S1_V02N0001
arc: C7 N1_V02S0001
arc: D0 N1_V02S0001
arc: D1 V00B0100
arc: D2 H02E0001
arc: D3 V02N0001
arc: D4 H02E0201
arc: D5 V02S0401
arc: D6 H02W0201
arc: D7 H02W0001
arc: E1_H01E0001 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: N1_V01N0001 F0
arc: N1_V01N0101 F1
arc: S1_V02S0201 F2
arc: S1_V02S0301 F3
arc: S1_V02S0601 F6
arc: V01S0100 F5
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R8C95:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 W1_H02E0601
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 E1_H02W0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V06N0203
arc: W3_H06W0203 E3_H06W0203
arc: C0 S1_V02N0601
arc: C1 N1_V02S0401
arc: C2 H00L0000
arc: C3 H00L0100
arc: C4 V00B0100
arc: C5 W1_H02E0601
arc: C6 H02W0401
arc: C7 V00T0000
arc: D0 E1_H02W0201
arc: D1 V00T0100
arc: D2 H00R0000
arc: D3 V02N0201
arc: D4 H02E0201
arc: D5 V00B0000
arc: D6 N1_V02S0401
arc: D7 V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: N1_V02N0201 F2
arc: S1_V02S0101 F3
arc: S1_V02S0701 F7
arc: V01S0000 F1
arc: V01S0100 F0
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R8C96:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0001
arc: H00L0100 H02E0301
arc: H00R0000 V02N0401
arc: H00R0100 V02N0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02N0301
arc: V00T0000 H02W0001
arc: V00T0100 H02W0101
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V06N0103
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V06N0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E1_H02W0601
arc: C0 V02S0601
arc: C1 H00L0000
arc: C2 S1_V02N0401
arc: C3 H00L0100
arc: C4 S1_V02N0001
arc: C5 V02N0201
arc: C6 V00T0000
arc: C7 H02W0401
arc: D0 H02E0201
arc: D1 V00T0100
arc: D2 H00R0000
arc: D3 V00B0100
arc: D4 V00B0000
arc: D5 N1_V02S0601
arc: D6 H00R0100
arc: D7 V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: N1_V01N0101 F5
arc: S1_V02S0501 F7
arc: V01S0000 F1
arc: V01S0100 F6
arc: W1_H02W0301 F3
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R8C97:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 V01N0101
arc: H00L0000 V02S0201
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 H02E0601
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 H01E0001
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 H02W0701
arc: V00T0000 H02E0201
arc: V00T0100 H02W0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H02W0101
arc: A7 V02N0101
arc: B0 V02N0301
arc: B1 V02N0301
arc: B7 V02N0701
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 N1_V02S0401
arc: C3 H00L0000
arc: C4 V02S0201
arc: C5 S1_V02N0201
arc: C6 E1_H01E0101
arc: C7 V00T0000
arc: CE3 W1_H02E0101
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 H00R0000
arc: D2 N1_V02S0001
arc: D3 V02N0001
arc: D4 E1_H02W0201
arc: D5 H02W0001
arc: D6 S1_V02N0601
arc: D7 F0
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F2
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F3
arc: N3_V06N0303 F5
arc: S3_V06S0203 Q7
arc: V01S0100 F6
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1000000011000100
word: SLICEA.K0.INIT 1111000011110011
word: SLICEA.K1.INIT 1111000011110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1

.tile R8C98:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 V01N0101
arc: H00L0000 W1_H02E0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02W0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02N0201
arc: V00B0100 W1_H02E0701
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 V02S0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H02W0601
arc: C0 H02W0401
arc: C1 H00L0000
arc: C2 S1_V02N0401
arc: C3 H00R0100
arc: C4 H02E0601
arc: C5 V00T0000
arc: C6 S1_V02N0001
arc: C7 H02W0601
arc: CE2 N1_V02S0601
arc: CLK1 G_HPBX0000
arc: D0 V02N0001
arc: D1 H02W0001
arc: D2 H00R0000
arc: D3 N1_V02S0201
arc: D4 V00B0000
arc: D5 H00L0100
arc: D6 H00R0100
arc: D7 S1_V02N0601
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 F6
arc: LSR0 V00B0100
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F0
arc: S1_V02S0301 F1
arc: S3_V06S0303 Q5
arc: V01S0000 F7
arc: V01S0100 F3
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R8C99:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 V02S0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02W0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 H06W0103
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 H02W0501
arc: V00T0000 S1_V02N0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 V06S0103
arc: W3_H06W0303 E1_H02W0601
arc: C0 H00L0000
arc: C1 H02E0401
arc: C2 V02S0401
arc: C3 E1_H01W0000
arc: C4 V00T0000
arc: C5 E1_H01E0101
arc: C6 H02W0401
arc: C7 E1_H02W0401
arc: D0 V00B0100
arc: D1 S1_V02N0201
arc: D2 V00T0100
arc: D3 H00R0000
arc: D4 V02N0401
arc: D5 H02W0201
arc: D6 S1_V02N0401
arc: D7 H00L0100
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: N1_V01N0101 F2
arc: S1_V02S0101 F1
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
arc: V01S0000 F0
arc: V01S0100 F7
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R9C100:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 V02N0201
arc: H00L0100 H02E0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H01E0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02S0001
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 V01N0101
arc: A0 N1_V02S0701
arc: A1 W1_H02E0701
arc: A2 N1_V02S0501
arc: A3 S1_V02N0701
arc: A4 N1_V02S0301
arc: A5 E1_H02W0701
arc: A6 V02S0301
arc: A7 V00T0100
arc: B0 V02S0101
arc: B1 V00B0000
arc: B2 V02N0101
arc: B3 H00L0000
arc: B4 S1_V02N0501
arc: B5 H00R0000
arc: B6 V02S0501
arc: B7 N1_V01S0000
arc: CE0 H00R0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q7
arc: E1_H02E0401 Q6
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q6
arc: S1_V02S0001 Q0
arc: S3_V06S0103 Q2
arc: S3_V06S0203 Q4
arc: V01S0100 Q3
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C101:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02W0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 H06W0303
arc: S3_V06S0203 H06W0203
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 S1_V02N0601
arc: V00T0100 N1_V02S0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 V01N0101
arc: A0 E1_H02W0501
arc: A1 V02N0501
arc: A2 V02S0501
arc: A3 H00L0100
arc: A4 V02S0101
arc: A5 W1_H02E0501
arc: A6 N1_V02S0101
arc: A7 H00L0000
arc: B0 V02N0301
arc: B1 V00T0000
arc: B2 H00R0000
arc: B3 N1_V02S0301
arc: B4 V00B0100
arc: B5 S1_V02N0501
arc: B6 N1_V01S0000
arc: B7 V00B0000
arc: CE0 E1_H02W0101
arc: CE1 S1_V02N0201
arc: CE2 E1_H02W0101
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 Q6
arc: E1_H02E0301 Q1
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: LSR0 H02E0301
arc: LSR1 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0701 Q7
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q2
arc: S3_V06S0303 Q5
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C102:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0001
arc: H00R0000 N1_V02S0601
arc: H00R0100 W1_H02E0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N1_V01S0000
arc: S3_V06S0203 H01E0001
arc: V00B0000 W1_H02E0601
arc: V00B0100 S1_V02N0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 V01N0101
arc: A0 V02S0701
arc: A1 S1_V02N0501
arc: A2 V02S0501
arc: A3 H02E0701
arc: A4 V00B0000
arc: A5 V02N0101
arc: A6 W1_H02E0701
arc: A7 N1_V02S0301
arc: B0 V02S0301
arc: B1 N1_V02S0101
arc: B2 S1_V02N0101
arc: B3 H00R0000
arc: B4 V00B0100
arc: B5 H00L0000
arc: B6 S1_V02N0701
arc: B7 V02N0701
arc: CE0 H00R0100
arc: CE1 H02W0101
arc: CE2 H00R0100
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0101 Q1
arc: S1_V02S0601 Q4
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q2
arc: S3_V06S0303 Q6
arc: V01S0000 Q5
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C103:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 E1_H02W0001
arc: H00L0100 H02W0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06W0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02S0001
arc: V00B0100 V02N0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 N1_V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 S3_V06N0303
arc: A0 V02N0701
arc: A1 H00L0100
arc: A2 V00B0000
arc: A3 N1_V02S0701
arc: A4 V00T0100
arc: A5 N1_V01S0100
arc: A6 V02S0301
arc: A7 H02E0501
arc: B0 S1_V02N0301
arc: B1 N1_V02S0101
arc: B2 S1_V02N0101
arc: B3 H02W0301
arc: B4 H00R0000
arc: B5 S1_V02N0501
arc: B6 S1_V02N0701
arc: B7 V00T0000
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00R0100
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: E1_H02E0301 Q3
arc: E3_H06E0003 Q0
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0301
arc: LSR1 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0301 Q1
arc: N1_V02N0401 Q6
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q5
arc: V01S0100 Q2
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C104:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0501 H01E0101
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 H02W0001
arc: H00R0000 N1_V02S0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 H02W0401
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 H02W0601
arc: V00B0100 H02W0501
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 V01N0101
arc: A0 V02N0501
arc: A1 N1_V02S0701
arc: A2 S1_V02N0501
arc: A3 V02S0501
arc: A4 N1_V02S0101
arc: A5 V00T0100
arc: A6 N1_V02S0301
arc: A7 H00R0000
arc: B0 E1_H01W0100
arc: B1 H02W0101
arc: B2 S1_V02N0101
arc: B3 H00R0100
arc: B4 S1_V02N0701
arc: B5 V02S0701
arc: B6 V00B0100
arc: B7 V00B0000
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q3
arc: E1_H02E0601 Q6
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 W1_H02E0301
arc: LSR1 H02E0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: S1_V02S0401 Q4
arc: S3_V06S0103 Q2
arc: S3_V06S0203 Q7
arc: V01S0000 Q1
arc: V01S0100 Q0
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C105:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02E0001
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02W0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 S1_V02N0201
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 V06N0003
arc: W3_H06W0103 V01N0101
arc: W3_H06W0303 S3_V06N0303
arc: A0 H00R0000
arc: A1 H00L0000
arc: B0 S1_V02N0301
arc: B1 V00B0000
arc: C4 E1_H02W0601
arc: C5 V02S0001
arc: C6 V02S0201
arc: C7 V00T0000
arc: CE0 H00R0100
arc: CLK1 G_HPBX0000
arc: D4 E1_H02W0001
arc: D5 H02E0201
arc: D6 V02N0401
arc: D7 V02S0401
arc: E1_H01E0001 Q1
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR0 V00T0100
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR0
arc: V01S0000 Q0
arc: V01S0100 F6
arc: W1_H02W0501 F5
arc: W1_H02W0601 F4
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C106:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 S1_V02N0201
arc: H00R0000 S1_V02N0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 V02S0301
arc: V00T0100 V02N0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V01N0101
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 V01N0101
arc: A0 E1_H01E0001
arc: A2 H00L0100
arc: A4 H02W0701
arc: A6 N1_V01N0101
arc: B0 S1_V02N0101
arc: B1 H02E0301
arc: B2 V02N0301
arc: B3 H00R0100
arc: B4 H02E0101
arc: B5 V02S0501
arc: B6 V02S0701
arc: B7 H02W0101
arc: C0 H00L0000
arc: C1 H02E0601
arc: C2 N1_V02S0401
arc: C3 H02E0601
arc: C4 S1_V02N0201
arc: C5 H02E0601
arc: C6 S1_V02N0201
arc: C7 H02E0601
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 V00T0100
arc: D2 H00R0000
arc: D3 H02E0001
arc: D4 V02N0601
arc: D5 H02W0201
arc: D6 V02N0601
arc: D7 E1_H02W0201
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0100 F2
arc: LSR0 V00B0100
arc: LSR1 H02E0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q7
arc: N1_V02N0101 Q1
arc: N1_V02N0701 Q7
arc: N3_V06N0003 Q3
arc: N3_V06N0303 Q5
arc: S1_V02S0401 F4
arc: S3_V06S0003 F0
arc: V01S0100 F6
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0000110011111100
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000110011111100
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000110011111100
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0000110011111100
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R9C107:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 S1_V02N0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02W0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 V01N0001
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02S0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 V06N0203
arc: A0 E1_H01E0001
arc: A6 N1_V01N0101
arc: B0 H01W0100
arc: B1 V02S0101
arc: B5 H02W0301
arc: B6 V00B0000
arc: B7 V02N0701
arc: C0 S1_V02N0401
arc: C1 N1_V01S0100
arc: C5 S1_V02N0201
arc: C6 V02N0201
arc: C7 W1_H02E0601
arc: CE0 H00R0000
arc: CE1 H02W0101
arc: CE3 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 V01S0100
arc: D4 S1_V02N0601
arc: D5 H00L0100
arc: D6 H00R0100
arc: D7 V02N0401
arc: E1_H01E0001 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 W1_H02E0501
arc: LSR1 V00B0100
arc: M2 V00T0000
arc: M4 E1_H02W0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q7
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q7
arc: S1_V02S0401 F6
arc: S3_V06S0003 F0
arc: V01S0100 F4
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000110011111100
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0000110011111100
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 1111001100000011
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.A1MUX 1

.tile R9C108:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02E0301
arc: H00R0000 H02W0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 V01N0001
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02W0501
arc: V00T0100 H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 N1_V02S0601
arc: B1 W1_H02E0101
arc: B3 H00R0100
arc: B5 V02S0701
arc: B7 W1_H02E0301
arc: C1 H00L0100
arc: C3 H00L0000
arc: C5 E1_H01E0101
arc: C7 V00T0100
arc: CE2 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 V02S0201
arc: D1 H02W0001
arc: D2 H02E0201
arc: D3 V02N0001
arc: D4 H00R0100
arc: D5 V00B0000
arc: D6 V02S0601
arc: D7 S1_V02N0601
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F0
arc: LSR1 E1_H02W0301
arc: M0 V00B0000
arc: M2 V00T0100
arc: M4 V00B0100
arc: M6 V00B0000
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR1
arc: N1_V02N0401 F6
arc: N3_V06N0203 Q4
arc: V01S0100 Q4
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1100110011110000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1111001100000011
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 1111001100000011
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.A1MUX 1

.tile R9C109:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0401
arc: V00T0000 V02N0401
arc: V00T0100 V02S0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H01W0100
arc: B1 E1_H02W0301
arc: B3 H02E0301
arc: B5 E1_H02W0101
arc: B6 V01S0000
arc: B7 H02W0101
arc: C1 H02W0401
arc: C3 H02W0401
arc: C5 H02W0401
arc: C6 H02W0601
arc: C7 N1_V02S0201
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 V02N0201
arc: D2 V02S0201
arc: D3 H00R0000
arc: D4 V02S0401
arc: D5 V02S0601
arc: D6 S1_V02N0401
arc: D7 V00B0000
arc: E1_H01E0001 Q7
arc: E1_H02E0701 Q7
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: LSR0 W1_H02E0501
arc: M0 V00T0000
arc: M2 V00T0000
arc: M4 V00T0000
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: N1_V02N0001 F2
arc: S1_V02S0401 F4
arc: V01S0000 Q7
arc: W1_H02W0201 F0
word: SLICED.K0.INIT 0011001100001111
word: SLICED.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111001100000011
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 1111001100000011
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 1111001100000011
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.A1MUX 1

.tile R9C110:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 H01E0001
arc: H00R0000 H02W0601
arc: H00R0100 H02E0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02E0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02S0201
arc: V00B0100 V02S0101
arc: V00T0100 E1_H02W0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0103
arc: B1 H02E0101
arc: B3 H00R0100
arc: B5 H02E0301
arc: B7 W1_H02E0101
arc: C1 E1_H02W0401
arc: C3 E1_H02W0401
arc: C5 E1_H02W0401
arc: C7 E1_H02W0401
arc: D0 H02W0001
arc: D1 N1_V01S0000
arc: D2 V00B0100
arc: D3 H00R0000
arc: D4 V02S0601
arc: D5 N1_V02S0401
arc: D6 V00B0000
arc: D7 V02N0401
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F4
arc: M0 V00T0100
arc: M2 V00T0100
arc: M4 V00T0100
arc: M6 V00T0100
arc: V01S0100 F6
arc: W1_H02W0001 F2
arc: W1_H02W0201 F0
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1111001100000011
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 1111001100000011
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 1111001100000011
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111001100000011
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1

.tile R9C111:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 H02E0001
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 H02W0601
arc: V00B0100 V02S0101
arc: V00T0000 E1_H02W0001
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0201
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: B1 E1_H02W0301
arc: B2 H01W0100
arc: B3 H00L0000
arc: B4 V01S0000
arc: B5 S1_V02N0701
arc: B7 V00T0000
arc: C1 H02W0401
arc: C2 E1_H02W0401
arc: C3 H02E0401
arc: C4 V02S0001
arc: C5 N1_V02S0001
arc: C7 H02W0401
arc: CE1 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 F2
arc: D2 V00T0100
arc: D3 H02W0201
arc: D4 H00R0100
arc: D5 H02W0201
arc: D6 N1_V02S0401
arc: D7 V02N0401
arc: E1_H01E0101 Q3
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q3
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 H02W0601
arc: M6 V00B0000
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q5
arc: N1_V02N0401 F6
arc: S1_V02S0101 Q3
arc: V01S0000 Q5
arc: V01S0100 Q5
arc: W1_H02W0601 F4
word: SLICEC.K0.INIT 0011001100001111
word: SLICEC.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0011001100001111
word: SLICEB.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1111001100000011
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 1111001100000011
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.A1MUX 1

.tile R9C112:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 E1_H02W0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02N0201
arc: V00T0000 N1_V02S0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 S3_V06N0203
arc: B0 H01W0100
arc: B1 W1_H02E0101
arc: B3 H00L0000
arc: B5 V02S0501
arc: B6 V00B0100
arc: B7 V02N0701
arc: C0 V02N0401
arc: C1 N1_V02S0401
arc: C3 H00L0100
arc: C5 V02N0001
arc: C6 E1_H02W0601
arc: C7 S1_V02N0001
arc: CE0 S1_V02N0201
arc: CE3 S1_V02N0601
arc: CLK1 G_HPBX0000
arc: D0 N1_V02S0001
arc: D1 V02N0201
arc: D2 V02S0001
arc: D3 H00R0000
arc: D4 H02E0201
arc: D5 V02S0401
arc: D6 H00R0100
arc: D7 V00B0000
arc: E1_H01E0101 Q7
arc: E1_H02E0601 F6
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 Q1
arc: LSR0 H02E0301
arc: LSR1 H02E0501
arc: M2 V00T0000
arc: M4 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F0
arc: S3_V06S0103 Q1
arc: V00B0100 Q7
arc: V01S0100 Q7
arc: W1_H02W0001 F2
word: SLICED.K0.INIT 0011001100001111
word: SLICED.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0011001100001111
word: SLICEA.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 1111001100000011
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111001100000011
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1

.tile R9C113:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 H01E0101
arc: H00L0100 H02E0301
arc: H00R0000 H02W0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 V02N0201
arc: V00T0000 H02W0201
arc: V00T0100 W1_H02E0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S3_V06N0303
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02S0701
arc: A2 V00B0000
arc: A3 H00L0100
arc: A4 V02S0101
arc: A5 V00T0000
arc: A6 H02E0701
arc: A7 V00T0100
arc: B2 H02W0101
arc: B3 S1_V02N0101
arc: B4 H00R0000
arc: B5 V02N0701
arc: B6 S1_V02N0501
arc: B7 V02S0501
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F7
arc: W1_H02W0701 F5
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C114:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02E0001
arc: H00L0100 H02W0301
arc: H00R0000 V02S0601
arc: H00R0100 E1_H02W0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 H06W0203
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02N0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 E3_H06W0303
arc: A0 E1_H02W0701
arc: A1 H00L0100
arc: A2 N1_V02S0701
arc: A3 H02W0701
arc: A4 V00T0100
arc: A5 V02S0101
arc: A6 V02S0301
arc: A7 W1_H02E0501
arc: B0 V00T0000
arc: B1 V00B0000
arc: B2 H00L0000
arc: B3 H00R0100
arc: B4 H00R0000
arc: B5 N1_V02S0501
arc: B6 E1_H02W0101
arc: B7 V00B0100
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F2
arc: V01S0000 F7
arc: W1_H02W0701 F5
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C115:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0201
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 E1_H02W0401
arc: V00B0100 E1_H02W0701
arc: V00T0000 N1_V02S0401
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V06N0203
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02E0501
arc: A1 H00R0000
arc: A2 V00T0000
arc: A3 E1_H02W0501
arc: A4 V00T0100
arc: A5 V02S0101
arc: A6 W1_H02E0701
arc: A7 V02S0301
arc: B0 V00B0000
arc: B1 V02N0301
arc: B2 N1_V02S0301
arc: B3 H00R0100
arc: B4 H02W0301
arc: B5 H00L0000
arc: B6 V00B0100
arc: B7 H02E0301
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: N1_V01N0101 F7
arc: N1_V02N0201 F0
arc: N1_V02N0601 F4
arc: V01S0000 F6
arc: W1_H02W0501 F5
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C116:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 V02S0201
arc: H00L0100 V02N0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02S0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 H02W0601
arc: V00T0000 H02E0001
arc: V00T0100 H02E0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02E0701
arc: A1 H02E0501
arc: A2 V00B0000
arc: A3 H00L0100
arc: A4 V02S0101
arc: A5 S1_V02N0101
arc: A6 H00R0000
arc: A7 V00T0100
arc: B0 V00T0000
arc: B1 S1_V02N0301
arc: B2 H00L0000
arc: B3 H00R0100
arc: B4 H02E0301
arc: B5 N1_V02S0701
arc: B6 H02W0301
arc: B7 E1_H02W0301
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F2
arc: S1_V02S0201 F0
arc: S1_V02S0701 F5
arc: S3_V06S0103 F1
arc: V01S0100 F3
arc: W1_H02W0601 F4
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C117:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 H02W0001
arc: H00L0100 H02E0101
arc: H00R0000 H02W0401
arc: H00R0100 V02N0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02W0601
arc: V00T0000 H02W0201
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E1_H01W0100
arc: A0 S1_V02N0501
arc: A1 H00R0000
arc: A2 H00L0100
arc: A3 V00T0000
arc: A4 E1_H02W0501
arc: A5 S1_V02N0301
arc: A6 V02N0101
arc: A7 V02S0301
arc: B0 H02W0101
arc: B1 V00B0000
arc: B2 H00R0100
arc: B3 V02N0301
arc: B4 H00L0000
arc: B5 E1_H02W0101
arc: B6 V02N0701
arc: B7 S1_V02N0701
arc: E1_H01E0001 F7
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: H01W0100 F1
arc: N1_V01N0001 F2
arc: N1_V02N0401 F6
arc: W3_H06W0003 F3
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C118:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0001
arc: H00R0000 H02E0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0001
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02N0401
arc: V00T0100 W1_H02E0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: A0 E1_H02W0501
arc: A1 V02N0701
arc: A2 H02W0701
arc: A3 V00B0000
arc: A4 N1_V01S0100
arc: A5 S1_V02N0301
arc: A6 H00R0000
arc: A7 V00T0100
arc: B0 V00T0000
arc: B1 H02W0301
arc: B2 H00R0100
arc: B3 V02N0301
arc: B4 H00L0000
arc: B5 V00B0100
arc: B6 V01S0000
arc: B7 S1_V02N0701
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: N1_V01N0001 F4
arc: N1_V01N0101 F5
arc: S3_V06S0003 F3
arc: V01S0100 F7
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C119:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0201
arc: H00L0100 S1_V02N0301
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 H06W0103
arc: S1_V02S0201 S3_V06N0103
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 H02E0501
arc: V00T0000 E1_H02W0001
arc: V00T0100 E1_H02W0301
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 W3_H06E0203
arc: A0 E1_H02W0701
arc: A1 H00L0100
arc: A2 V02S0701
arc: A3 S1_V02N0501
arc: A4 H02E0701
arc: A5 V00T0000
arc: A6 V00T0100
arc: A7 S1_V02N0101
arc: B0 V02N0301
arc: B1 H02W0101
arc: B2 H00L0000
arc: B3 V02S0301
arc: B4 H02E0101
arc: B5 S1_V02N0701
arc: B6 V00B0100
arc: B7 V02S0501
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: N1_V01N0001 F0
arc: N1_V01N0101 F6
arc: N1_V02N0101 F3
arc: N1_V02N0401 F4
arc: N1_V02N0501 F5
arc: V01S0100 F7
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C120:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 S1_V02N0201
arc: H00L0100 H02W0101
arc: H00R0000 H02W0401
arc: H00R0100 V02S0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 H02W0601
arc: V00T0000 V02N0601
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0303 N1_V01S0100
arc: A0 H00L0100
arc: A1 E1_H02W0701
arc: A2 E1_H02W0501
arc: A3 H02W0501
arc: A4 V02N0101
arc: A5 H02E0701
arc: A6 E1_H01W0000
arc: A7 H00L0000
arc: B0 E1_H02W0301
arc: B1 V00T0000
arc: B2 H00R0100
arc: B3 S1_V02N0301
arc: B4 H02E0101
arc: B5 H00R0000
arc: B6 H02E0301
arc: B7 V00B0000
arc: E1_H01E0001 F5
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F1
arc: N1_V02N0401 F4
arc: V01S0000 F7
arc: V01S0100 F6
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C121:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 H02E0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 W1_H02E0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H02W0701
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02W0601
arc: V00B0100 V02S0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 S1_V02N0701
arc: A0 H00L0100
arc: A1 V02N0701
arc: B0 V02S0101
arc: B1 E1_H02W0101
arc: B4 H00L0000
arc: B5 H02E0101
arc: B6 V01S0000
arc: B7 V02N0501
arc: C4 H02W0401
arc: C5 V00T0100
arc: C6 E1_H02W0401
arc: C7 V00T0000
arc: CE2 H00R0000
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: D4 H02W0201
arc: D5 V00B0000
arc: D6 H02W0201
arc: D7 V01N0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q7
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: LSR0 V00B0100
arc: LSR1 W1_H02E0501
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F0
arc: S3_V06S0303 Q5
arc: V01S0000 Q7
arc: V01S0100 F4
arc: W1_H02W0501 Q7
arc: W3_H06W0203 Q7
arc: W3_H06W0303 Q5
word: SLICEC.K0.INIT 0011001100001111
word: SLICEC.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0011001100001111
word: SLICED.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C122:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02N0201
arc: H00L0100 V02S0301
arc: H00R0100 E1_H02W0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0701 H06E0203
arc: V00B0100 V02S0101
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0203 S3_V06N0203
arc: A1 W1_H02E0501
arc: B1 H02E0301
arc: B3 H02W0301
arc: B4 V01S0000
arc: B5 H00L0000
arc: B7 H02E0101
arc: C1 H00L0100
arc: C3 H00R0100
arc: C4 S1_V02N0001
arc: C5 N1_V02S0001
arc: C7 H02E0601
arc: CE1 V02S0201
arc: CE2 S1_V02N0601
arc: CLK1 G_HPBX0000
arc: D1 W1_H02E0201
arc: D3 H00R0000
arc: D4 E1_H02W0201
arc: D5 V02N0601
arc: D6 H01W0000
arc: D7 V00B0000
arc: E1_H01E0001 Q5
arc: E1_H02E0101 F1
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F6
arc: LSR0 H02W0501
arc: LSR1 V00B0100
arc: M6 V00T0000
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F1
arc: N3_V06N0003 Q3
arc: S3_V06S0303 Q5
arc: V00B0000 F4
arc: V01S0000 Q5
arc: V01S0100 F1
arc: W1_H02W0501 Q5
arc: W3_H06W0003 Q3
arc: W3_H06W0103 F1
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0010000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000110011111100
word: SLICEC.K0.INIT 0011001100001111
word: SLICEC.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1111001100000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1

.tile R9C123:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 S3_V06N0103
arc: H00L0000 V02S0201
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0003 W3_H06E0003
arc: V00B0100 V02N0301
arc: V00T0000 H02E0001
arc: V00T0100 H02W0301
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 S3_V06N0103
arc: B5 H00L0000
arc: B7 V00B0100
arc: C5 H02W0401
arc: C7 V00T0100
arc: CE0 H00R0000
arc: CE1 V02N0201
arc: CE2 H02E0101
arc: CLK1 G_HPBX0000
arc: D5 H01W0000
arc: D6 V02S0601
arc: D7 V02N0601
arc: E1_H01E0001 Q2
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F6
arc: LSR0 H02E0501
arc: LSR1 H02W0501
arc: M0 H02W0601
arc: M2 H02E0601
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q0
arc: V01S0000 Q0
arc: W3_H06W0003 Q0
arc: W3_H06W0303 Q5
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000110011111100
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1111001100000011
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1

.tile R9C124:PLC2
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V06N0203

.tile R9C82:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 V02N0401
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0301 S3_V06N0003
arc: S1_V02S0001 V01N0001
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 H06W0003

.tile R9C83:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 V02S0401
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S3_V06N0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 S3_V06N0203

.tile R9C84:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V02S0601
arc: H00L0000 H02W0001
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02S0701
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 W1_H02E0401
arc: V00T0000 V02S0601
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0701 V02N0701
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: CE1 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H00R0000
arc: D3 V02S0001
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: M3 H02E0201
arc: M4 V00T0000
arc: M5 H00R0100
arc: M6 V00T0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
arc: S3_V06S0003 F3
word: SLICEA.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R9C85:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0003 V06N0003
arc: H00L0000 N1_V02S0201
arc: H00L0100 H02E0301
arc: H00R0000 N1_V02S0401
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 H02W0601
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 V01N0001
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 V02N0001
arc: V00T0000 V02S0401
arc: V00T0100 V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V02N0401
arc: W3_H06W0003 E1_H02W0001
arc: A7 V02N0301
arc: B1 H02E0101
arc: B6 V00B0100
arc: B7 N1_V02S0701
arc: C0 H02E0601
arc: C1 H00R0100
arc: C5 E1_H01E0101
arc: C6 H02E0601
arc: C7 H02E0401
arc: CE0 H00R0000
arc: CLK1 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 N1_V01S0000
arc: D5 H00L0100
arc: D6 H00L0100
arc: D7 V00B0000
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0000 F6
arc: LSR1 V00T0100
arc: M0 V00T0000
arc: M1 H00L0000
arc: M2 V00T0000
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR1
arc: S1_V02S0101 F1
arc: V00B0100 F7
arc: V01S0000 Q1
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000011110000
word: SLICED.K0.INIT 0000111100000011
word: SLICED.K1.INIT 1111111111001010
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R9C86:PLC2
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V02N0701
arc: H00L0100 H02E0301
arc: H00R0000 H02W0401
arc: H00R0100 V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 E1_H01W0000
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 S3_V06N0203
arc: A3 H02E0501
arc: B3 V02N0101
arc: B5 H00R0000
arc: B6 E1_H02W0301
arc: B7 E1_H02W0301
arc: C2 N1_V01N0001
arc: C3 H02E0601
arc: C4 V00B0100
arc: C5 S1_V02N0201
arc: C6 S1_V02N0001
arc: C7 S1_V02N0001
arc: CE0 H00L0100
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D2 V02N0201
arc: D3 V01S0100
arc: D4 V02N0601
arc: D5 H02W0201
arc: D6 H02E0201
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E3_H06E0003 Q3
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 E1_H02W0601
arc: M6 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q3
arc: N1_V02N0001 Q0
arc: S3_V06S0303 Q5
arc: V00B0100 Q5
arc: V01S0100 F6
arc: W1_H02W0401 F6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1000000011000100
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 0000000011000000
word: SLICED.K0.INIT 1111000011110011
word: SLICED.K1.INIT 1111000011110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1

.tile R9C87:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 V06N0003
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02E0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 V01N0101
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 V02S0301
arc: V00T0100 V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E1_H02W0101
arc: C0 V02S0601
arc: C1 V02S0601
arc: CE1 H02W0101
arc: CLK1 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 V00T0100
arc: D3 N1_V02S0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q3
arc: LSR1 H02W0501
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR1
arc: S3_V06S0003 F3
arc: V01S0100 Q3
word: SLICEA.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R9C88:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V06N0303
arc: E1_H02E0701 V06N0203
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 H02E0301
arc: H00R0000 V02N0401
arc: H00R0100 S1_V02N0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 H02W0601
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 V02S0201
arc: V00B0100 V02N0101
arc: V00T0000 E1_H02W0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: C0 V02S0401
arc: C1 W1_H02E0601
arc: C2 W1_H02E0601
arc: C3 V02S0401
arc: C4 S1_V02N0201
arc: C5 S1_V02N0001
arc: C6 V00T0000
arc: C7 V02S0201
arc: D0 H00R0000
arc: D1 V00T0100
arc: D2 V02N0001
arc: D3 V00B0100
arc: D4 V00B0000
arc: D5 H00R0100
arc: D6 H00L0100
arc: D7 V02S0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: E1_H02E0601 F6
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F4
arc: S1_V02S0501 F5
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R9C89:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0201
arc: H00L0000 H02E0001
arc: H00L0100 V02N0301
arc: H00R0000 H02E0601
arc: H00R0100 S1_V02N0501
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 H06W0203
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 S1_V02N0001
arc: V00T0000 S1_V02N0401
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 V01N0001
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 V01N0101
arc: A0 V02S0501
arc: A2 H00L0100
arc: A3 V00B0000
arc: A4 V00T0000
arc: A5 N1_V02S0101
arc: A6 W1_H02E0701
arc: A7 H00R0000
arc: B2 S1_V02N0101
arc: B3 H00R0100
arc: B4 N1_V01S0000
arc: B5 S1_V02N0701
arc: B6 H01E0101
arc: B7 V02N0501
arc: CE1 N1_V02S0201
arc: CE2 N1_V02S0601
arc: CE3 H00L0000
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q3
arc: E1_H02E0401 Q4
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S3_V06S0103 Q2
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C90:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: H00L0000 E1_H02W0201
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02S0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H06W0203
arc: V00B0000 V02S0201
arc: V00B0100 W1_H02E0501
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0203 E3_H06W0103
arc: A0 H00L0000
arc: A1 V02S0501
arc: A2 N1_V02S0701
arc: A3 V00B0000
arc: A4 V00T0000
arc: A5 V02N0301
arc: A6 W1_H02E0701
arc: A7 V00T0100
arc: B0 H02E0101
arc: B1 V02S0101
arc: B2 V02S0301
arc: B3 H00R0100
arc: B4 W1_H02E0101
arc: B5 V02N0701
arc: B6 W1_H02E0301
arc: B7 V00B0100
arc: CE0 E1_H02W0101
arc: CE1 H00R0000
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q3
arc: E1_H02E0601 Q4
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q0
arc: S3_V06S0303 Q5
arc: V01S0100 Q2
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C91:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02S0001
arc: H00L0100 V02N0101
arc: H00R0000 H02W0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02W0501
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02N0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 E1_H02W0501
arc: A0 H00L0000
arc: A1 H00R0000
arc: A2 H00L0100
arc: A3 H02E0701
arc: A4 N1_V01S0100
arc: A5 V00T0100
arc: A6 W1_H02E0501
arc: A7 H02E0501
arc: B0 H00R0100
arc: B1 V02S0101
arc: B2 V02S0301
arc: B3 S1_V02N0301
arc: B4 V02S0501
arc: B5 N1_V01S0000
arc: B6 W1_H02E0301
arc: B7 V00B0100
arc: CE0 E1_H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q2
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q5
arc: S1_V02S0201 Q0
arc: V01S0000 Q3
arc: V01S0100 Q4
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C92:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 N1_V02S0001
arc: H00R0000 V02N0401
arc: H00R0100 V02S0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H02W0601
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02S0001
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02N0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0000
arc: A1 H02E0701
arc: A2 V00B0000
arc: A3 H02W0701
arc: A4 V00T0000
arc: A5 H02E0501
arc: A6 H00R0000
arc: A7 V00T0100
arc: B0 H00R0100
arc: B1 N1_V02S0101
arc: B2 N1_V02S0301
arc: B3 V02S0101
arc: B4 N1_V02S0701
arc: B5 W1_H02E0301
arc: B6 S1_V02N0501
arc: B7 W1_H02E0101
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: E1_H02E0401 Q6
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q5
arc: S1_V02S0201 Q2
arc: S3_V06S0003 Q0
arc: S3_V06S0203 Q4
arc: V01S0100 Q3
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C93:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 V06S0203
arc: H00L0000 V02S0201
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02N0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02S0001
arc: V00B0100 H02E0501
arc: V00T0000 W1_H02E0201
arc: V00T0100 H02E0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 V06N0303
arc: A0 H02W0701
arc: A1 H00L0000
arc: A2 V02S0501
arc: A3 N1_V02S0501
arc: A4 V00T0100
arc: A5 V00T0000
arc: A6 V02S0301
arc: A7 N1_V01S0100
arc: B0 V02S0101
arc: B1 V00B0000
arc: B2 H00R0000
arc: B3 N1_V02S0301
arc: B4 W1_H02E0301
arc: B5 S1_V02N0501
arc: B6 V02S0701
arc: B7 V00B0100
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 Q0
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q7
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q7
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C94:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 V02S0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02W0401
arc: H00R0100 N1_V02S0501
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 H02E0601
arc: V00B0100 H02W0701
arc: V00T0000 V02S0601
arc: V00T0100 H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 V01N0101
arc: A0 H00L0000
arc: A1 V02S0701
arc: A2 V00T0000
arc: A3 H02E0701
arc: A4 V02N0101
arc: A5 H02E0501
arc: A6 V00T0100
arc: A7 H00R0000
arc: B0 H00R0100
arc: B1 V02S0301
arc: B2 N1_V02S0301
arc: B3 V02S0101
arc: B4 N1_V02S0701
arc: B5 S1_V02N0701
arc: B6 V00B0000
arc: B7 H02W0101
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H00L0100
arc: CE3 H02E0101
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q6
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: S3_V06S0103 Q2
arc: S3_V06S0203 Q7
arc: V01S0100 Q3
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C95:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02N0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 V06N0303
arc: A0 N1_V02S0501
arc: A1 V02S0501
arc: A2 V00T0000
arc: A3 N1_V02S0701
arc: A4 V00B0000
arc: A5 N1_V01S0100
arc: A6 H00R0000
arc: A7 H00L0000
arc: B0 V02S0301
arc: B1 H00R0100
arc: B2 N1_V02S0101
arc: B3 V02S0101
arc: B4 N1_V01S0000
arc: B5 V02S0701
arc: B6 V00B0100
arc: B7 H02E0301
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 Q5
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q2
arc: S3_V06S0003 Q3
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C96:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 H02E0201
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02S0401
arc: V00T0100 V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V06N0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 V01N0101
arc: A0 N1_V02S0501
arc: A1 H00R0000
arc: A2 V00T0000
arc: A3 V02S0701
arc: A4 V00B0000
arc: A5 H02W0701
arc: A6 V02N0101
arc: A7 N1_V01S0100
arc: B0 S1_V02N0101
arc: B1 N1_V02S0301
arc: B2 N1_V02S0101
arc: B3 H00R0100
arc: B4 N1_V01S0000
arc: B5 H00L0000
arc: B6 V02S0501
arc: B7 V00B0100
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 W1_H02E0101
arc: CE3 H02E0101
arc: CLK1 G_HPBX0000
arc: E1_H01E0001 Q0
arc: E1_H02E0401 Q4
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q7
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q2
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q5
arc: V01S0000 Q1
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C97:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 H02W0601
arc: V00B0100 S1_V02N0101
arc: V00T0000 S1_V02N0601
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 E1_H02W0601
arc: A0 V02S0701
arc: A1 E1_H02W0501
arc: A2 V02S0501
arc: A3 H00L0100
arc: A4 N1_V02S0301
arc: A5 V02S0101
arc: A6 N1_V02S0101
arc: A7 H00L0000
arc: B0 H02W0101
arc: B1 V00B0000
arc: B2 H00R0100
arc: B3 V02N0301
arc: B4 V00B0100
arc: B5 V02N0701
arc: B6 S1_V02N0501
arc: B7 V00T0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 N1_V02S0601
arc: CE3 N1_V02S0601
arc: CLK1 G_HPBX0000
arc: E3_H06E0103 Q2
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q1
arc: S1_V02S0301 Q3
arc: S3_V06S0003 Q0
arc: V01S0000 Q4
arc: V01S0100 Q6
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C98:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 S1_V02N0201
arc: H00L0100 H02W0301
arc: H00R0000 H02E0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H01E0101
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 H02E0301
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02S0501
arc: A1 V02N0701
arc: A2 N1_V02S0501
arc: A3 V00B0000
arc: A4 H02E0701
arc: A5 V00T0100
arc: A6 W1_H02E0501
arc: A7 H00R0000
arc: B0 V02S0301
arc: B1 N1_V02S0101
arc: B2 H02W0101
arc: B3 V02S0101
arc: B4 V00B0100
arc: B5 H00L0000
arc: B6 S1_V02N0701
arc: B7 V00T0000
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q3
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q7
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: S3_V06S0303 Q5
arc: V01S0000 Q2
arc: V01S0100 Q4
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C99:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0000 E1_H02W0201
arc: H00L0100 V02N0301
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02S0101
arc: V00T0000 H02W0201
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 V06N0103
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02S0701
arc: A1 H00L0000
arc: A2 H02W0701
arc: A3 S1_V02N0701
arc: A4 N1_V02S0101
arc: A5 W1_H02E0501
arc: A6 V02S0301
arc: A7 H02E0501
arc: B0 S1_V02N0101
arc: B1 V00B0000
arc: B2 H00R0100
arc: B3 H00R0000
arc: B4 V00B0100
arc: B5 N1_V01S0000
arc: B6 V00T0000
arc: B7 N1_V02S0701
arc: CE0 E1_H02W0101
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 N1_V02S0601
arc: CLK1 G_HPBX0000
arc: E1_H01E0101 Q5
arc: E1_H02E0001 Q0
arc: E1_H02E0701 Q7
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: S3_V06S0103 Q2
arc: V01S0000 Q6
arc: V01S0100 Q1
arc: W1_H02W0401 Q4
word: SLICED.K0.INIT 1001011010101010
word: SLICED.K1.INIT 1001011010101010
word: SLICEC.K0.INIT 1001011010101010
word: SLICEC.K1.INIT 1001011010101010
word: SLICEB.K0.INIT 1001011010101010
word: SLICEB.K1.INIT 1001011010101010
word: SLICEA.K0.INIT 1001011010101010
word: SLICEA.K1.INIT 1001011010101010
enum: SLICED.MODE CCU2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile TAP_R11C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R11C78:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R11C96:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R12C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R12C78:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R12C96:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R13C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R13C78:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R13C96:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R14C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R14C96:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R15C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R15C96:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R16C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R16C78:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R16C96:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R17C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R17C96:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R18C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R18C96:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R19C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R19C96:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R20C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R20C96:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R21C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R21C96:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R23C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R23C96:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R24C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R24C96:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R25C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R25C96:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R26C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R26C96:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R27C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R27C96:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R28C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R28C96:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R29C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R29C96:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R2C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R2C96:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R30C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R30C96:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R3C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R3C78:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R3C96:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R4C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R4C78:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R4C96:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R5C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R5C78:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R5C96:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R6C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R6C78:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R6C96:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R7C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R7C78:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R7C96:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R8C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R8C78:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R8C96:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R9C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R9C78:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R9C96:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile_group MIB_R10C114:MIB_DSP0 MIB_R10C114:MIB2_DSP0 MIB_R10C115:MIB_DSP1 MIB_R10C115:MIB2_DSP1 MIB_R10C116:MIB_DSP2 MIB_R10C116:MIB2_DSP2 MIB_R10C117:MIB_DSP3 MIB_R10C117:MIB2_DSP3 MIB_R10C118:MIB_DSP4 MIB_R10C118:MIB2_DSP4
enum: MULT18_0.REG_INPUTA_CLK NONE
enum: MULT18_0.REG_INPUTA_CE CE0
enum: MULT18_0.REG_INPUTA_RST RST0
enum: MULT18_0.REG_INPUTB_CLK NONE
enum: MULT18_0.REG_INPUTB_CE CE0
enum: MULT18_0.REG_INPUTB_RST RST0
enum: MULT18_0.REG_INPUTC_CLK NONE
enum: MULT18_0.REG_PIPELINE_CLK NONE
enum: MULT18_0.REG_PIPELINE_CE CE0
enum: MULT18_0.REG_PIPELINE_RST RST0
enum: MULT18_0.REG_OUTPUT_CLK NONE
enum: MULT18_0.REG_OUTPUT_RST RST0
enum: MULT18_0.CLK0_DIV ENABLED
enum: MULT18_0.CLK1_DIV ENABLED
enum: MULT18_0.CLK2_DIV ENABLED
enum: MULT18_0.CLK3_DIV ENABLED
enum: MULT18_0.GSR ENABLED
enum: MULT18_0.SOURCEB_MODE B_SHIFT
enum: MULT18_0.RESETMODE SYNC
enum: MULT18_0.MODE MULT18X18D
enum: MULT18_0.CIBOUT_BYP ON
enum: DSP_LEFT.CIBOUT ON
enum: MULT18_0.CLK0MUX CLK0
enum: MULT18_0.CLK1MUX CLK1
enum: MULT18_0.CLK2MUX CLK2
enum: MULT18_0.CLK3MUX CLK3
enum: MULT18_0.CE0MUX CE0
enum: MULT18_0.CE1MUX CE1
enum: MULT18_0.CE2MUX CE2
enum: MULT18_0.CE3MUX CE3
enum: MULT18_0.RST0MUX RST0
enum: MULT18_0.RST1MUX RST1
enum: MULT18_0.RST2MUX RST2
enum: MULT18_0.RST3MUX RST3

.tile_group MIB_R4C0:PLL0_UL MIB_R5C0:PLL1_UL
word: CLKI_DIV 0000000
word: CLKFB_DIV 0000000
word: CLKOP_DIV 0010111
word: CLKOP_CPHASE 0001011
word: CLKOP_FPHASE 000
word: CLKOS_DIV 0000111
word: CLKOS_CPHASE 0000000
word: CLKOS_FPHASE 000
word: CLKOS2_DIV 0000111
word: CLKOS2_CPHASE 0000000
word: CLKOS2_FPHASE 000
word: CLKOS3_DIV 0000111
word: CLKOS3_CPHASE 0000000
word: CLKOS3_FPHASE 000
word: PLL_LOCK_MODE 000
word: KVCO 000
word: LPF_CAPACITOR 00
word: LPF_RESISTOR 0001000
word: ICP_CURRENT 01100
word: FREQ_LOCK_ACCURACY 00
word: MFG_GMC_GAIN 000
word: MFG_GMC_TEST 1110
word: MFG1_TEST 000
word: MFG2_TEST 000
word: MFG_FORCE_VFILTER 0
word: MFG_ICP_TEST 0
word: MFG_EN_UP 0
word: MFG_FLOAT_ICP 0
word: MFG_GMC_PRESET 0
word: MFG_LF_PRESET 0
word: MFG_GMC_RESET 0
word: MFG_LF_RESET 0
word: MFG_LF_RESGRND 0
word: MFG_GMCREF_SEL 10
word: MFG_ENABLE_FILTEROPAMP 1
enum: MODE EHXPLLL
enum: CLKOP_ENABLE ENABLED
enum: CLKOS_ENABLE ENABLED
enum: CLKOS2_ENABLE ENABLED
enum: CLKOS3_ENABLE ENABLED
enum: FEEDBK_PATH CLKOP
enum: CLKOP_TRIM_POL RISING
enum: CLKOP_TRIM_DELAY 0
enum: CLKOS_TRIM_POL RISING
enum: CLKOS_TRIM_DELAY 0
enum: OUTDIVIDER_MUXA DIVA
enum: OUTDIVIDER_MUXB DIVB
enum: OUTDIVIDER_MUXC DIVC
enum: OUTDIVIDER_MUXD DIVD
enum: STDBY_ENABLE DISABLED
enum: REFIN_RESET DISABLED
enum: SYNC_ENABLE DISABLED
enum: INT_LOCK_STICKY ENABLED
enum: DPHASE_SOURCE DISABLED
enum: PLLRST_ENA DISABLED
enum: INTFB_WAKE DISABLED

.tile_group MIB_R10C82:MIB_DSP4 MIB_R10C82:MIB2_DSP4 MIB_R10C83:MIB_DSP5 MIB_R10C83:MIB2_DSP5 MIB_R10C84:MIB_DSP6 MIB_R10C84:MIB2_DSP6 MIB_R10C85:MIB_DSP7 MIB_R10C85:MIB2_DSP7 MIB_R10C86:MIB_DSP8 MIB_R10C86:MIB2_DSP8
enum: MULT18_5.REG_INPUTA_CLK NONE
enum: MULT18_5.REG_INPUTA_CE CE0
enum: MULT18_5.REG_INPUTA_RST RST0
enum: MULT18_5.REG_INPUTB_CLK NONE
enum: MULT18_5.REG_INPUTB_CE CE0
enum: MULT18_5.REG_INPUTB_RST RST0
enum: MULT18_5.REG_INPUTC_CLK NONE
enum: MULT18_5.REG_PIPELINE_CLK NONE
enum: MULT18_5.REG_PIPELINE_CE CE0
enum: MULT18_5.REG_PIPELINE_RST RST0
enum: MULT18_5.REG_OUTPUT_CLK NONE
enum: MULT18_5.CLK0_DIV ENABLED
enum: MULT18_5.CLK1_DIV ENABLED
enum: MULT18_5.CLK2_DIV ENABLED
enum: MULT18_5.CLK3_DIV ENABLED
enum: MULT18_5.GSR ENABLED
enum: MULT18_5.SOURCEB_MODE B_SHIFT
enum: MULT18_5.RESETMODE SYNC
enum: MULT18_5.MODE MULT18X18D
enum: MULT18_5.CIBOUT_BYP ON
enum: DSP_RIGHT.CIBOUT ON
enum: MULT18_5.CLK0MUX CLK0
enum: MULT18_5.CLK1MUX CLK1
enum: MULT18_5.CLK2MUX CLK2
enum: MULT18_5.CLK3MUX CLK3
enum: MULT18_5.CE0MUX CE0
enum: MULT18_5.CE1MUX CE1
enum: MULT18_5.CE2MUX CE2
enum: MULT18_5.CE3MUX CE3
enum: MULT18_5.RST0MUX RST0
enum: MULT18_5.RST1MUX RST1
enum: MULT18_5.RST2MUX RST2
enum: MULT18_5.RST3MUX RST3

.tile_group MIB_R10C87:MIB_DSP0 MIB_R10C87:MIB2_DSP0 MIB_R10C88:MIB_DSP1 MIB_R10C88:MIB2_DSP1 MIB_R10C89:MIB_DSP2 MIB_R10C89:MIB2_DSP2 MIB_R10C90:MIB_DSP3 MIB_R10C90:MIB2_DSP3 MIB_R10C91:MIB_DSP4 MIB_R10C91:MIB2_DSP4
enum: MULT18_1.REG_INPUTA_CLK NONE
enum: MULT18_1.REG_INPUTA_CE CE0
enum: MULT18_1.REG_INPUTA_RST RST0
enum: MULT18_1.REG_INPUTB_CLK NONE
enum: MULT18_1.REG_INPUTB_CE CE0
enum: MULT18_1.REG_INPUTB_RST RST0
enum: MULT18_1.REG_INPUTC_CLK NONE
enum: MULT18_1.REG_PIPELINE_CLK NONE
enum: MULT18_1.REG_PIPELINE_CE CE0
enum: MULT18_1.REG_PIPELINE_RST RST0
enum: MULT18_1.REG_OUTPUT_CLK NONE
enum: MULT18_1.CLK0_DIV ENABLED
enum: MULT18_1.CLK1_DIV ENABLED
enum: MULT18_1.CLK2_DIV ENABLED
enum: MULT18_1.CLK3_DIV ENABLED
enum: MULT18_1.GSR ENABLED
enum: MULT18_1.SOURCEB_MODE B_SHIFT
enum: MULT18_1.RESETMODE SYNC
enum: MULT18_1.MODE MULT18X18D
enum: MULT18_1.CIBOUT_BYP ON
enum: DSP_LEFT.CIBOUT ON
enum: MULT18_1.CLK0MUX CLK0
enum: MULT18_1.CLK1MUX CLK1
enum: MULT18_1.CLK2MUX CLK2
enum: MULT18_1.CLK3MUX CLK3
enum: MULT18_1.CE0MUX CE0
enum: MULT18_1.CE1MUX CE1
enum: MULT18_1.CE2MUX CE2
enum: MULT18_1.CE3MUX CE3
enum: MULT18_1.RST0MUX RST0
enum: MULT18_1.RST1MUX RST1
enum: MULT18_1.RST2MUX RST2
enum: MULT18_1.RST3MUX RST3

.tile_group MIB_R10C105:MIB_DSP0 MIB_R10C105:MIB2_DSP0 MIB_R10C106:MIB_DSP1 MIB_R10C106:MIB2_DSP1 MIB_R10C107:MIB_DSP2 MIB_R10C107:MIB2_DSP2 MIB_R10C108:MIB_DSP3 MIB_R10C108:MIB2_DSP3 MIB_R10C109:MIB_DSP4 MIB_R10C109:MIB2_DSP4
enum: MULT18_1.REG_INPUTA_CLK NONE
enum: MULT18_1.REG_INPUTA_CE CE0
enum: MULT18_1.REG_INPUTA_RST RST0
enum: MULT18_1.REG_INPUTB_CLK NONE
enum: MULT18_1.REG_INPUTB_CE CE0
enum: MULT18_1.REG_INPUTB_RST RST0
enum: MULT18_1.REG_INPUTC_CLK NONE
enum: MULT18_1.REG_PIPELINE_CLK NONE
enum: MULT18_1.REG_PIPELINE_CE CE0
enum: MULT18_1.REG_PIPELINE_RST RST0
enum: MULT18_1.REG_OUTPUT_CLK NONE
enum: MULT18_1.CLK0_DIV ENABLED
enum: MULT18_1.CLK1_DIV ENABLED
enum: MULT18_1.CLK2_DIV ENABLED
enum: MULT18_1.CLK3_DIV ENABLED
enum: MULT18_1.GSR ENABLED
enum: MULT18_1.SOURCEB_MODE B_SHIFT
enum: MULT18_1.RESETMODE SYNC
enum: MULT18_1.MODE MULT18X18D
enum: MULT18_1.CIBOUT_BYP ON
enum: DSP_LEFT.CIBOUT ON
enum: MULT18_1.CLK0MUX CLK0
enum: MULT18_1.CLK1MUX CLK1
enum: MULT18_1.CLK2MUX CLK2
enum: MULT18_1.CLK3MUX CLK3
enum: MULT18_1.CE0MUX CE0
enum: MULT18_1.CE1MUX CE1
enum: MULT18_1.CE2MUX CE2
enum: MULT18_1.CE3MUX CE3
enum: MULT18_1.RST0MUX RST0
enum: MULT18_1.RST1MUX RST1
enum: MULT18_1.RST2MUX RST2
enum: MULT18_1.RST3MUX RST3

.tile_group MIB_R10C109:MIB_DSP4 MIB_R10C109:MIB2_DSP4 MIB_R10C110:MIB_DSP5 MIB_R10C110:MIB2_DSP5 MIB_R10C111:MIB_DSP6 MIB_R10C111:MIB2_DSP6 MIB_R10C112:MIB_DSP7 MIB_R10C112:MIB2_DSP7 MIB_R10C113:MIB_DSP8 MIB_R10C113:MIB2_DSP8
enum: MULT18_5.REG_INPUTA_CLK NONE
enum: MULT18_5.REG_INPUTA_CE CE0
enum: MULT18_5.REG_INPUTA_RST RST0
enum: MULT18_5.REG_INPUTB_CLK NONE
enum: MULT18_5.REG_INPUTB_CE CE0
enum: MULT18_5.REG_INPUTB_RST RST0
enum: MULT18_5.REG_INPUTC_CLK NONE
enum: MULT18_5.REG_PIPELINE_CLK NONE
enum: MULT18_5.REG_PIPELINE_CE CE0
enum: MULT18_5.REG_PIPELINE_RST RST0
enum: MULT18_5.REG_OUTPUT_CLK NONE
enum: MULT18_5.CLK0_DIV ENABLED
enum: MULT18_5.CLK1_DIV ENABLED
enum: MULT18_5.CLK2_DIV ENABLED
enum: MULT18_5.CLK3_DIV ENABLED
enum: MULT18_5.GSR ENABLED
enum: MULT18_5.SOURCEB_MODE B_SHIFT
enum: MULT18_5.RESETMODE SYNC
enum: MULT18_5.MODE MULT18X18D
enum: MULT18_5.CIBOUT_BYP ON
enum: DSP_RIGHT.CIBOUT ON
enum: MULT18_5.CLK0MUX CLK0
enum: MULT18_5.CLK1MUX CLK1
enum: MULT18_5.CLK2MUX CLK2
enum: MULT18_5.CLK3MUX CLK3
enum: MULT18_5.CE0MUX CE0
enum: MULT18_5.CE1MUX CE1
enum: MULT18_5.CE2MUX CE2
enum: MULT18_5.CE3MUX CE3
enum: MULT18_5.RST0MUX RST0
enum: MULT18_5.RST1MUX RST1
enum: MULT18_5.RST2MUX RST2
enum: MULT18_5.RST3MUX RST3

.tile_group MIB_R10C96:MIB_DSP0 MIB_R10C96:MIB2_DSP0 MIB_R10C97:MIB_DSP1 MIB_R10C97:MIB2_DSP1 MIB_R10C98:MIB_DSP2 MIB_R10C98:MIB2_DSP2 MIB_R10C99:MIB_DSP3 MIB_R10C99:MIB2_DSP3 MIB_R10C100:MIB_DSP4 MIB_R10C100:MIB2_DSP4
enum: MULT18_0.REG_INPUTA_CLK NONE
enum: MULT18_0.REG_INPUTA_CE CE0
enum: MULT18_0.REG_INPUTA_RST RST0
enum: MULT18_0.REG_INPUTB_CLK NONE
enum: MULT18_0.REG_INPUTB_CE CE0
enum: MULT18_0.REG_INPUTB_RST RST0
enum: MULT18_0.REG_INPUTC_CLK NONE
enum: MULT18_0.REG_PIPELINE_CLK NONE
enum: MULT18_0.REG_PIPELINE_CE CE0
enum: MULT18_0.REG_PIPELINE_RST RST0
enum: MULT18_0.REG_OUTPUT_CLK NONE
enum: MULT18_0.REG_OUTPUT_RST RST0
enum: MULT18_0.CLK0_DIV ENABLED
enum: MULT18_0.CLK1_DIV ENABLED
enum: MULT18_0.CLK2_DIV ENABLED
enum: MULT18_0.CLK3_DIV ENABLED
enum: MULT18_0.GSR ENABLED
enum: MULT18_0.SOURCEB_MODE B_SHIFT
enum: MULT18_0.RESETMODE SYNC
enum: MULT18_0.MODE MULT18X18D
enum: MULT18_0.CIBOUT_BYP ON
enum: DSP_LEFT.CIBOUT ON
enum: MULT18_0.CLK0MUX CLK0
enum: MULT18_0.CLK1MUX CLK1
enum: MULT18_0.CLK2MUX CLK2
enum: MULT18_0.CLK3MUX CLK3
enum: MULT18_0.CE0MUX CE0
enum: MULT18_0.CE1MUX CE1
enum: MULT18_0.CE2MUX CE2
enum: MULT18_0.CE3MUX CE3
enum: MULT18_0.RST0MUX RST0
enum: MULT18_0.RST1MUX RST1
enum: MULT18_0.RST2MUX RST2
enum: MULT18_0.RST3MUX RST3

.tile_group MIB_R10C109:MIB_DSP4 MIB_R10C109:MIB2_DSP4 MIB_R10C110:MIB_DSP5 MIB_R10C110:MIB2_DSP5 MIB_R10C111:MIB_DSP6 MIB_R10C111:MIB2_DSP6 MIB_R10C112:MIB_DSP7 MIB_R10C112:MIB2_DSP7 MIB_R10C113:MIB_DSP8 MIB_R10C113:MIB2_DSP8
enum: MULT18_4.REG_INPUTA_CLK NONE
enum: MULT18_4.REG_INPUTA_CE CE0
enum: MULT18_4.REG_INPUTA_RST RST0
enum: MULT18_4.REG_INPUTB_CLK NONE
enum: MULT18_4.REG_INPUTB_CE CE0
enum: MULT18_4.REG_INPUTB_RST RST0
enum: MULT18_4.REG_INPUTC_CLK NONE
enum: MULT18_4.REG_PIPELINE_CLK NONE
enum: MULT18_4.REG_PIPELINE_CE CE0
enum: MULT18_4.REG_PIPELINE_RST RST0
enum: MULT18_4.REG_OUTPUT_CLK NONE
enum: MULT18_4.REG_OUTPUT_RST RST0
enum: MULT18_4.CLK0_DIV ENABLED
enum: MULT18_4.CLK1_DIV ENABLED
enum: MULT18_4.CLK2_DIV ENABLED
enum: MULT18_4.CLK3_DIV ENABLED
enum: MULT18_4.GSR ENABLED
enum: MULT18_4.SOURCEB_MODE B_SHIFT
enum: MULT18_4.RESETMODE SYNC
enum: MULT18_4.MODE MULT18X18D
enum: MULT18_4.CIBOUT_BYP ON
enum: DSP_RIGHT.CIBOUT ON
enum: MULT18_4.CLK0MUX CLK0
enum: MULT18_4.CLK1MUX CLK1
enum: MULT18_4.CLK2MUX CLK2
enum: MULT18_4.CLK3MUX CLK3
enum: MULT18_4.CE0MUX CE0
enum: MULT18_4.CE1MUX CE1
enum: MULT18_4.CE2MUX CE2
enum: MULT18_4.CE3MUX CE3
enum: MULT18_4.RST0MUX RST0
enum: MULT18_4.RST1MUX RST1
enum: MULT18_4.RST2MUX RST2
enum: MULT18_4.RST3MUX RST3

.tile_group MIB_R10C91:MIB_DSP4 MIB_R10C91:MIB2_DSP4 MIB_R10C92:MIB_DSP5 MIB_R10C92:MIB2_DSP5 MIB_R10C93:MIB_DSP6 MIB_R10C93:MIB2_DSP6 MIB_R10C94:MIB_DSP7 MIB_R10C94:MIB2_DSP7 MIB_R10C95:MIB_DSP8 MIB_R10C95:MIB2_DSP8
enum: MULT18_4.REG_INPUTA_CLK NONE
enum: MULT18_4.REG_INPUTA_CE CE0
enum: MULT18_4.REG_INPUTA_RST RST0
enum: MULT18_4.REG_INPUTB_CLK NONE
enum: MULT18_4.REG_INPUTB_CE CE0
enum: MULT18_4.REG_INPUTB_RST RST0
enum: MULT18_4.REG_INPUTC_CLK NONE
enum: MULT18_4.REG_PIPELINE_CLK NONE
enum: MULT18_4.REG_PIPELINE_CE CE0
enum: MULT18_4.REG_PIPELINE_RST RST0
enum: MULT18_4.REG_OUTPUT_CLK NONE
enum: MULT18_4.REG_OUTPUT_RST RST0
enum: MULT18_4.CLK0_DIV ENABLED
enum: MULT18_4.CLK1_DIV ENABLED
enum: MULT18_4.CLK2_DIV ENABLED
enum: MULT18_4.CLK3_DIV ENABLED
enum: MULT18_4.GSR ENABLED
enum: MULT18_4.SOURCEB_MODE B_SHIFT
enum: MULT18_4.RESETMODE SYNC
enum: MULT18_4.MODE MULT18X18D
enum: MULT18_4.CIBOUT_BYP ON
enum: DSP_RIGHT.CIBOUT ON
enum: MULT18_4.CLK0MUX CLK0
enum: MULT18_4.CLK1MUX CLK1
enum: MULT18_4.CLK2MUX CLK2
enum: MULT18_4.CLK3MUX CLK3
enum: MULT18_4.CE0MUX CE0
enum: MULT18_4.CE1MUX CE1
enum: MULT18_4.CE2MUX CE2
enum: MULT18_4.CE3MUX CE3
enum: MULT18_4.RST0MUX RST0
enum: MULT18_4.RST1MUX RST1
enum: MULT18_4.RST2MUX RST2
enum: MULT18_4.RST3MUX RST3

.tile_group MIB_R10C100:MIB_DSP4 MIB_R10C100:MIB2_DSP4 MIB_R10C101:MIB_DSP5 MIB_R10C101:MIB2_DSP5 MIB_R10C102:MIB_DSP6 MIB_R10C102:MIB2_DSP6 MIB_R10C103:MIB_DSP7 MIB_R10C103:MIB2_DSP7 MIB_R10C104:MIB_DSP8 MIB_R10C104:MIB2_DSP8
enum: MULT18_4.REG_INPUTA_CLK NONE
enum: MULT18_4.REG_INPUTA_CE CE0
enum: MULT18_4.REG_INPUTA_RST RST0
enum: MULT18_4.REG_INPUTB_CLK NONE
enum: MULT18_4.REG_INPUTB_CE CE0
enum: MULT18_4.REG_INPUTB_RST RST0
enum: MULT18_4.REG_INPUTC_CLK NONE
enum: MULT18_4.REG_PIPELINE_CLK NONE
enum: MULT18_4.REG_PIPELINE_CE CE0
enum: MULT18_4.REG_PIPELINE_RST RST0
enum: MULT18_4.REG_OUTPUT_CLK NONE
enum: MULT18_4.REG_OUTPUT_RST RST0
enum: MULT18_4.CLK0_DIV ENABLED
enum: MULT18_4.CLK1_DIV ENABLED
enum: MULT18_4.CLK2_DIV ENABLED
enum: MULT18_4.CLK3_DIV ENABLED
enum: MULT18_4.GSR ENABLED
enum: MULT18_4.SOURCEB_MODE B_SHIFT
enum: MULT18_4.RESETMODE SYNC
enum: MULT18_4.MODE MULT18X18D
enum: MULT18_4.CIBOUT_BYP ON
enum: DSP_RIGHT.CIBOUT ON
enum: MULT18_4.CLK0MUX CLK0
enum: MULT18_4.CLK1MUX CLK1
enum: MULT18_4.CLK2MUX CLK2
enum: MULT18_4.CLK3MUX CLK3
enum: MULT18_4.CE0MUX CE0
enum: MULT18_4.CE1MUX CE1
enum: MULT18_4.CE2MUX CE2
enum: MULT18_4.CE3MUX CE3
enum: MULT18_4.RST0MUX RST0
enum: MULT18_4.RST1MUX RST1
enum: MULT18_4.RST2MUX RST2
enum: MULT18_4.RST3MUX RST3

.tile_group MIB_R10C100:MIB_DSP4 MIB_R10C100:MIB2_DSP4 MIB_R10C101:MIB_DSP5 MIB_R10C101:MIB2_DSP5 MIB_R10C102:MIB_DSP6 MIB_R10C102:MIB2_DSP6 MIB_R10C103:MIB_DSP7 MIB_R10C103:MIB2_DSP7 MIB_R10C104:MIB_DSP8 MIB_R10C104:MIB2_DSP8
enum: MULT18_5.REG_INPUTA_CLK NONE
enum: MULT18_5.REG_INPUTA_CE CE0
enum: MULT18_5.REG_INPUTA_RST RST0
enum: MULT18_5.REG_INPUTB_CLK NONE
enum: MULT18_5.REG_INPUTB_CE CE0
enum: MULT18_5.REG_INPUTB_RST RST0
enum: MULT18_5.REG_INPUTC_CLK NONE
enum: MULT18_5.REG_PIPELINE_CLK NONE
enum: MULT18_5.REG_PIPELINE_CE CE0
enum: MULT18_5.REG_PIPELINE_RST RST0
enum: MULT18_5.REG_OUTPUT_CLK NONE
enum: MULT18_5.CLK0_DIV ENABLED
enum: MULT18_5.CLK1_DIV ENABLED
enum: MULT18_5.CLK2_DIV ENABLED
enum: MULT18_5.CLK3_DIV ENABLED
enum: MULT18_5.GSR ENABLED
enum: MULT18_5.SOURCEB_MODE B_SHIFT
enum: MULT18_5.RESETMODE SYNC
enum: MULT18_5.MODE MULT18X18D
enum: MULT18_5.CIBOUT_BYP ON
enum: DSP_RIGHT.CIBOUT ON
enum: MULT18_5.CLK0MUX CLK0
enum: MULT18_5.CLK1MUX CLK1
enum: MULT18_5.CLK2MUX CLK2
enum: MULT18_5.CLK3MUX CLK3
enum: MULT18_5.CE0MUX CE0
enum: MULT18_5.CE1MUX CE1
enum: MULT18_5.CE2MUX CE2
enum: MULT18_5.CE3MUX CE3
enum: MULT18_5.RST0MUX RST0
enum: MULT18_5.RST1MUX RST1
enum: MULT18_5.RST2MUX RST2
enum: MULT18_5.RST3MUX RST3

.tile_group MIB_R10C96:MIB_DSP0 MIB_R10C96:MIB2_DSP0 MIB_R10C97:MIB_DSP1 MIB_R10C97:MIB2_DSP1 MIB_R10C98:MIB_DSP2 MIB_R10C98:MIB2_DSP2 MIB_R10C99:MIB_DSP3 MIB_R10C99:MIB2_DSP3 MIB_R10C100:MIB_DSP4 MIB_R10C100:MIB2_DSP4
enum: MULT18_1.REG_INPUTA_CLK NONE
enum: MULT18_1.REG_INPUTA_CE CE0
enum: MULT18_1.REG_INPUTA_RST RST0
enum: MULT18_1.REG_INPUTB_CLK NONE
enum: MULT18_1.REG_INPUTB_CE CE0
enum: MULT18_1.REG_INPUTB_RST RST0
enum: MULT18_1.REG_INPUTC_CLK NONE
enum: MULT18_1.REG_PIPELINE_CLK NONE
enum: MULT18_1.REG_PIPELINE_CE CE0
enum: MULT18_1.REG_PIPELINE_RST RST0
enum: MULT18_1.REG_OUTPUT_CLK NONE
enum: MULT18_1.CLK0_DIV ENABLED
enum: MULT18_1.CLK1_DIV ENABLED
enum: MULT18_1.CLK2_DIV ENABLED
enum: MULT18_1.CLK3_DIV ENABLED
enum: MULT18_1.GSR ENABLED
enum: MULT18_1.SOURCEB_MODE B_SHIFT
enum: MULT18_1.RESETMODE SYNC
enum: MULT18_1.MODE MULT18X18D
enum: MULT18_1.CIBOUT_BYP ON
enum: DSP_LEFT.CIBOUT ON
enum: MULT18_1.CLK0MUX CLK0
enum: MULT18_1.CLK1MUX CLK1
enum: MULT18_1.CLK2MUX CLK2
enum: MULT18_1.CLK3MUX CLK3
enum: MULT18_1.CE0MUX CE0
enum: MULT18_1.CE1MUX CE1
enum: MULT18_1.CE2MUX CE2
enum: MULT18_1.CE3MUX CE3
enum: MULT18_1.RST0MUX RST0
enum: MULT18_1.RST1MUX RST1
enum: MULT18_1.RST2MUX RST2
enum: MULT18_1.RST3MUX RST3

.tile_group MIB_R10C91:MIB_DSP4 MIB_R10C91:MIB2_DSP4 MIB_R10C92:MIB_DSP5 MIB_R10C92:MIB2_DSP5 MIB_R10C93:MIB_DSP6 MIB_R10C93:MIB2_DSP6 MIB_R10C94:MIB_DSP7 MIB_R10C94:MIB2_DSP7 MIB_R10C95:MIB_DSP8 MIB_R10C95:MIB2_DSP8
enum: MULT18_5.REG_INPUTA_CLK NONE
enum: MULT18_5.REG_INPUTA_CE CE0
enum: MULT18_5.REG_INPUTA_RST RST0
enum: MULT18_5.REG_INPUTB_CLK NONE
enum: MULT18_5.REG_INPUTB_CE CE0
enum: MULT18_5.REG_INPUTB_RST RST0
enum: MULT18_5.REG_INPUTC_CLK NONE
enum: MULT18_5.REG_PIPELINE_CLK NONE
enum: MULT18_5.REG_PIPELINE_CE CE0
enum: MULT18_5.REG_PIPELINE_RST RST0
enum: MULT18_5.REG_OUTPUT_CLK NONE
enum: MULT18_5.CLK0_DIV ENABLED
enum: MULT18_5.CLK1_DIV ENABLED
enum: MULT18_5.CLK2_DIV ENABLED
enum: MULT18_5.CLK3_DIV ENABLED
enum: MULT18_5.GSR ENABLED
enum: MULT18_5.SOURCEB_MODE B_SHIFT
enum: MULT18_5.RESETMODE SYNC
enum: MULT18_5.MODE MULT18X18D
enum: MULT18_5.CIBOUT_BYP ON
enum: DSP_RIGHT.CIBOUT ON
enum: MULT18_5.CLK0MUX CLK0
enum: MULT18_5.CLK1MUX CLK1
enum: MULT18_5.CLK2MUX CLK2
enum: MULT18_5.CLK3MUX CLK3
enum: MULT18_5.CE0MUX CE0
enum: MULT18_5.CE1MUX CE1
enum: MULT18_5.CE2MUX CE2
enum: MULT18_5.CE3MUX CE3
enum: MULT18_5.RST0MUX RST0
enum: MULT18_5.RST1MUX RST1
enum: MULT18_5.RST2MUX RST2
enum: MULT18_5.RST3MUX RST3

.tile_group MIB_R10C82:MIB_DSP4 MIB_R10C82:MIB2_DSP4 MIB_R10C83:MIB_DSP5 MIB_R10C83:MIB2_DSP5 MIB_R10C84:MIB_DSP6 MIB_R10C84:MIB2_DSP6 MIB_R10C85:MIB_DSP7 MIB_R10C85:MIB2_DSP7 MIB_R10C86:MIB_DSP8 MIB_R10C86:MIB2_DSP8
enum: MULT18_4.REG_INPUTA_CLK NONE
enum: MULT18_4.REG_INPUTA_CE CE0
enum: MULT18_4.REG_INPUTA_RST RST0
enum: MULT18_4.REG_INPUTB_CLK NONE
enum: MULT18_4.REG_INPUTB_CE CE0
enum: MULT18_4.REG_INPUTB_RST RST0
enum: MULT18_4.REG_INPUTC_CLK NONE
enum: MULT18_4.REG_PIPELINE_CLK NONE
enum: MULT18_4.REG_PIPELINE_CE CE0
enum: MULT18_4.REG_PIPELINE_RST RST0
enum: MULT18_4.REG_OUTPUT_CLK NONE
enum: MULT18_4.REG_OUTPUT_RST RST0
enum: MULT18_4.CLK0_DIV ENABLED
enum: MULT18_4.CLK1_DIV ENABLED
enum: MULT18_4.CLK2_DIV ENABLED
enum: MULT18_4.CLK3_DIV ENABLED
enum: MULT18_4.GSR ENABLED
enum: MULT18_4.SOURCEB_MODE B_SHIFT
enum: MULT18_4.RESETMODE SYNC
enum: MULT18_4.MODE MULT18X18D
enum: MULT18_4.CIBOUT_BYP ON
enum: DSP_RIGHT.CIBOUT ON
enum: MULT18_4.CLK0MUX CLK0
enum: MULT18_4.CLK1MUX CLK1
enum: MULT18_4.CLK2MUX CLK2
enum: MULT18_4.CLK3MUX CLK3
enum: MULT18_4.CE0MUX CE0
enum: MULT18_4.CE1MUX CE1
enum: MULT18_4.CE2MUX CE2
enum: MULT18_4.CE3MUX CE3
enum: MULT18_4.RST0MUX RST0
enum: MULT18_4.RST1MUX RST1
enum: MULT18_4.RST2MUX RST2
enum: MULT18_4.RST3MUX RST3

