

================================================================
== Vitis HLS Report for 'fuse_9x9_1x1_Pipeline_acc1'
================================================================
* Date:           Tue Oct 21 14:52:21 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.207 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29|  0.290 us|  0.290 us|   29|   29|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- acc1    |       27|       27|         4|          3|          1|     9|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%acc1_1 = alloca i32 1"   --->   Operation 7 'alloca' 'acc1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add51_837_i_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add51_837_i_i_reload"   --->   Operation 9 'read' 'add51_837_i_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add51_736_i_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add51_736_i_i_reload"   --->   Operation 10 'read' 'add51_736_i_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add51_635_i_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add51_635_i_i_reload"   --->   Operation 11 'read' 'add51_635_i_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%add51_534_i_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add51_534_i_i_reload"   --->   Operation 12 'read' 'add51_534_i_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add51_433_i_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add51_433_i_i_reload"   --->   Operation 13 'read' 'add51_433_i_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add51_332_i_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add51_332_i_i_reload"   --->   Operation 14 'read' 'add51_332_i_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add51_231_i_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add51_231_i_i_reload"   --->   Operation 15 'read' 'add51_231_i_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add51_130_i_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add51_130_i_i_reload"   --->   Operation 16 'read' 'add51_130_i_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add5129_i_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add5129_i_i_reload"   --->   Operation 17 'read' 'add5129_i_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%acc1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %acc1"   --->   Operation 18 'read' 'acc1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %acc1_read, i32 %acc1_1"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc69.i.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.20>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 22 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln126 = icmp_eq  i4 %i_1, i4 9" [src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 24 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.79ns)   --->   "%add_ln126 = add i4 %i_1, i4 1" [src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 25 'add' 'add_ln126' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %icmp_ln126, void %for.inc69.split.i.i, void %for.end71.i.i.exitStub" [src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 26 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%acc1_1_load_1 = load i32 %acc1_1" [src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 27 'load' 'acc1_1_load_1' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.77ns)   --->   "%tmp_16_i_i = mux i32 @_ssdm_op_Mux.ap_auto.9f32.i4, i32 %add5129_i_i_reload_read, i32 %add51_130_i_i_reload_read, i32 %add51_231_i_i_reload_read, i32 %add51_332_i_i_reload_read, i32 %add51_433_i_i_reload_read, i32 %add51_534_i_i_reload_read, i32 %add51_635_i_i_reload_read, i32 %add51_736_i_i_reload_read, i32 %add51_837_i_i_reload_read, i4 %i_1" [src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 28 'mux' 'tmp_16_i_i' <Predicate = (!icmp_ln126)> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.73ns)   --->   Input mux for Operation 29 '%acc1_2 = fadd i32 %acc1_1_load_1, i32 %tmp_16_i_i'
ST_2 : Operation 29 [4/4] (5.69ns)   --->   "%acc1_2 = fadd i32 %acc1_1_load_1, i32 %tmp_16_i_i" [src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 29 'fadd' 'acc1_2' <Predicate = (!icmp_ln126)> <Delay = 5.69> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln126 = store i4 %add_ln126, i4 %i" [src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 30 'store' 'store_ln126' <Predicate = (!icmp_ln126)> <Delay = 0.42>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%acc1_1_load = load i32 %acc1_1"   --->   Operation 38 'load' 'acc1_1_load' <Predicate = (icmp_ln126)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %acc1_2_out, i32 %acc1_1_load"   --->   Operation 39 'write' 'write_ln0' <Predicate = (icmp_ln126)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln126)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 31 [3/4] (6.43ns)   --->   "%acc1_2 = fadd i32 %acc1_1_load_1, i32 %tmp_16_i_i" [src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 31 'fadd' 'acc1_2' <Predicate = (!icmp_ln126)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 32 [2/4] (6.43ns)   --->   "%acc1_2 = fadd i32 %acc1_1_load_1, i32 %tmp_16_i_i" [src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 32 'fadd' 'acc1_2' <Predicate = (!icmp_ln126)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.86>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln124 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/srcnn.cpp:124->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln126 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 34 'specloopname' 'specloopname_ln126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/4] (6.43ns)   --->   "%acc1_2 = fadd i32 %acc1_1_load_1, i32 %tmp_16_i_i" [src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 35 'fadd' 'acc1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %acc1_2, i32 %acc1_1" [src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 36 'store' 'store_ln126' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln126 = br void %for.inc69.i.i" [src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770]   --->   Operation 37 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('i') [13]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [24]  (0.427 ns)

 <State 2>: 7.207ns
The critical path consists of the following:
	'load' operation ('i', src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770) on local variable 'i' [28]  (0.000 ns)
	'mux' operation ('tmp_16_i_i', src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770) [37]  (0.770 ns)
	multiplexor before operation 'fadd' with delay (0.738 ns)
'fadd' operation ('acc1', src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770) [38]  (5.699 ns)

 <State 3>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('acc1', src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770) [38]  (6.437 ns)

 <State 4>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('acc1', src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770) [38]  (6.437 ns)

 <State 5>: 6.864ns
The critical path consists of the following:
	'fadd' operation ('acc1', src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770) [38]  (6.437 ns)
	'store' operation ('store_ln126', src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770) of variable 'acc1', src/srcnn.cpp:126->src/srcnn.cpp:274->src/srcnn.cpp:770 on local variable 'acc1' [40]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
