$date
	Sat Apr  4 17:20:49 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ram_test $end
$var wire 1 ! mfc $end
$var wire 32 " data_out [31:0] $end
$var reg 9 # address [8:0] $end
$var reg 32 $ data_in [31:0] $end
$var reg 2 % data_length [1:0] $end
$var reg 1 & enable $end
$var reg 1 ' read_write $end
$scope module ram $end
$var wire 9 ( address [8:0] $end
$var wire 32 ) data_in [31:0] $end
$var wire 2 * data_length [1:0] $end
$var wire 1 & enable $end
$var wire 1 ' read_write $end
$var reg 32 + data_out [31:0] $end
$var reg 1 ! mfc $end
$var integer 32 , temp [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
bx +
b11 *
b0 )
b0 (
0'
x&
b11 %
b0 $
b0 #
bx "
0!
$end
#5
b0 ,
1&
#10
b100 ,
#11
b1100100 $
b1100100 )
#15
1!
b1000 ,
#20
0!
b0 ,
1'
#25
b100 ,
b0 "
b0 +
#30
1!
b1000 ,
b1100100 "
b1100100 +
#40
0!
0&
#500
