0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1690953213,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/ila_4/sim/ila_4.v,,clk_wiz_0,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1690953213,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/configurablereceiver_0/configurablereceiver_c_addsub_v12_0_i0/sim/configurablereceiver_c_addsub_v12_0_i0.vhd,1690881774,vhdl,,,,configurablereceiver_c_addsub_v12_0_i0,,,,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/configurablereceiver_0/configurablereceiver_c_addsub_v12_0_i1/sim/configurablereceiver_c_addsub_v12_0_i1.vhd,1690881774,vhdl,,,,configurablereceiver_c_addsub_v12_0_i1,,,,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/configurablereceiver_0/configurablereceiver_cic_compiler_v4_0_i0/sim/configurablereceiver_cic_compiler_v4_0_i0.vhd,1690881774,vhdl,,,,configurablereceiver_cic_compiler_v4_0_i0,,,,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/configurablereceiver_0/configurablereceiver_cordic_v6_0_i0/sim/configurablereceiver_cordic_v6_0_i0.vhd,1690881774,vhdl,,,,configurablereceiver_cordic_v6_0_i0,,,,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/configurablereceiver_0/configurablereceiver_dds_compiler_v6_0_i0/sim/configurablereceiver_dds_compiler_v6_0_i0.vhd,1690881774,vhdl,,,,configurablereceiver_dds_compiler_v6_0_i0,,,,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/configurablereceiver_0/configurablereceiver_fir_compiler_v7_2_i0/sim/configurablereceiver_fir_compiler_v7_2_i0.vhd,1690881775,vhdl,,,,configurablereceiver_fir_compiler_v7_2_i0,,,,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/configurablereceiver_0/configurablereceiver_fir_compiler_v7_2_i1/sim/configurablereceiver_fir_compiler_v7_2_i1.vhd,1690881775,vhdl,,,,configurablereceiver_fir_compiler_v7_2_i1,,,,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/configurablereceiver_0/configurablereceiver_fir_compiler_v7_2_i2/sim/configurablereceiver_fir_compiler_v7_2_i2.vhd,1690881775,vhdl,,,,configurablereceiver_fir_compiler_v7_2_i2,,,,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/configurablereceiver_0/configurablereceiver_fir_compiler_v7_2_i3/sim/configurablereceiver_fir_compiler_v7_2_i3.vhd,1690881775,vhdl,,,,configurablereceiver_fir_compiler_v7_2_i3,,,,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/configurablereceiver_0/configurablereceiver_mult_gen_v12_0_i0/sim/configurablereceiver_mult_gen_v12_0_i0.vhd,1690881775,vhdl,,,,configurablereceiver_mult_gen_v12_0_i0,,,,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/configurablereceiver_0/sim/configurablereceiver_0.v,1690881769,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/ila_1/sim/ila_1.v,,configurablereceiver_0,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/decimator_0/decimator_cic_compiler_v4_0_i0/sim/decimator_cic_compiler_v4_0_i0.vhd,1691032752,vhdl,,,,decimator_cic_compiler_v4_0_i0,,,,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/decimator_0/decimator_fir_compiler_v7_2_i0/sim/decimator_fir_compiler_v7_2_i0.vhd,1691032752,vhdl,,,,decimator_fir_compiler_v7_2_i0,,,,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/decimator_0/sim/decimator_0.v,1691032751,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/decimator_ila/sim/decimator_ila.v,,decimator_0,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/decimator_buffer_fifo/sim/decimator_buffer_fifo.v,1691032484,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/FFTTest_tb.v,,decimator_buffer_fifo,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/decimator_ila/sim/decimator_ila.v,1691035239,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/SPIMasterReceive.v,,decimator_ila,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/fftmodule_0/fftmodule_cordic_v6_0_i0/sim/fftmodule_cordic_v6_0_i0.vhd,1690614489,vhdl,,,,fftmodule_cordic_v6_0_i0,,,,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/fftmodule_0/fftmodule_xfft_v9_1_i0/sim/fftmodule_xfft_v9_1_i0.vhd,1690614489,vhdl,,,,fftmodule_xfft_v9_1_i0,,,,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/fftmodule_0/sim/fftmodule_0.v,1690614489,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/ila_0/sim/ila_0.v,,fftmodule_0,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,1690810715,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/ila_3/sim/ila_3.v,,fifo_generator_0,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v,1691039756,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/decimator_buffer_fifo/sim/decimator_buffer_fifo.v,,fifo_generator_1,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/ila_0/sim/ila_0.v,1691039232,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,,ila_0,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/ila_1/sim/ila_1.v,1690891962,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/ila_2/sim/ila_2.v,,ila_1,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/ila_2/sim/ila_2.v,1690980870,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,ila_2,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/ila_3/sim/ila_3.v,1690967665,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/configurablereceiver_entity_declarations.v,,ila_3,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/ila_4/sim/ila_4.v,1690955358,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/ila_5/sim/ila_5.v,,ila_4,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/ila_5/sim/ila_5.v,1690972725,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/rom_sine/sim/rom_sine.v,,ila_5,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/rom_sine/sim/rom_sine.v,1691030383,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/decimator_entity_declarations.v,,rom_sine,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/configurablereceiver.v,1690881779,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/configurablereceiver_0/sim/configurablereceiver_0.v,,configurablereceiver;configurablereceiver_default_clock_driver;configurablereceiver_struct,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/configurablereceiver_entity_declarations.v,1690881779,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/configurablereceiver.v,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/conv_pkg.v,configurablereceiver_xladdsub;configurablereceiver_xldelay;configurablereceiver_xlmult;sysgen_concat_81c0ab3d57;sysgen_constant_00c9d0fb59;sysgen_constant_3b0c132fd0;sysgen_constant_58b6cfa76f;sysgen_constant_862b67d196;sysgen_constant_c7a5a13a15;sysgen_mux_bbb10d681f;sysgen_reinterpret_0c17eb7a07;sysgen_reinterpret_db558597d1;sysgen_relational_15ac3c59ec;sysgen_relational_1862dcc8b0;sysgen_shift_c8c012aecc;sysgen_shift_edc95a5834;xlcic_compiler_e73e18443806dcef631c8903d930ad9c;xlcordic_83fa67396ed082330d0463c6be56e9ca;xldds_compiler_c21522467d2c52044e742341270d1e2b;xlfir_compiler_1ce0cc7063059ff759972b735a988c77;xlfir_compiler_2cae4a1e44e7154a7961b11acb3c7a5d;xlfir_compiler_2fe82ac61a9213af9441e9e02b8aadbc;xlfir_compiler_e9603a42db56575569569903f448b707,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/conv_pkg.v,1691032755,verilog,,,,,,,,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/convert_type.v,1691032755,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/xlclockdriver_rd.v,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/conv_pkg.v,align_input;cast;convert_type;extend_msb;pad_lsb;round_towards_even;round_towards_inf;saturation_arith;shift_division_result;shift_op;sign_ext;trunc;wrap_arith;zero_ext,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/decimator.v,1691032755,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/decimator_0/sim/decimator_0.v,,decimator;decimator_default_clock_driver;decimator_struct,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/decimator_entity_declarations.v,1691032755,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/decimator.v,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/conv_pkg.v,xlcic_compiler_b7ad902f74efafc5a795a41c347f8e1b;xlfir_compiler_625ee47a4eb64b1eff1ebafae2b1b2ba,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/fftmodule.v,1690614491,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/fftmodule_0/sim/fftmodule_0.v,,fftmodule;fftmodule_default_clock_driver;fftmodule_struct,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/fftmodule_entity_declarations.v,1690614491,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/fftmodule.v,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/conv_pkg.v,sysgen_constant_895b23b305;sysgen_reinterpret_0f9defd942;xlcordic_66bbec3ad9da73a64cef8f602c7f58ec;xlfftmodule_xfft_v9_1_i0_c9b63e72838c51a432aa9d7cf53a86c5,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/synth_reg.v,1691032755,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/synth_reg_w_init.v,,srlc33e;synth_reg;synth_reg_reg,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/synth_reg_w_init.v,1691032755,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/convert_type.v,,single_reg_w_init;synth_reg_w_init,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/xlclockdriver_rd.v,1691032755,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/fftmodule_entity_declarations.v,,xlclockdriver,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/ConfigurableReceiver_tb.v,1691039745,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/TriangleDDS_tb.v,,ConfigurableReceiver_tb,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/FFTTest_tb.v,1690807107,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/SPI_tb.v,,FFTTest_tb,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/FrequencyScanner_tb.v,1690687009,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/SPISlaveReceive_tb.v,,FrequencyScanner_tb,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/SPISlaveReceive_tb.v,1690874228,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/ConfigurableReceiver_tb.v,,SPISlaveReceive_tb,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/SPI_tb.v,1690530988,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/FrequencyScanner_tb.v,,SPI_tb,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/TriangleDDS_tb.v,1691027014,verilog,,,,TriangleDDS_tb,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/ADCBuffer.v,1690897500,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/SPISlaveReceive.v,,ADCBuffer,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/ConfigurableReceiver.v,1690987113,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/RegisterModule.v,,,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/DACTest.v,1690957370,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/DDSTrigger.v,,DACTest,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/DDSModule.v,1691033549,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/TriangleDDS.v,,DDSModule,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/DDSTrigger.v,1691027149,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/DDSModule.v,,DDSTrigger,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/DecimatorBuffer.v,1691039386,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v,,DecimatorBuffer,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/FrequencyScanner.v,1690891699,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/ADCBuffer.v,,FrequencyScanner,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/RegisterModule.v,1690987266,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/DACTest.v,,RegisterModule,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/SPIMasterReceive.v,1690530872,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/SPIMasterSend.v,,SPIMasterReceive,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/SPIMasterSend.v,1690889256,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/FrequencyScanner.v,,SPIMasterSend,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/SPISlaveReceive.v,1690978840,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/ConfigurableReceiver.v,,SPISlaveReceive,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/SineDDS.v,1691031711,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/DecimatorBuffer.v,,SineDDS,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/TriangleDDS.v,1691031796,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/SineDDS.v,,TriangleDDS,,,../../../../SPI.gen/sources_1/ip/clk_wiz_0;../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
