{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 17:44:28 2016 " "Info: Processing started: Wed Apr 20 17:44:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HexNumero -c HexNumero " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HexNumero -c HexNumero" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexnumero.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hexnumero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexNumero-Behavioral " "Info: Found design unit 1: HexNumero-Behavioral" {  } { { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HexNumero " "Info: Found entity 1: HexNumero" {  } { { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "HexNumero " "Info: Elaborating entity \"HexNumero\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "prepin HexNumero.vhd(48) " "Warning (10812): VHDL warning at HexNumero.vhd(48): sensitivity list already contains prepin" {  } { { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 48 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "175 " "Info: Implemented 175 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "154 " "Info: Implemented 154 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 17:44:59 2016 " "Info: Processing ended: Wed Apr 20 17:44:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Info: Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Info: Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 17:45:02 2016 " "Info: Processing started: Wed Apr 20 17:45:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HexNumero -c HexNumero " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off HexNumero -c HexNumero" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "HexNumero EP2C5T144C7 " "Info: Selected device EP2C5T144C7 for design \"HexNumero\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C7 " "Info: Device EP2C8T144C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/xA/Škola/CST/CST - HexNum/" 0 { } { { 0 { 0 ""} 0 244 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/xA/Škola/CST/CST - HexNum/" 0 { } { { 0 { 0 ""} 0 245 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/xA/Škola/CST/CST - HexNum/" 0 { } { { 0 { 0 ""} 0 246 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "citacreg\[15\] " "Info: Destination node citacreg\[15\]" {  } { { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { citacreg[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/xA/Škola/CST/CST - HexNum/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/xA/Škola/CST/CST - HexNum/" 0 { } { { 0 { 0 ""} 0 77 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "citacreg\[15\]  " "Info: Automatically promoted node citacreg\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "citacreg\[15\]~43 " "Info: Destination node citacreg\[15\]~43" {  } { { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { citacreg[15]~43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/xA/Škola/CST/CST - HexNum/" 0 { } { { 0 { 0 ""} 0 232 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { citacreg[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/xA/Škola/CST/CST - HexNum/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.649 ns register register " "Info: Estimated most critical path is register to register delay of 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns citacreg\[1\] 1 REG LAB_X1_Y6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X1_Y6; Fanout = 2; REG Node = 'citacreg\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { citacreg[1] } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.495 ns) 1.055 ns citacreg\[1\]~16 2 COMB LAB_X1_Y6 2 " "Info: 2: + IC(0.560 ns) + CELL(0.495 ns) = 1.055 ns; Loc. = LAB_X1_Y6; Fanout = 2; COMB Node = 'citacreg\[1\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { citacreg[1] citacreg[1]~16 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.135 ns citacreg\[2\]~18 3 COMB LAB_X1_Y6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.135 ns; Loc. = LAB_X1_Y6; Fanout = 2; COMB Node = 'citacreg\[2\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[1]~16 citacreg[2]~18 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.215 ns citacreg\[3\]~20 4 COMB LAB_X1_Y6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.215 ns; Loc. = LAB_X1_Y6; Fanout = 2; COMB Node = 'citacreg\[3\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[2]~18 citacreg[3]~20 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.295 ns citacreg\[4\]~22 5 COMB LAB_X1_Y6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.295 ns; Loc. = LAB_X1_Y6; Fanout = 2; COMB Node = 'citacreg\[4\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[3]~20 citacreg[4]~22 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.375 ns citacreg\[5\]~24 6 COMB LAB_X1_Y6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.375 ns; Loc. = LAB_X1_Y6; Fanout = 2; COMB Node = 'citacreg\[5\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[4]~22 citacreg[5]~24 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.455 ns citacreg\[6\]~26 7 COMB LAB_X1_Y6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.455 ns; Loc. = LAB_X1_Y6; Fanout = 2; COMB Node = 'citacreg\[6\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[5]~24 citacreg[6]~26 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.535 ns citacreg\[7\]~28 8 COMB LAB_X1_Y6 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.535 ns; Loc. = LAB_X1_Y6; Fanout = 2; COMB Node = 'citacreg\[7\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[6]~26 citacreg[7]~28 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.615 ns citacreg\[8\]~30 9 COMB LAB_X1_Y6 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.615 ns; Loc. = LAB_X1_Y6; Fanout = 2; COMB Node = 'citacreg\[8\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[7]~28 citacreg[8]~30 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.695 ns citacreg\[9\]~32 10 COMB LAB_X1_Y6 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.695 ns; Loc. = LAB_X1_Y6; Fanout = 2; COMB Node = 'citacreg\[9\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[8]~30 citacreg[9]~32 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.775 ns citacreg\[10\]~34 11 COMB LAB_X1_Y6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 1.775 ns; Loc. = LAB_X1_Y6; Fanout = 2; COMB Node = 'citacreg\[10\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[9]~32 citacreg[10]~34 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.855 ns citacreg\[11\]~36 12 COMB LAB_X1_Y6 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 1.855 ns; Loc. = LAB_X1_Y6; Fanout = 2; COMB Node = 'citacreg\[11\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[10]~34 citacreg[11]~36 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.935 ns citacreg\[12\]~38 13 COMB LAB_X1_Y6 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 1.935 ns; Loc. = LAB_X1_Y6; Fanout = 2; COMB Node = 'citacreg\[12\]~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[11]~36 citacreg[12]~38 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.015 ns citacreg\[13\]~40 14 COMB LAB_X1_Y6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.015 ns; Loc. = LAB_X1_Y6; Fanout = 2; COMB Node = 'citacreg\[13\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[12]~38 citacreg[13]~40 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.095 ns citacreg\[14\]~42 15 COMB LAB_X1_Y6 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.095 ns; Loc. = LAB_X1_Y6; Fanout = 1; COMB Node = 'citacreg\[14\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[13]~40 citacreg[14]~42 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.553 ns citacreg\[15\]~43 16 COMB LAB_X1_Y6 1 " "Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 2.553 ns; Loc. = LAB_X1_Y6; Fanout = 1; COMB Node = 'citacreg\[15\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { citacreg[14]~42 citacreg[15]~43 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.649 ns citacreg\[15\] 17 REG LAB_X1_Y6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.096 ns) = 2.649 ns; Loc. = LAB_X1_Y6; Fanout = 2; REG Node = 'citacreg\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { citacreg[15]~43 citacreg[15] } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.089 ns ( 78.86 % ) " "Info: Total cell delay = 2.089 ns ( 78.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.560 ns ( 21.14 % ) " "Info: Total interconnect delay = 0.560 ns ( 21.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { citacreg[1] citacreg[1]~16 citacreg[2]~18 citacreg[3]~20 citacreg[4]~22 citacreg[5]~24 citacreg[6]~26 citacreg[7]~28 citacreg[8]~30 citacreg[9]~32 citacreg[10]~34 citacreg[11]~36 citacreg[12]~38 citacreg[13]~40 citacreg[14]~42 citacreg[15]~43 citacreg[15] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sloupce\[0\] 0 " "Info: Pin \"sloupce\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sloupce\[1\] 0 " "Info: Pin \"sloupce\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sloupce\[2\] 0 " "Info: Pin \"sloupce\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sloupce\[3\] 0 " "Info: Pin \"sloupce\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sloupce\[4\] 0 " "Info: Pin \"sloupce\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sloupce\[5\] 0 " "Info: Pin \"sloupce\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sloupce\[6\] 0 " "Info: Pin \"sloupce\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sloupce\[7\] 0 " "Info: Pin \"sloupce\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "radky\[0\] 0 " "Info: Pin \"radky\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "radky\[1\] 0 " "Info: Pin \"radky\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "radky\[2\] 0 " "Info: Pin \"radky\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "radky\[3\] 0 " "Info: Pin \"radky\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "radky\[4\] 0 " "Info: Pin \"radky\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "radky\[5\] 0 " "Info: Pin \"radky\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "radky\[6\] 0 " "Info: Pin \"radky\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "radky\[7\] 0 " "Info: Pin \"radky\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 17:45:08 2016 " "Info: Processing ended: Wed Apr 20 17:45:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 17:45:11 2016 " "Info: Processing started: Wed Apr 20 17:45:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HexNumero -c HexNumero " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off HexNumero -c HexNumero" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "151 " "Info: Peak virtual memory: 151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 17:45:12 2016 " "Info: Processing ended: Wed Apr 20 17:45:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 17:45:14 2016 " "Info: Processing started: Wed Apr 20 17:45:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HexNumero -c HexNumero --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HexNumero -c HexNumero --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "citacreg\[15\] " "Info: Detected ripple clock \"citacreg\[15\]\" as buffer" {  } { { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "citacreg\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register citacreg\[0\] register citacreg\[15\] 284.74 MHz 3.512 ns Internal " "Info: Clock \"clk\" has Internal fmax of 284.74 MHz between source register \"citacreg\[0\]\" and destination register \"citacreg\[15\]\" (period= 3.512 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.800 ns + Longest register register " "Info: + Longest register to register delay is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns citacreg\[0\] 1 REG LCFF_X1_Y6_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'citacreg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { citacreg[0] } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.517 ns) 1.112 ns citacreg\[1\]~16 2 COMB LCCOMB_X1_Y6_N2 2 " "Info: 2: + IC(0.595 ns) + CELL(0.517 ns) = 1.112 ns; Loc. = LCCOMB_X1_Y6_N2; Fanout = 2; COMB Node = 'citacreg\[1\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { citacreg[0] citacreg[1]~16 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.192 ns citacreg\[2\]~18 3 COMB LCCOMB_X1_Y6_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.192 ns; Loc. = LCCOMB_X1_Y6_N4; Fanout = 2; COMB Node = 'citacreg\[2\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[1]~16 citacreg[2]~18 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.272 ns citacreg\[3\]~20 4 COMB LCCOMB_X1_Y6_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.272 ns; Loc. = LCCOMB_X1_Y6_N6; Fanout = 2; COMB Node = 'citacreg\[3\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[2]~18 citacreg[3]~20 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.352 ns citacreg\[4\]~22 5 COMB LCCOMB_X1_Y6_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.352 ns; Loc. = LCCOMB_X1_Y6_N8; Fanout = 2; COMB Node = 'citacreg\[4\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[3]~20 citacreg[4]~22 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.432 ns citacreg\[5\]~24 6 COMB LCCOMB_X1_Y6_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.432 ns; Loc. = LCCOMB_X1_Y6_N10; Fanout = 2; COMB Node = 'citacreg\[5\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[4]~22 citacreg[5]~24 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.512 ns citacreg\[6\]~26 7 COMB LCCOMB_X1_Y6_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.512 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 2; COMB Node = 'citacreg\[6\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[5]~24 citacreg[6]~26 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.686 ns citacreg\[7\]~28 8 COMB LCCOMB_X1_Y6_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.174 ns) = 1.686 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 2; COMB Node = 'citacreg\[7\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { citacreg[6]~26 citacreg[7]~28 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.766 ns citacreg\[8\]~30 9 COMB LCCOMB_X1_Y6_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.766 ns; Loc. = LCCOMB_X1_Y6_N16; Fanout = 2; COMB Node = 'citacreg\[8\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[7]~28 citacreg[8]~30 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.846 ns citacreg\[9\]~32 10 COMB LCCOMB_X1_Y6_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.846 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 2; COMB Node = 'citacreg\[9\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[8]~30 citacreg[9]~32 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.926 ns citacreg\[10\]~34 11 COMB LCCOMB_X1_Y6_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 1.926 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 2; COMB Node = 'citacreg\[10\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[9]~32 citacreg[10]~34 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.006 ns citacreg\[11\]~36 12 COMB LCCOMB_X1_Y6_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.006 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 2; COMB Node = 'citacreg\[11\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[10]~34 citacreg[11]~36 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.086 ns citacreg\[12\]~38 13 COMB LCCOMB_X1_Y6_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.086 ns; Loc. = LCCOMB_X1_Y6_N24; Fanout = 2; COMB Node = 'citacreg\[12\]~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[11]~36 citacreg[12]~38 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.166 ns citacreg\[13\]~40 14 COMB LCCOMB_X1_Y6_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.166 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 2; COMB Node = 'citacreg\[13\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[12]~38 citacreg[13]~40 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.246 ns citacreg\[14\]~42 15 COMB LCCOMB_X1_Y6_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.246 ns; Loc. = LCCOMB_X1_Y6_N28; Fanout = 1; COMB Node = 'citacreg\[14\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[13]~40 citacreg[14]~42 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.704 ns citacreg\[15\]~43 16 COMB LCCOMB_X1_Y6_N30 1 " "Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 2.704 ns; Loc. = LCCOMB_X1_Y6_N30; Fanout = 1; COMB Node = 'citacreg\[15\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { citacreg[14]~42 citacreg[15]~43 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.800 ns citacreg\[15\] 17 REG LCFF_X1_Y6_N31 2 " "Info: 17: + IC(0.000 ns) + CELL(0.096 ns) = 2.800 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 2; REG Node = 'citacreg\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { citacreg[15]~43 citacreg[15] } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.205 ns ( 78.75 % ) " "Info: Total cell delay = 2.205 ns ( 78.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.595 ns ( 21.25 % ) " "Info: Total interconnect delay = 0.595 ns ( 21.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { citacreg[0] citacreg[1]~16 citacreg[2]~18 citacreg[3]~20 citacreg[4]~22 citacreg[5]~24 citacreg[6]~26 citacreg[7]~28 citacreg[8]~30 citacreg[9]~32 citacreg[10]~34 citacreg[11]~36 citacreg[12]~38 citacreg[13]~40 citacreg[14]~42 citacreg[15]~43 citacreg[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { citacreg[0] {} citacreg[1]~16 {} citacreg[2]~18 {} citacreg[3]~20 {} citacreg[4]~22 {} citacreg[5]~24 {} citacreg[6]~26 {} citacreg[7]~28 {} citacreg[8]~30 {} citacreg[9]~32 {} citacreg[10]~34 {} citacreg[11]~36 {} citacreg[12]~38 {} citacreg[13]~40 {} citacreg[14]~42 {} citacreg[15]~43 {} citacreg[15] {} } { 0.000ns 0.595ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.473 ns - Smallest " "Info: - Smallest clock skew is -0.473 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.032 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.602 ns) 2.032 ns citacreg\[15\] 2 REG LCFF_X1_Y6_N31 2 " "Info: 2: + IC(0.404 ns) + CELL(0.602 ns) = 2.032 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 2; REG Node = 'citacreg\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { clk citacreg[15] } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 80.12 % ) " "Info: Total cell delay = 1.628 ns ( 80.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.404 ns ( 19.88 % ) " "Info: Total interconnect delay = 0.404 ns ( 19.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.032 ns" { clk citacreg[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.032 ns" { clk {} clk~combout {} citacreg[15] {} } { 0.000ns 0.000ns 0.404ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.505 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.158 ns clk~clkctrl 2 COMB CLKCTRL_G2 15 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.158 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.132 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.602 ns) 2.505 ns citacreg\[0\] 3 REG LCFF_X1_Y6_N1 3 " "Info: 3: + IC(0.745 ns) + CELL(0.602 ns) = 2.505 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'citacreg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { clk~clkctrl citacreg[0] } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 64.99 % ) " "Info: Total cell delay = 1.628 ns ( 64.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.877 ns ( 35.01 % ) " "Info: Total interconnect delay = 0.877 ns ( 35.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { clk clk~clkctrl citacreg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { clk {} clk~combout {} clk~clkctrl {} citacreg[0] {} } { 0.000ns 0.000ns 0.132ns 0.745ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.032 ns" { clk citacreg[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.032 ns" { clk {} clk~combout {} citacreg[15] {} } { 0.000ns 0.000ns 0.404ns } { 0.000ns 1.026ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { clk clk~clkctrl citacreg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { clk {} clk~combout {} clk~clkctrl {} citacreg[0] {} } { 0.000ns 0.000ns 0.132ns 0.745ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { citacreg[0] citacreg[1]~16 citacreg[2]~18 citacreg[3]~20 citacreg[4]~22 citacreg[5]~24 citacreg[6]~26 citacreg[7]~28 citacreg[8]~30 citacreg[9]~32 citacreg[10]~34 citacreg[11]~36 citacreg[12]~38 citacreg[13]~40 citacreg[14]~42 citacreg[15]~43 citacreg[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { citacreg[0] {} citacreg[1]~16 {} citacreg[2]~18 {} citacreg[3]~20 {} citacreg[4]~22 {} citacreg[5]~24 {} citacreg[6]~26 {} citacreg[7]~28 {} citacreg[8]~30 {} citacreg[9]~32 {} citacreg[10]~34 {} citacreg[11]~36 {} citacreg[12]~38 {} citacreg[13]~40 {} citacreg[14]~42 {} citacreg[15]~43 {} citacreg[15] {} } { 0.000ns 0.595ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.032 ns" { clk citacreg[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.032 ns" { clk {} clk~combout {} citacreg[15] {} } { 0.000ns 0.000ns 0.404ns } { 0.000ns 1.026ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { clk clk~clkctrl citacreg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { clk {} clk~combout {} clk~clkctrl {} citacreg[0] {} } { 0.000ns 0.000ns 0.132ns 0.745ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk radky\[0\] posunreg\[1\] 19.864 ns register " "Info: tco from clock \"clk\" to destination pin \"radky\[0\]\" through register \"posunreg\[1\]\" is 19.864 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.411 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 4.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.879 ns) 2.309 ns citacreg\[15\] 2 REG LCFF_X1_Y6_N31 2 " "Info: 2: + IC(0.404 ns) + CELL(0.879 ns) = 2.309 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 2; REG Node = 'citacreg\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clk citacreg[15] } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.000 ns) 3.029 ns citacreg\[15\]~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(0.720 ns) + CELL(0.000 ns) = 3.029 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'citacreg\[15\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.720 ns" { citacreg[15] citacreg[15]~clkctrl } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.602 ns) 4.411 ns posunreg\[1\] 4 REG LCFF_X8_Y11_N27 20 " "Info: 4: + IC(0.780 ns) + CELL(0.602 ns) = 4.411 ns; Loc. = LCFF_X8_Y11_N27; Fanout = 20; REG Node = 'posunreg\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.382 ns" { citacreg[15]~clkctrl posunreg[1] } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 56.84 % ) " "Info: Total cell delay = 2.507 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.904 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.904 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.411 ns" { clk citacreg[15] citacreg[15]~clkctrl posunreg[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.411 ns" { clk {} clk~combout {} citacreg[15] {} citacreg[15]~clkctrl {} posunreg[1] {} } { 0.000ns 0.000ns 0.404ns 0.720ns 0.780ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.176 ns + Longest register pin " "Info: + Longest register to pin delay is 15.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns posunreg\[1\] 1 REG LCFF_X8_Y11_N27 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y11_N27; Fanout = 20; REG Node = 'posunreg\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { posunreg[1] } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.157 ns) + CELL(0.455 ns) 3.612 ns Mux4~1 2 COMB LCCOMB_X18_Y3_N10 6 " "Info: 2: + IC(3.157 ns) + CELL(0.455 ns) = 3.612 ns; Loc. = LCCOMB_X18_Y3_N10; Fanout = 6; COMB Node = 'Mux4~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.612 ns" { posunreg[1] Mux4~1 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.836 ns) + CELL(0.178 ns) 5.626 ns Mux7~16 3 COMB LCCOMB_X10_Y3_N18 3 " "Info: 3: + IC(1.836 ns) + CELL(0.178 ns) = 5.626 ns; Loc. = LCCOMB_X10_Y3_N18; Fanout = 3; COMB Node = 'Mux7~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.014 ns" { Mux4~1 Mux7~16 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.231 ns) + CELL(0.457 ns) 8.314 ns Mux0~2 4 COMB LCCOMB_X15_Y13_N0 2 " "Info: 4: + IC(2.231 ns) + CELL(0.457 ns) = 8.314 ns; Loc. = LCCOMB_X15_Y13_N0; Fanout = 2; COMB Node = 'Mux0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { Mux7~16 Mux0~2 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(0.521 ns) 10.705 ns Mux7~17 5 COMB LCCOMB_X18_Y3_N4 1 " "Info: 5: + IC(1.870 ns) + CELL(0.521 ns) = 10.705 ns; Loc. = LCCOMB_X18_Y3_N4; Fanout = 1; COMB Node = 'Mux7~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { Mux0~2 Mux7~17 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(3.016 ns) 15.176 ns radky\[0\] 6 PIN PIN_122 0 " "Info: 6: + IC(1.455 ns) + CELL(3.016 ns) = 15.176 ns; Loc. = PIN_122; Fanout = 0; PIN Node = 'radky\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.471 ns" { Mux7~17 radky[0] } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.627 ns ( 30.49 % ) " "Info: Total cell delay = 4.627 ns ( 30.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.549 ns ( 69.51 % ) " "Info: Total interconnect delay = 10.549 ns ( 69.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.176 ns" { posunreg[1] Mux4~1 Mux7~16 Mux0~2 Mux7~17 radky[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.176 ns" { posunreg[1] {} Mux4~1 {} Mux7~16 {} Mux0~2 {} Mux7~17 {} radky[0] {} } { 0.000ns 3.157ns 1.836ns 2.231ns 1.870ns 1.455ns } { 0.000ns 0.455ns 0.178ns 0.457ns 0.521ns 3.016ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.411 ns" { clk citacreg[15] citacreg[15]~clkctrl posunreg[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.411 ns" { clk {} clk~combout {} citacreg[15] {} citacreg[15]~clkctrl {} posunreg[1] {} } { 0.000ns 0.000ns 0.404ns 0.720ns 0.780ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.176 ns" { posunreg[1] Mux4~1 Mux7~16 Mux0~2 Mux7~17 radky[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.176 ns" { posunreg[1] {} Mux4~1 {} Mux7~16 {} Mux0~2 {} Mux7~17 {} radky[0] {} } { 0.000ns 3.157ns 1.836ns 2.231ns 1.870ns 1.455ns } { 0.000ns 0.455ns 0.178ns 0.457ns 0.521ns 3.016ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "prepin\[0\] radky\[7\] 19.761 ns Longest " "Info: Longest tpd from source pin \"prepin\[0\]\" to destination pin \"radky\[7\]\" is 19.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns prepin\[0\] 1 PIN PIN_136 36 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_136; Fanout = 36; PIN Node = 'prepin\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { prepin[0] } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.042 ns) + CELL(0.322 ns) 8.237 ns rad3\[7\]~0 2 COMB LCCOMB_X8_Y4_N24 1 " "Info: 2: + IC(7.042 ns) + CELL(0.322 ns) = 8.237 ns; Loc. = LCCOMB_X8_Y4_N24; Fanout = 1; COMB Node = 'rad3\[7\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.364 ns" { prepin[0] rad3[7]~0 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.322 ns) 8.852 ns Mux7~25 3 COMB LCCOMB_X8_Y4_N26 1 " "Info: 3: + IC(0.293 ns) + CELL(0.322 ns) = 8.852 ns; Loc. = LCCOMB_X8_Y4_N26; Fanout = 1; COMB Node = 'Mux7~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.615 ns" { rad3[7]~0 Mux7~25 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.521 ns) 9.668 ns Mux7~26 4 COMB LCCOMB_X8_Y4_N4 1 " "Info: 4: + IC(0.295 ns) + CELL(0.521 ns) = 9.668 ns; Loc. = LCCOMB_X8_Y4_N4; Fanout = 1; COMB Node = 'Mux7~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { Mux7~25 Mux7~26 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.545 ns) 11.360 ns Mux7~27 5 COMB LCCOMB_X10_Y3_N2 1 " "Info: 5: + IC(1.147 ns) + CELL(0.545 ns) = 11.360 ns; Loc. = LCCOMB_X10_Y3_N2; Fanout = 1; COMB Node = 'Mux7~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { Mux7~26 Mux7~27 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.512 ns) 13.176 ns Mux0~4 6 COMB LCCOMB_X9_Y11_N12 1 " "Info: 6: + IC(1.304 ns) + CELL(0.512 ns) = 13.176 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 1; COMB Node = 'Mux0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { Mux7~27 Mux0~4 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.545 ns) 15.204 ns Mux0~8 7 COMB LCCOMB_X15_Y13_N22 1 " "Info: 7: + IC(1.483 ns) + CELL(0.545 ns) = 15.204 ns; Loc. = LCCOMB_X15_Y13_N22; Fanout = 1; COMB Node = 'Mux0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { Mux0~4 Mux0~8 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.541 ns) + CELL(3.016 ns) 19.761 ns radky\[7\] 8 PIN PIN_135 0 " "Info: 8: + IC(1.541 ns) + CELL(3.016 ns) = 19.761 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'radky\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.557 ns" { Mux0~8 radky[7] } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.656 ns ( 33.68 % ) " "Info: Total cell delay = 6.656 ns ( 33.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.105 ns ( 66.32 % ) " "Info: Total interconnect delay = 13.105 ns ( 66.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.761 ns" { prepin[0] rad3[7]~0 Mux7~25 Mux7~26 Mux7~27 Mux0~4 Mux0~8 radky[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.761 ns" { prepin[0] {} prepin[0]~combout {} rad3[7]~0 {} Mux7~25 {} Mux7~26 {} Mux7~27 {} Mux0~4 {} Mux0~8 {} radky[7] {} } { 0.000ns 0.000ns 7.042ns 0.293ns 0.295ns 1.147ns 1.304ns 1.483ns 1.541ns } { 0.000ns 0.873ns 0.322ns 0.322ns 0.521ns 0.545ns 0.512ns 0.545ns 3.016ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 17:45:15 2016 " "Info: Processing ended: Wed Apr 20 17:45:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 5 s " "Info: Quartus II Full Compilation was successful. 0 errors, 5 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
