// Seed: 1102461773
module module_0 ();
  wire id_1;
  module_3 modCall_1 ();
endmodule
module module_1 ();
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic   id_0,
    input  supply0 id_1
);
  integer id_3;
  assign id_3 = 1;
  module_0 modCall_1 ();
  task id_4;
    begin : LABEL_0
      id_0 <= 1;
    end
  endtask
  wire id_5;
  assign id_4 = 1 & id_1 ? 1 : id_4;
  always @(*);
  wire id_6;
  wire id_7;
endmodule
module module_3 ();
  assign id_1 = ((id_1));
endmodule
