#include "MKL25Z4.h"                    // Device header
#include "tUltrasonic.h"
#include "cmsis_os2.h" 

volatile int startEchoSignal = 0;
volatile int finishEchoSignal = 0;
volatile int echoCounterLength = 0;
volatile int capturedVal = 0;
volatile int overflowFlag = 0;
void InitUltrasonicGPIO(void)
{
	//System Clock Gate Control Register	
	// Enable Clock to PORTB and PORTD
	SIM->SCGC5 |= SIM_SCGC5_PORTD_MASK;
	// Configure MUX settings to make all 3 pins GPIO
	//PORT_PCR_MUX_MASK = 0x700u. Need to clear it first	

	PORTD->PCR[TRIG_PIN] &= ~PORT_PCR_MUX_MASK;
	PORTD->PCR[TRIG_PIN] |= PORT_PCR_MUX(1);
	
	// Set Data Direction Registers for PortD
	PTD->PDDR |= MASK(TRIG_PIN);
}

void TPM0_IRQHandler()
{
	if (TPM0->SC & TPM_SC_TOF_MASK) {
		overflowFlag = 1;
	}
	else {
		overflowFlag = 0;
		// Clear Pending IRQ
		//Nested Vectored Interrupt Controller
		NVIC_ClearPendingIRQ(TPM0_IRQn);
		// Updating some variable / flag
		
		if(startEchoSignal == 0) { //rising edge
				startEchoSignal = 1;
				finishEchoSignal = 0;
				echoCounterLength = TPM0_C3V;
		} else { //falling edge
			startEchoSignal = 0;
			finishEchoSignal = 1;
			echoCounterLength = TPM0_C3V - echoCounterLength;
		}
	}
	
//Clear Interrupt Flag
	//clear event flag
	TPM0_C3SC |= TPM_CnSC_CHF_MASK;
	TPM0->SC |= TPM_SC_TOF_MASK;
	//TPM0->SC |= TPM_SC_TOF_MASK;
	PORTD->ISFR |= MASK(ECHO_PIN);
}

void initUltrasonicPWM(void)
{
	
	//Configure mux settings to make pins GPIO

	PORTD->PCR[ECHO_PIN] &= ~PORT_PCR_MUX_MASK;
	//Alternative 4 TPM0 pg.163 for PTB0
	PORTD->PCR[ECHO_PIN] |= (PORT_PCR_MUX(4) | PORT_PCR_IRQC(0x0b)); //interrupt on either edge
	
	//Enable clock gating for Timer0
	SIM->SCGC6 |= SIM_SCGC6_TPM0_MASK;
	
	//Select clock for TPM module
	// TPMSRC TPM Source pg.196
	SIM->SOPT2 &= ~SIM_SOPT2_TPMSRC_MASK; //Multipurpose Clock Generator Frequency Locked Loop
	SIM->SOPT2 |= SIM_SOPT2_TPMSRC(1); //set 01 for MCGFLLCLK (48MHz)or MCGFLLCLK/2
	
	//Set modulo value 48000000 / 128 = 375000 / 7500 = 50Hz //128 is PS; 
	//when count reach 7500, signal goes back to 0 and counts back up again
  
	TPM0->MOD = 7500; //period of PWM waveform
	
	/*Edge-Aligned PWM*/
	//pg.552
	//Update SnC register: CMOD = 01, PS = 111 (128) //TPM is Timer PWM, LPTPM is Low Power
	TPM0->SC &= ~((TPM_SC_CMOD_MASK) | (TPM_SC_PS_MASK));
	TPM0->SC |= (TPM_SC_CMOD(1) | TPM_SC_PS(7));
	TPM0->SC &= ~(TPM_SC_CPWMS_MASK); //Center-Aligned PWM Select by clearing CPWMS bit
	
	TPM0->SC |= (TPM_SC_TOIE_MASK);
	
	//Enable PWM on TPM0 CHannel 3 -> PTD3 ; setting CnSC to Capture rising and falling edge, enabling channel interrupts
	TPM0_C3SC &= ~( TPM_CnSC_CHIE_MASK | (TPM_CnSC_ELSB_MASK) | (TPM_CnSC_ELSA_MASK) | (TPM_CnSC_MSB_MASK) | (TPM_CnSC_MSA_MASK)); //all this for setting bits
	TPM0_C3SC |= ( TPM_CnSC_CHIE(1) | TPM_CnSC_ELSB(1) | TPM_CnSC_ELSA(1)); //setting elsb, elsa to 1 and everything else to 0 //see pg555
	//TPM0_C0V = TPM_CnV_VAL(0x05);  
	NVIC_SetPriority(TPM0_IRQn,2);
	NVIC_ClearPendingIRQ(TPM0_IRQn);
	NVIC_EnableIRQ(TPM0_IRQn);
}

 /* Delay Function */
 static void delay(volatile uint32_t nof) {
	 while(nof!=0) {
		 __ASM("NOP");
		 nof--;
	 }
 }	
 
 void generateTRIG() {
	  PTD->PDOR &= ~MASK(TRIG_PIN);
		delay(24);
		PTD->PDOR |= MASK(TRIG_PIN);
		delay(120);
		PTD->PDOR &= ~MASK(TRIG_PIN);
 }
 
 void initUltrasonic(void){
	InitUltrasonicGPIO();
	initUltrasonicPWM();
 }

int executeUltrasonic(void){
	int tooCloseFlag = 0;
	//SystemCoreClockUpdate();
	int array[ARRAY_SIZE] = {0};
	int i = 0;
	while(1){
		generateTRIG();
		TPM0_CNT = 0;
		//delay(200000);
		osDelay(2);
		if(finishEchoSignal == 0) {
			echoCounterLength = 10000000;
		}
		array[i] = echoCounterLength;
		
		i = (i + 1) % ARRAY_SIZE;
		
		int flag = 0;
		for (int k = 0; k < ARRAY_SIZE; k++) {
			if(array[k] < 250 && array[k] > 0){
				flag++;
			}
		}
		
		if(flag == ARRAY_SIZE){
			tooCloseFlag = 1;
			return tooCloseFlag;
		} else {
			tooCloseFlag = 0;
		}

		startEchoSignal = 0;
		finishEchoSignal = 1;
	}
}