Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Nov  3 16:19:25 2021
| Host         : hp6g4-mlab-2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/a_in_1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/a_in_1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/a_in_1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/a_in_1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/a_in_1_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/ack_in_1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/flag_s_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/logic/valid_aux_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/nexts_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/logic/valid_aux_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/logic/valid_aux_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/logic/valid_aux_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/logic/valid_aux_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/logic/valid_aux_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/logic/valid_aux_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/logic/valid_aux_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/acks_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/logic/valid_aux_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 275 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 18 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.246        0.000                      0                 1305        0.036        0.000                      0                 1305        4.020        0.000                       0                   680  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.246        0.000                      0                 1305        0.036        0.000                      0                 1305        4.020        0.000                       0                   680  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.407ns  (logic 2.881ns (30.627%)  route 6.526ns (69.373%))
  Logic Levels:           12  (CARRY4=3 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.667     2.961    design_1_i/top_nqueens_0/U0/fsm_9/logic/clk
    SLICE_X44Y41         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.456     3.417 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[0]/Q
                         net (fo=28, routed)          0.872     4.289    design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[2]_1[0]
    SLICE_X44Y42         LUT5 (Prop_lut5_I2_O)        0.124     4.413 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count[4]_i_46/O
                         net (fo=21, routed)          0.939     5.352    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_17_1
    SLICE_X41Y40         LUT5 (Prop_lut5_I3_O)        0.150     5.502 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_48/O
                         net (fo=1, routed)           0.932     6.434    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_48_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I3_O)        0.326     6.760 f  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_39/O
                         net (fo=2, routed)           0.591     7.351    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_39_n_0
    SLICE_X43Y41         LUT4 (Prop_lut4_I1_O)        0.124     7.475 f  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_18/O
                         net (fo=2, routed)           0.275     7.749    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_18_n_0
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.124     7.873 f  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_11/O
                         net (fo=3, routed)           0.624     8.497    design_1_i/top_nqueens_0/U0/fsm_9/dut/count_reg[0]
    SLICE_X44Y41         LUT4 (Prop_lut4_I1_O)        0.124     8.621 r  design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_12/O
                         net (fo=4, routed)           0.826     9.447    design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_12_n_0
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124     9.571 r  design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_7/O
                         net (fo=11, routed)          0.764    10.335    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__1_1
    SLICE_X45Y41         LUT6 (Prop_lut6_I3_O)        0.124    10.459 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry_i_3/O
                         net (fo=1, routed)           0.000    10.459    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry_i_3_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.009 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.009    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.123 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.123    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__0_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.351 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__1/CO[2]
                         net (fo=2, routed)           0.324    11.676    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1
    SLICE_X46Y43         LUT6 (Prop_lut6_I1_O)        0.313    11.989 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count[4]_i_1/O
                         net (fo=5, routed)           0.379    12.368    design_1_i/top_nqueens_0/U0/fsm_9/logic/count
    SLICE_X46Y43         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.494    12.674    design_1_i/top_nqueens_0/U0/fsm_9/logic/clk
    SLICE_X46Y43         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[0]/C
                         clock pessimism              0.264    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X46Y43         FDCE (Setup_fdce_C_CE)      -0.169    12.614    design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.407ns  (logic 2.881ns (30.627%)  route 6.526ns (69.373%))
  Logic Levels:           12  (CARRY4=3 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.667     2.961    design_1_i/top_nqueens_0/U0/fsm_9/logic/clk
    SLICE_X44Y41         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.456     3.417 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[0]/Q
                         net (fo=28, routed)          0.872     4.289    design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[2]_1[0]
    SLICE_X44Y42         LUT5 (Prop_lut5_I2_O)        0.124     4.413 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count[4]_i_46/O
                         net (fo=21, routed)          0.939     5.352    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_17_1
    SLICE_X41Y40         LUT5 (Prop_lut5_I3_O)        0.150     5.502 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_48/O
                         net (fo=1, routed)           0.932     6.434    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_48_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I3_O)        0.326     6.760 f  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_39/O
                         net (fo=2, routed)           0.591     7.351    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_39_n_0
    SLICE_X43Y41         LUT4 (Prop_lut4_I1_O)        0.124     7.475 f  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_18/O
                         net (fo=2, routed)           0.275     7.749    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_18_n_0
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.124     7.873 f  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_11/O
                         net (fo=3, routed)           0.624     8.497    design_1_i/top_nqueens_0/U0/fsm_9/dut/count_reg[0]
    SLICE_X44Y41         LUT4 (Prop_lut4_I1_O)        0.124     8.621 r  design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_12/O
                         net (fo=4, routed)           0.826     9.447    design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_12_n_0
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124     9.571 r  design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_7/O
                         net (fo=11, routed)          0.764    10.335    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__1_1
    SLICE_X45Y41         LUT6 (Prop_lut6_I3_O)        0.124    10.459 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry_i_3/O
                         net (fo=1, routed)           0.000    10.459    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry_i_3_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.009 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.009    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.123 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.123    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__0_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.351 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__1/CO[2]
                         net (fo=2, routed)           0.324    11.676    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1
    SLICE_X46Y43         LUT6 (Prop_lut6_I1_O)        0.313    11.989 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count[4]_i_1/O
                         net (fo=5, routed)           0.379    12.368    design_1_i/top_nqueens_0/U0/fsm_9/logic/count
    SLICE_X46Y43         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.494    12.674    design_1_i/top_nqueens_0/U0/fsm_9/logic/clk
    SLICE_X46Y43         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[1]/C
                         clock pessimism              0.264    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X46Y43         FDCE (Setup_fdce_C_CE)      -0.169    12.614    design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.407ns  (logic 2.881ns (30.627%)  route 6.526ns (69.373%))
  Logic Levels:           12  (CARRY4=3 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.667     2.961    design_1_i/top_nqueens_0/U0/fsm_9/logic/clk
    SLICE_X44Y41         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.456     3.417 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[0]/Q
                         net (fo=28, routed)          0.872     4.289    design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[2]_1[0]
    SLICE_X44Y42         LUT5 (Prop_lut5_I2_O)        0.124     4.413 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count[4]_i_46/O
                         net (fo=21, routed)          0.939     5.352    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_17_1
    SLICE_X41Y40         LUT5 (Prop_lut5_I3_O)        0.150     5.502 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_48/O
                         net (fo=1, routed)           0.932     6.434    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_48_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I3_O)        0.326     6.760 f  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_39/O
                         net (fo=2, routed)           0.591     7.351    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_39_n_0
    SLICE_X43Y41         LUT4 (Prop_lut4_I1_O)        0.124     7.475 f  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_18/O
                         net (fo=2, routed)           0.275     7.749    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_18_n_0
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.124     7.873 f  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_11/O
                         net (fo=3, routed)           0.624     8.497    design_1_i/top_nqueens_0/U0/fsm_9/dut/count_reg[0]
    SLICE_X44Y41         LUT4 (Prop_lut4_I1_O)        0.124     8.621 r  design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_12/O
                         net (fo=4, routed)           0.826     9.447    design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_12_n_0
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124     9.571 r  design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_7/O
                         net (fo=11, routed)          0.764    10.335    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__1_1
    SLICE_X45Y41         LUT6 (Prop_lut6_I3_O)        0.124    10.459 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry_i_3/O
                         net (fo=1, routed)           0.000    10.459    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry_i_3_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.009 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.009    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.123 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.123    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__0_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.351 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__1/CO[2]
                         net (fo=2, routed)           0.324    11.676    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1
    SLICE_X46Y43         LUT6 (Prop_lut6_I1_O)        0.313    11.989 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count[4]_i_1/O
                         net (fo=5, routed)           0.379    12.368    design_1_i/top_nqueens_0/U0/fsm_9/logic/count
    SLICE_X46Y43         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.494    12.674    design_1_i/top_nqueens_0/U0/fsm_9/logic/clk
    SLICE_X46Y43         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[2]/C
                         clock pessimism              0.264    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X46Y43         FDCE (Setup_fdce_C_CE)      -0.169    12.614    design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.407ns  (logic 2.881ns (30.627%)  route 6.526ns (69.373%))
  Logic Levels:           12  (CARRY4=3 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.667     2.961    design_1_i/top_nqueens_0/U0/fsm_9/logic/clk
    SLICE_X44Y41         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.456     3.417 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[0]/Q
                         net (fo=28, routed)          0.872     4.289    design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[2]_1[0]
    SLICE_X44Y42         LUT5 (Prop_lut5_I2_O)        0.124     4.413 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count[4]_i_46/O
                         net (fo=21, routed)          0.939     5.352    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_17_1
    SLICE_X41Y40         LUT5 (Prop_lut5_I3_O)        0.150     5.502 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_48/O
                         net (fo=1, routed)           0.932     6.434    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_48_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I3_O)        0.326     6.760 f  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_39/O
                         net (fo=2, routed)           0.591     7.351    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_39_n_0
    SLICE_X43Y41         LUT4 (Prop_lut4_I1_O)        0.124     7.475 f  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_18/O
                         net (fo=2, routed)           0.275     7.749    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_18_n_0
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.124     7.873 f  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_11/O
                         net (fo=3, routed)           0.624     8.497    design_1_i/top_nqueens_0/U0/fsm_9/dut/count_reg[0]
    SLICE_X44Y41         LUT4 (Prop_lut4_I1_O)        0.124     8.621 r  design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_12/O
                         net (fo=4, routed)           0.826     9.447    design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_12_n_0
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124     9.571 r  design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_7/O
                         net (fo=11, routed)          0.764    10.335    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__1_1
    SLICE_X45Y41         LUT6 (Prop_lut6_I3_O)        0.124    10.459 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry_i_3/O
                         net (fo=1, routed)           0.000    10.459    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry_i_3_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.009 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.009    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.123 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.123    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__0_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.351 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__1/CO[2]
                         net (fo=2, routed)           0.324    11.676    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1
    SLICE_X46Y43         LUT6 (Prop_lut6_I1_O)        0.313    11.989 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count[4]_i_1/O
                         net (fo=5, routed)           0.379    12.368    design_1_i/top_nqueens_0/U0/fsm_9/logic/count
    SLICE_X46Y43         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.494    12.674    design_1_i/top_nqueens_0/U0/fsm_9/logic/clk
    SLICE_X46Y43         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[3]/C
                         clock pessimism              0.264    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X46Y43         FDCE (Setup_fdce_C_CE)      -0.169    12.614    design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.407ns  (logic 2.881ns (30.627%)  route 6.526ns (69.373%))
  Logic Levels:           12  (CARRY4=3 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.667     2.961    design_1_i/top_nqueens_0/U0/fsm_9/logic/clk
    SLICE_X44Y41         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.456     3.417 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[0]/Q
                         net (fo=28, routed)          0.872     4.289    design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[2]_1[0]
    SLICE_X44Y42         LUT5 (Prop_lut5_I2_O)        0.124     4.413 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count[4]_i_46/O
                         net (fo=21, routed)          0.939     5.352    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_17_1
    SLICE_X41Y40         LUT5 (Prop_lut5_I3_O)        0.150     5.502 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_48/O
                         net (fo=1, routed)           0.932     6.434    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_48_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I3_O)        0.326     6.760 f  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_39/O
                         net (fo=2, routed)           0.591     7.351    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_39_n_0
    SLICE_X43Y41         LUT4 (Prop_lut4_I1_O)        0.124     7.475 f  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_18/O
                         net (fo=2, routed)           0.275     7.749    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_18_n_0
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.124     7.873 f  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_11/O
                         net (fo=3, routed)           0.624     8.497    design_1_i/top_nqueens_0/U0/fsm_9/dut/count_reg[0]
    SLICE_X44Y41         LUT4 (Prop_lut4_I1_O)        0.124     8.621 r  design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_12/O
                         net (fo=4, routed)           0.826     9.447    design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_12_n_0
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124     9.571 r  design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_7/O
                         net (fo=11, routed)          0.764    10.335    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__1_1
    SLICE_X45Y41         LUT6 (Prop_lut6_I3_O)        0.124    10.459 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry_i_3/O
                         net (fo=1, routed)           0.000    10.459    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry_i_3_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.009 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.009    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.123 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.123    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__0_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.351 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__1/CO[2]
                         net (fo=2, routed)           0.324    11.676    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1
    SLICE_X46Y43         LUT6 (Prop_lut6_I1_O)        0.313    11.989 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count[4]_i_1/O
                         net (fo=5, routed)           0.379    12.368    design_1_i/top_nqueens_0/U0/fsm_9/logic/count
    SLICE_X46Y43         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.494    12.674    design_1_i/top_nqueens_0/U0/fsm_9/logic/clk
    SLICE_X46Y43         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[4]/C
                         clock pessimism              0.264    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X46Y43         FDCE (Setup_fdce_C_CE)      -0.169    12.614    design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 3.061ns (33.963%)  route 5.952ns (66.037%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.665     2.959    design_1_i/top_nqueens_0/U0/fsm_8/logic/clk
    SLICE_X44Y38         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.456     3.415 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[1]/Q
                         net (fo=18, routed)          0.792     4.207    design_1_i/top_nqueens_0/U0/fsm_8/logic/Q[1]
    SLICE_X47Y37         LUT4 (Prop_lut4_I1_O)        0.124     4.331 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_23__2/O
                         net (fo=24, routed)          0.520     4.851    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_17__0_1
    SLICE_X45Y38         LUT3 (Prop_lut3_I1_O)        0.118     4.969 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_46__0/O
                         net (fo=1, routed)           0.819     5.788    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_46__0_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I1_O)        0.326     6.114 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_39__0/O
                         net (fo=2, routed)           0.968     7.082    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_39__0_n_0
    SLICE_X44Y38         LUT3 (Prop_lut3_I0_O)        0.152     7.234 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_20__0/O
                         net (fo=2, routed)           0.457     7.690    design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[1]_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I2_O)        0.326     8.016 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_10__2/O
                         net (fo=4, routed)           0.333     8.350    design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[0]_2
    SLICE_X46Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.474 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count1_carry_i_5__0/O
                         net (fo=11, routed)          0.480     8.953    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0_0
    SLICE_X46Y38         LUT4 (Prop_lut4_I3_O)        0.124     9.077 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_7__0/O
                         net (fo=11, routed)          0.830     9.908    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_7__0_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.032 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0/O
                         net (fo=1, routed)           0.000    10.032    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.564 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.564    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.678 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.678    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__0_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.906 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__1/CO[2]
                         net (fo=2, routed)           0.430    11.336    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1
    SLICE_X51Y40         LUT6 (Prop_lut6_I5_O)        0.313    11.649 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_1__6/O
                         net (fo=5, routed)           0.323    11.972    design_1_i/top_nqueens_0/U0/fsm_8/logic/count
    SLICE_X52Y40         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.480    12.660    design_1_i/top_nqueens_0/U0/fsm_8/logic/clk
    SLICE_X52Y40         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[0]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X52Y40         FDCE (Setup_fdce_C_CE)      -0.205    12.429    design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -11.972    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 3.061ns (33.963%)  route 5.952ns (66.037%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.665     2.959    design_1_i/top_nqueens_0/U0/fsm_8/logic/clk
    SLICE_X44Y38         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.456     3.415 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[1]/Q
                         net (fo=18, routed)          0.792     4.207    design_1_i/top_nqueens_0/U0/fsm_8/logic/Q[1]
    SLICE_X47Y37         LUT4 (Prop_lut4_I1_O)        0.124     4.331 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_23__2/O
                         net (fo=24, routed)          0.520     4.851    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_17__0_1
    SLICE_X45Y38         LUT3 (Prop_lut3_I1_O)        0.118     4.969 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_46__0/O
                         net (fo=1, routed)           0.819     5.788    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_46__0_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I1_O)        0.326     6.114 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_39__0/O
                         net (fo=2, routed)           0.968     7.082    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_39__0_n_0
    SLICE_X44Y38         LUT3 (Prop_lut3_I0_O)        0.152     7.234 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_20__0/O
                         net (fo=2, routed)           0.457     7.690    design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[1]_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I2_O)        0.326     8.016 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_10__2/O
                         net (fo=4, routed)           0.333     8.350    design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[0]_2
    SLICE_X46Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.474 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count1_carry_i_5__0/O
                         net (fo=11, routed)          0.480     8.953    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0_0
    SLICE_X46Y38         LUT4 (Prop_lut4_I3_O)        0.124     9.077 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_7__0/O
                         net (fo=11, routed)          0.830     9.908    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_7__0_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.032 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0/O
                         net (fo=1, routed)           0.000    10.032    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.564 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.564    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.678 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.678    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__0_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.906 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__1/CO[2]
                         net (fo=2, routed)           0.430    11.336    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1
    SLICE_X51Y40         LUT6 (Prop_lut6_I5_O)        0.313    11.649 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_1__6/O
                         net (fo=5, routed)           0.323    11.972    design_1_i/top_nqueens_0/U0/fsm_8/logic/count
    SLICE_X52Y40         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.480    12.660    design_1_i/top_nqueens_0/U0/fsm_8/logic/clk
    SLICE_X52Y40         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[1]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X52Y40         FDCE (Setup_fdce_C_CE)      -0.205    12.429    design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -11.972    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 3.061ns (33.963%)  route 5.952ns (66.037%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.665     2.959    design_1_i/top_nqueens_0/U0/fsm_8/logic/clk
    SLICE_X44Y38         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.456     3.415 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[1]/Q
                         net (fo=18, routed)          0.792     4.207    design_1_i/top_nqueens_0/U0/fsm_8/logic/Q[1]
    SLICE_X47Y37         LUT4 (Prop_lut4_I1_O)        0.124     4.331 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_23__2/O
                         net (fo=24, routed)          0.520     4.851    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_17__0_1
    SLICE_X45Y38         LUT3 (Prop_lut3_I1_O)        0.118     4.969 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_46__0/O
                         net (fo=1, routed)           0.819     5.788    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_46__0_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I1_O)        0.326     6.114 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_39__0/O
                         net (fo=2, routed)           0.968     7.082    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_39__0_n_0
    SLICE_X44Y38         LUT3 (Prop_lut3_I0_O)        0.152     7.234 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_20__0/O
                         net (fo=2, routed)           0.457     7.690    design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[1]_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I2_O)        0.326     8.016 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_10__2/O
                         net (fo=4, routed)           0.333     8.350    design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[0]_2
    SLICE_X46Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.474 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count1_carry_i_5__0/O
                         net (fo=11, routed)          0.480     8.953    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0_0
    SLICE_X46Y38         LUT4 (Prop_lut4_I3_O)        0.124     9.077 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_7__0/O
                         net (fo=11, routed)          0.830     9.908    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_7__0_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.032 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0/O
                         net (fo=1, routed)           0.000    10.032    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.564 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.564    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.678 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.678    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__0_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.906 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__1/CO[2]
                         net (fo=2, routed)           0.430    11.336    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1
    SLICE_X51Y40         LUT6 (Prop_lut6_I5_O)        0.313    11.649 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_1__6/O
                         net (fo=5, routed)           0.323    11.972    design_1_i/top_nqueens_0/U0/fsm_8/logic/count
    SLICE_X52Y40         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.480    12.660    design_1_i/top_nqueens_0/U0/fsm_8/logic/clk
    SLICE_X52Y40         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[2]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X52Y40         FDCE (Setup_fdce_C_CE)      -0.205    12.429    design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -11.972    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 3.061ns (33.963%)  route 5.952ns (66.037%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.665     2.959    design_1_i/top_nqueens_0/U0/fsm_8/logic/clk
    SLICE_X44Y38         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.456     3.415 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[1]/Q
                         net (fo=18, routed)          0.792     4.207    design_1_i/top_nqueens_0/U0/fsm_8/logic/Q[1]
    SLICE_X47Y37         LUT4 (Prop_lut4_I1_O)        0.124     4.331 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_23__2/O
                         net (fo=24, routed)          0.520     4.851    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_17__0_1
    SLICE_X45Y38         LUT3 (Prop_lut3_I1_O)        0.118     4.969 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_46__0/O
                         net (fo=1, routed)           0.819     5.788    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_46__0_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I1_O)        0.326     6.114 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_39__0/O
                         net (fo=2, routed)           0.968     7.082    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_39__0_n_0
    SLICE_X44Y38         LUT3 (Prop_lut3_I0_O)        0.152     7.234 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_20__0/O
                         net (fo=2, routed)           0.457     7.690    design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[1]_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I2_O)        0.326     8.016 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_10__2/O
                         net (fo=4, routed)           0.333     8.350    design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[0]_2
    SLICE_X46Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.474 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count1_carry_i_5__0/O
                         net (fo=11, routed)          0.480     8.953    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0_0
    SLICE_X46Y38         LUT4 (Prop_lut4_I3_O)        0.124     9.077 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_7__0/O
                         net (fo=11, routed)          0.830     9.908    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_7__0_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.032 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0/O
                         net (fo=1, routed)           0.000    10.032    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.564 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.564    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.678 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.678    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__0_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.906 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__1/CO[2]
                         net (fo=2, routed)           0.430    11.336    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1
    SLICE_X51Y40         LUT6 (Prop_lut6_I5_O)        0.313    11.649 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_1__6/O
                         net (fo=5, routed)           0.323    11.972    design_1_i/top_nqueens_0/U0/fsm_8/logic/count
    SLICE_X52Y40         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.480    12.660    design_1_i/top_nqueens_0/U0/fsm_8/logic/clk
    SLICE_X52Y40         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[3]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X52Y40         FDCE (Setup_fdce_C_CE)      -0.205    12.429    design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -11.972    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 3.061ns (33.963%)  route 5.952ns (66.037%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.665     2.959    design_1_i/top_nqueens_0/U0/fsm_8/logic/clk
    SLICE_X44Y38         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.456     3.415 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[1]/Q
                         net (fo=18, routed)          0.792     4.207    design_1_i/top_nqueens_0/U0/fsm_8/logic/Q[1]
    SLICE_X47Y37         LUT4 (Prop_lut4_I1_O)        0.124     4.331 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_23__2/O
                         net (fo=24, routed)          0.520     4.851    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_17__0_1
    SLICE_X45Y38         LUT3 (Prop_lut3_I1_O)        0.118     4.969 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_46__0/O
                         net (fo=1, routed)           0.819     5.788    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_46__0_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I1_O)        0.326     6.114 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_39__0/O
                         net (fo=2, routed)           0.968     7.082    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_39__0_n_0
    SLICE_X44Y38         LUT3 (Prop_lut3_I0_O)        0.152     7.234 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_20__0/O
                         net (fo=2, routed)           0.457     7.690    design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[1]_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I2_O)        0.326     8.016 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_10__2/O
                         net (fo=4, routed)           0.333     8.350    design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[0]_2
    SLICE_X46Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.474 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count1_carry_i_5__0/O
                         net (fo=11, routed)          0.480     8.953    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0_0
    SLICE_X46Y38         LUT4 (Prop_lut4_I3_O)        0.124     9.077 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_7__0/O
                         net (fo=11, routed)          0.830     9.908    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_7__0_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.032 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0/O
                         net (fo=1, routed)           0.000    10.032    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.564 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.564    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.678 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.678    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__0_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.906 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__1/CO[2]
                         net (fo=2, routed)           0.430    11.336    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1
    SLICE_X51Y40         LUT6 (Prop_lut6_I5_O)        0.313    11.649 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_1__6/O
                         net (fo=5, routed)           0.323    11.972    design_1_i/top_nqueens_0/U0/fsm_8/logic/count
    SLICE_X52Y40         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.480    12.660    design_1_i/top_nqueens_0/U0/fsm_8/logic/clk
    SLICE_X52Y40         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[4]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X52Y40         FDCE (Setup_fdce_C_CE)      -0.205    12.429    design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -11.972    
  -------------------------------------------------------------------
                         slack                                  0.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.322%)  route 0.184ns (56.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/Q
                         net (fo=2, routed)           0.184     1.320    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[1]
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.285    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.627%)  route 0.206ns (59.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.206     1.339    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.574     0.910    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X31Y88         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.116     1.167    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X30Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.319%)  route 0.200ns (58.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.200     1.333    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.575     0.911    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X30Y91         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.116     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.169%)  route 0.104ns (44.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.104     1.143    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.057    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/top_nqueens_0/U0/fsm_1/dut/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_1/dut/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.212ns (44.793%)  route 0.261ns (55.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.557     0.893    design_1_i/top_nqueens_0/U0/fsm_1/dut/clk
    SLICE_X46Y50         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_1/dut/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.164     1.057 r  design_1_i/top_nqueens_0/U0/fsm_1/dut/count_reg_reg[0]/Q
                         net (fo=14, routed)          0.261     1.318    design_1_i/top_nqueens_0/U0/fsm_1/dut/Q[0]
    SLICE_X47Y49         LUT5 (Prop_lut5_I3_O)        0.048     1.366 r  design_1_i/top_nqueens_0/U0/fsm_1/dut/count_reg[4]_i_1__7/O
                         net (fo=1, routed)           0.000     1.366    design_1_i/top_nqueens_0/U0/fsm_1/dut/count_next[4]
    SLICE_X47Y49         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_1/dut/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.830     1.196    design_1_i/top_nqueens_0/U0/fsm_1/dut/clk
    SLICE_X47Y49         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_1/dut/count_reg_reg[4]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X47Y49         FDCE (Hold_fdce_C_D)         0.107     1.273    design_1_i/top_nqueens_0/U0/fsm_1/dut/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.574     0.910    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X29Y89         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.154     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/top_nqueens_0/U0/fsm_1/dut/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_1/dut/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.209ns (44.441%)  route 0.261ns (55.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.557     0.893    design_1_i/top_nqueens_0/U0/fsm_1/dut/clk
    SLICE_X46Y50         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_1/dut/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.164     1.057 r  design_1_i/top_nqueens_0/U0/fsm_1/dut/count_reg_reg[0]/Q
                         net (fo=14, routed)          0.261     1.318    design_1_i/top_nqueens_0/U0/fsm_1/dut/Q[0]
    SLICE_X47Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.363 r  design_1_i/top_nqueens_0/U0/fsm_1/dut/count_reg[3]_i_1__7/O
                         net (fo=1, routed)           0.000     1.363    design_1_i/top_nqueens_0/U0/fsm_1/dut/count_next[3]
    SLICE_X47Y49         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_1/dut/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.830     1.196    design_1_i/top_nqueens_0/U0/fsm_1/dut/clk
    SLICE_X47Y49         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_1/dut/count_reg_reg[3]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X47Y49         FDCE (Hold_fdce_C_D)         0.091     1.257    design_1_i/top_nqueens_0/U0/fsm_1/dut/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.102     1.154    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.042    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y96    design_1_i/comblock_0/U0/AXIL_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y86    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y86    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y87    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y87    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y87    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[6]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y86    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y87    design_1_i/comblock_0/U0/AXIL_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y95    design_1_i/comblock_0/U0/AXIL_inst/axi_awaddr_reg[2]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK



