Release 10.1.02 - par K.37 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Wed Jan 12 18:21:38 2011

All signals are completely routed.

WARNING:ParHelpers:361 - There are 6 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   mb_btn_i<0>_IBUF
   mb_btn_i<2>_IBUF
   mb_sw_i<0>_IBUF
   mb_sw_i<1>_IBUF
   mb_sw_i<2>_IBUF
   mb_sw_i<3>_IBUF


