
*** Running vivado
    with args -log RAM_Board.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RAM_Board.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source RAM_Board.tcl -notrace
Command: synth_design -top RAM_Board -part xc7a100tfgg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15500 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 367.777 ; gain = 99.477
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RAM_Board' [D:/vivado/05_RAM/RAM_Board.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAM_B' [D:/vivado/05_RAM/05_RAM.runs/synth_1/.Xil/Vivado-16960-BLUEFLAMELEE/realtime/RAM_B_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_B' (1#1) [D:/vivado/05_RAM/05_RAM.runs/synth_1/.Xil/Vivado-16960-BLUEFLAMELEE/realtime/RAM_B_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'douta' does not match port width (32) of module 'RAM_B' [D:/vivado/05_RAM/RAM_Board.v:30]
INFO: [Synth 8-6157] synthesizing module 'Display' [D:/vivado/05_RAM/Display.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Display' (2#1) [D:/vivado/05_RAM/Display.v:3]
WARNING: [Synth 8-350] instance 'Display_Instance' of module 'Display' requires 6 connections, but only 4 given [D:/vivado/05_RAM/RAM_Board.v:49]
INFO: [Synth 8-6155] done synthesizing module 'RAM_Board' (3#1) [D:/vivado/05_RAM/RAM_Board.v:3]
WARNING: [Synth 8-3917] design RAM_Board has port enable driven by constant 1
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[7]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[8]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[9]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[10]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[11]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[12]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[13]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[14]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[15]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[16]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[17]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[18]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[19]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[20]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[21]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[22]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[23]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[24]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[25]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[26]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[27]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[28]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[29]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[30]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[31]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[32]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port swb[6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 423.578 ; gain = 155.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 423.578 ; gain = 155.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 423.578 ; gain = 155.277
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/vivado/05_RAM/05_RAM.srcs/sources_1/ip/RAM_B/RAM_B/RAM_B_in_context.xdc] for cell 'Data_RAM'
Finished Parsing XDC File [d:/vivado/05_RAM/05_RAM.srcs/sources_1/ip/RAM_B/RAM_B/RAM_B_in_context.xdc] for cell 'Data_RAM'
Parsing XDC File [D:/vivado/05_RAM/Board.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [D:/vivado/05_RAM/Board.xdc:105]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[1]'. [D:/vivado/05_RAM/Board.xdc:106]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[2]'. [D:/vivado/05_RAM/Board.xdc:107]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[3]'. [D:/vivado/05_RAM/Board.xdc:108]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[4]'. [D:/vivado/05_RAM/Board.xdc:109]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[5]'. [D:/vivado/05_RAM/Board.xdc:110]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[6]'. [D:/vivado/05_RAM/Board.xdc:111]
Finished Parsing XDC File [D:/vivado/05_RAM/Board.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/vivado/05_RAM/Board.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/RAM_Board_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado/05_RAM/Board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RAM_Board_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RAM_Board_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 732.895 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 732.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 732.895 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 732.895 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 732.895 ; gain = 464.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 732.895 ; gain = 464.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Data_RAM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 732.895 ; gain = 464.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 732.895 ; gain = 464.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RAM_Board 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design RAM_Board has port enable driven by constant 1
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[7]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[8]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[9]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[10]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[11]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[12]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[13]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[14]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[15]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[16]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[17]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[18]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[19]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[20]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[21]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[22]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[23]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[24]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[25]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[26]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[27]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[28]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[29]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[30]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[31]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port led[32]
WARNING: [Synth 8-3331] design RAM_Board has unconnected port swb[6]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 732.895 ; gain = 464.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 758.645 ; gain = 490.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 758.645 ; gain = 490.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 768.723 ; gain = 500.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 768.723 ; gain = 500.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 768.723 ; gain = 500.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 768.723 ; gain = 500.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 768.723 ; gain = 500.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 768.723 ; gain = 500.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 768.723 ; gain = 500.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |RAM_B         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |RAM_B |     1|
|2     |BUFG  |     3|
|3     |LUT1  |     1|
|4     |LUT2  |     3|
|5     |LUT3  |     3|
|6     |LUT4  |    26|
|7     |LUT5  |     2|
|8     |LUT6  |     4|
|9     |MUXF7 |     8|
|10    |MUXF8 |     4|
|11    |FDRE  |    51|
|12    |IBUF  |    38|
|13    |OBUF  |    16|
|14    |OBUFT |    28|
+------+------+------+

Report Instance Areas: 
+------+-------------------+--------+------+
|      |Instance           |Module  |Cells |
+------+-------------------+--------+------+
|1     |top                |        |   219|
|2     |  Display_Instance |Display |    65|
+------+-------------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 768.723 ; gain = 500.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 768.723 ; gain = 191.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 768.723 ; gain = 500.422
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 779.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 779.738 ; gain = 511.438
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 779.738 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/vivado/05_RAM/05_RAM.runs/synth_1/RAM_Board.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RAM_Board_utilization_synth.rpt -pb RAM_Board_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  7 22:23:40 2021...
