Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Sat Jun 17 14:52:43 2017
| Host         : VITOR-VAIO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_module_timing_summary_routed.rpt -rpx top_module_timing_summary_routed.rpx
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: keyboard/debounce/O0_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: keyboard/flag_reg/C (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: score_inst/step_down_clock_inst/down_clock_reg/C (HIGH)

 There are 6075 register/latch pins with no clock driven by root clock pin: step_down_clock_inst/down_clock_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9836 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.504        0.000                      0                 1171        0.042        0.000                      0                 1171        3.000        0.000                       0                   602  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_wiz_pixel_inst/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_pixel         {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_pixel         {0.000 5.000}      10.000          100.000         
sys_clk_pin                      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_pixel_inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_pixel              10.735        0.000                      0                  373        0.174        0.000                      0                  373       12.000        0.000                       0                   208  
  clkfbout_clk_wiz_pixel                                                                                                                                                           7.845        0.000                       0                     3  
sys_clk_pin                            2.504        0.000                      0                  798        0.042        0.000                      0                  798        4.500        0.000                       0                   390  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_pixel_inst/inst/clk_in1
  To Clock:  clk_wiz_pixel_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_pixel_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_pixel_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_pixel
  To Clock:  clk_out1_clk_wiz_pixel

Setup :            0  Failing Endpoints,  Worst Slack       10.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.735ns  (required time - arrival time)
  Source:                 snake_painter_inst/block_counters_reg[col][1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/vga_pixel_reg[green][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_pixel rise@25.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        14.163ns  (logic 2.096ns (14.799%)  route 12.067ns (85.201%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 26.511 - 25.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.809     1.809    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.634     1.636    snake_painter_inst/clk_out1
    SLICE_X36Y87         FDRE                                         r  snake_painter_inst/block_counters_reg[col][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.419     2.055 r  snake_painter_inst/block_counters_reg[col][1]_rep__0/Q
                         net (fo=160, routed)         7.262     9.318    snake_controller_inst/block_counters_reg[col][1]_rep__0
    SLICE_X72Y57         LUT6 (Prop_lut6_I2_O)        0.299     9.617 r  snake_controller_inst/vga_pixel[green][6]_i_467/O
                         net (fo=1, routed)           0.000     9.617    snake_controller_inst/vga_pixel[green][6]_i_467_n_0
    SLICE_X72Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     9.834 r  snake_controller_inst/vga_pixel_reg[green][6]_i_277/O
                         net (fo=1, routed)           0.000     9.834    snake_controller_inst/vga_pixel_reg[green][6]_i_277_n_0
    SLICE_X72Y57         MUXF8 (Prop_muxf8_I1_O)      0.094     9.928 r  snake_controller_inst/vga_pixel_reg[green][6]_i_150/O
                         net (fo=1, routed)           1.976    11.904    snake_controller_inst/vga_pixel_reg[green][6]_i_150_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I3_O)        0.316    12.220 r  snake_controller_inst/vga_pixel[green][6]_i_55/O
                         net (fo=1, routed)           0.000    12.220    snake_controller_inst/vga_pixel[green][6]_i_55_n_0
    SLICE_X36Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    12.437 r  snake_controller_inst/vga_pixel_reg[green][6]_i_23/O
                         net (fo=1, routed)           0.000    12.437    snake_controller_inst/vga_pixel_reg[green][6]_i_23_n_0
    SLICE_X36Y67         MUXF8 (Prop_muxf8_I1_O)      0.094    12.531 r  snake_controller_inst/vga_pixel_reg[green][6]_i_9/O
                         net (fo=1, routed)           1.161    13.692    snake_controller_inst/vga_pixel_reg[green][6]_i_9_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I1_O)        0.316    14.008 r  snake_controller_inst/vga_pixel[green][6]_i_3/O
                         net (fo=3, routed)           1.667    15.675    snake_controller_inst/vga_pixel[green][6]_i_3_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I4_O)        0.124    15.799 r  snake_controller_inst/vga_pixel[green][6]_i_1/O
                         net (fo=1, routed)           0.000    15.799    snake_painter_inst/block_counters_reg[row][4]_2
    SLICE_X51Y93         FDRE                                         r  snake_painter_inst/vga_pixel_reg[green][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.683    26.683    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.989 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    24.912    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.003 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.508    26.511    snake_painter_inst/clk_out1
    SLICE_X51Y93         FDRE                                         r  snake_painter_inst/vga_pixel_reg[green][6]/C
                         clock pessimism              0.079    26.590    
                         clock uncertainty           -0.087    26.503    
    SLICE_X51Y93         FDRE (Setup_fdre_C_D)        0.031    26.534    snake_painter_inst/vga_pixel_reg[green][6]
  -------------------------------------------------------------------
                         required time                         26.534    
                         arrival time                         -15.799    
  -------------------------------------------------------------------
                         slack                                 10.735    

Slack (MET) :             10.939ns  (required time - arrival time)
  Source:                 snake_painter_inst/block_counters_reg[col][1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/vga_pixel_reg[red][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_pixel rise@25.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        13.957ns  (logic 2.096ns (15.017%)  route 11.861ns (84.983%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 26.511 - 25.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.809     1.809    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.634     1.636    snake_painter_inst/clk_out1
    SLICE_X36Y87         FDRE                                         r  snake_painter_inst/block_counters_reg[col][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.419     2.055 r  snake_painter_inst/block_counters_reg[col][1]_rep__0/Q
                         net (fo=160, routed)         7.262     9.318    snake_controller_inst/block_counters_reg[col][1]_rep__0
    SLICE_X72Y57         LUT6 (Prop_lut6_I2_O)        0.299     9.617 r  snake_controller_inst/vga_pixel[green][6]_i_467/O
                         net (fo=1, routed)           0.000     9.617    snake_controller_inst/vga_pixel[green][6]_i_467_n_0
    SLICE_X72Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     9.834 r  snake_controller_inst/vga_pixel_reg[green][6]_i_277/O
                         net (fo=1, routed)           0.000     9.834    snake_controller_inst/vga_pixel_reg[green][6]_i_277_n_0
    SLICE_X72Y57         MUXF8 (Prop_muxf8_I1_O)      0.094     9.928 r  snake_controller_inst/vga_pixel_reg[green][6]_i_150/O
                         net (fo=1, routed)           1.976    11.904    snake_controller_inst/vga_pixel_reg[green][6]_i_150_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I3_O)        0.316    12.220 r  snake_controller_inst/vga_pixel[green][6]_i_55/O
                         net (fo=1, routed)           0.000    12.220    snake_controller_inst/vga_pixel[green][6]_i_55_n_0
    SLICE_X36Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    12.437 r  snake_controller_inst/vga_pixel_reg[green][6]_i_23/O
                         net (fo=1, routed)           0.000    12.437    snake_controller_inst/vga_pixel_reg[green][6]_i_23_n_0
    SLICE_X36Y67         MUXF8 (Prop_muxf8_I1_O)      0.094    12.531 r  snake_controller_inst/vga_pixel_reg[green][6]_i_9/O
                         net (fo=1, routed)           1.161    13.692    snake_controller_inst/vga_pixel_reg[green][6]_i_9_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I1_O)        0.316    14.008 r  snake_controller_inst/vga_pixel[green][6]_i_3/O
                         net (fo=3, routed)           1.462    15.470    snake_controller_inst/vga_pixel[green][6]_i_3_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I3_O)        0.124    15.594 r  snake_controller_inst/vga_pixel[red][5]_i_1/O
                         net (fo=1, routed)           0.000    15.594    snake_painter_inst/vga_inter\\.displaying_flag_reg_0
    SLICE_X51Y93         FDRE                                         r  snake_painter_inst/vga_pixel_reg[red][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.683    26.683    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.989 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    24.912    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.003 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.508    26.511    snake_painter_inst/clk_out1
    SLICE_X51Y93         FDRE                                         r  snake_painter_inst/vga_pixel_reg[red][5]/C
                         clock pessimism              0.079    26.590    
                         clock uncertainty           -0.087    26.503    
    SLICE_X51Y93         FDRE (Setup_fdre_C_D)        0.029    26.532    snake_painter_inst/vga_pixel_reg[red][5]
  -------------------------------------------------------------------
                         required time                         26.532    
                         arrival time                         -15.594    
  -------------------------------------------------------------------
                         slack                                 10.939    

Slack (MET) :             11.240ns  (required time - arrival time)
  Source:                 snake_painter_inst/block_counters_reg[col][1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/vga_pixel_reg[red][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_pixel rise@25.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        13.658ns  (logic 2.096ns (15.347%)  route 11.562ns (84.653%))
  Logic Levels:           8  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 26.511 - 25.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.809     1.809    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.634     1.636    snake_painter_inst/clk_out1
    SLICE_X36Y87         FDRE                                         r  snake_painter_inst/block_counters_reg[col][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.419     2.055 r  snake_painter_inst/block_counters_reg[col][1]_rep__0/Q
                         net (fo=160, routed)         7.262     9.318    snake_controller_inst/block_counters_reg[col][1]_rep__0
    SLICE_X72Y57         LUT6 (Prop_lut6_I2_O)        0.299     9.617 r  snake_controller_inst/vga_pixel[green][6]_i_467/O
                         net (fo=1, routed)           0.000     9.617    snake_controller_inst/vga_pixel[green][6]_i_467_n_0
    SLICE_X72Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     9.834 r  snake_controller_inst/vga_pixel_reg[green][6]_i_277/O
                         net (fo=1, routed)           0.000     9.834    snake_controller_inst/vga_pixel_reg[green][6]_i_277_n_0
    SLICE_X72Y57         MUXF8 (Prop_muxf8_I1_O)      0.094     9.928 r  snake_controller_inst/vga_pixel_reg[green][6]_i_150/O
                         net (fo=1, routed)           1.976    11.904    snake_controller_inst/vga_pixel_reg[green][6]_i_150_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I3_O)        0.316    12.220 r  snake_controller_inst/vga_pixel[green][6]_i_55/O
                         net (fo=1, routed)           0.000    12.220    snake_controller_inst/vga_pixel[green][6]_i_55_n_0
    SLICE_X36Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    12.437 r  snake_controller_inst/vga_pixel_reg[green][6]_i_23/O
                         net (fo=1, routed)           0.000    12.437    snake_controller_inst/vga_pixel_reg[green][6]_i_23_n_0
    SLICE_X36Y67         MUXF8 (Prop_muxf8_I1_O)      0.094    12.531 r  snake_controller_inst/vga_pixel_reg[green][6]_i_9/O
                         net (fo=1, routed)           1.161    13.692    snake_controller_inst/vga_pixel_reg[green][6]_i_9_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I1_O)        0.316    14.008 r  snake_controller_inst/vga_pixel[green][6]_i_3/O
                         net (fo=3, routed)           1.162    15.170    snake_controller_inst/vga_pixel[green][6]_i_3_n_0
    SLICE_X51Y93         LUT4 (Prop_lut4_I0_O)        0.124    15.294 r  snake_controller_inst/vga_pixel[red][7]_i_1/O
                         net (fo=1, routed)           0.000    15.294    snake_painter_inst/block_counters_reg[row][4]_0
    SLICE_X51Y93         FDRE                                         r  snake_painter_inst/vga_pixel_reg[red][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.683    26.683    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.989 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    24.912    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.003 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.508    26.511    snake_painter_inst/clk_out1
    SLICE_X51Y93         FDRE                                         r  snake_painter_inst/vga_pixel_reg[red][7]/C
                         clock pessimism              0.079    26.590    
                         clock uncertainty           -0.087    26.503    
    SLICE_X51Y93         FDRE (Setup_fdre_C_D)        0.031    26.534    snake_painter_inst/vga_pixel_reg[red][7]
  -------------------------------------------------------------------
                         required time                         26.534    
                         arrival time                         -15.294    
  -------------------------------------------------------------------
                         slack                                 11.240    

Slack (MET) :             11.726ns  (required time - arrival time)
  Source:                 snake_painter_inst/block_counters_reg[col][1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/vga_pixel_reg[green][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_pixel rise@25.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        13.172ns  (logic 1.991ns (15.116%)  route 11.181ns (84.884%))
  Logic Levels:           8  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 26.511 - 25.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.809     1.809    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.635     1.637    snake_painter_inst/clk_out1
    SLICE_X37Y88         FDRE                                         r  snake_painter_inst/block_counters_reg[col][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.456     2.093 r  snake_painter_inst/block_counters_reg[col][1]_rep__1/Q
                         net (fo=160, routed)         6.397     8.490    snake_controller_inst/block_counters_reg[col][1]_rep__1
    SLICE_X9Y64          LUT6 (Prop_lut6_I2_O)        0.124     8.614 r  snake_controller_inst/vga_pixel[green][7]_i_391/O
                         net (fo=1, routed)           0.000     8.614    snake_controller_inst/vga_pixel[green][7]_i_391_n_0
    SLICE_X9Y64          MUXF7 (Prop_muxf7_I0_O)      0.212     8.826 r  snake_controller_inst/vga_pixel_reg[green][7]_i_224/O
                         net (fo=1, routed)           0.000     8.826    snake_controller_inst/vga_pixel_reg[green][7]_i_224_n_0
    SLICE_X9Y64          MUXF8 (Prop_muxf8_I1_O)      0.094     8.920 r  snake_controller_inst/vga_pixel_reg[green][7]_i_104/O
                         net (fo=1, routed)           1.788    10.709    snake_controller_inst/vga_pixel_reg[green][7]_i_104_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I5_O)        0.316    11.025 r  snake_controller_inst/vga_pixel[green][7]_i_37/O
                         net (fo=1, routed)           0.000    11.025    snake_controller_inst/vga_pixel[green][7]_i_37_n_0
    SLICE_X37Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    11.270 r  snake_controller_inst/vga_pixel_reg[green][7]_i_16/O
                         net (fo=1, routed)           0.000    11.270    snake_controller_inst/vga_pixel_reg[green][7]_i_16_n_0
    SLICE_X37Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    11.374 r  snake_controller_inst/vga_pixel_reg[green][7]_i_6/O
                         net (fo=1, routed)           1.551    12.925    snake_controller_inst/vga_pixel_reg[green][7]_i_6_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I3_O)        0.316    13.241 r  snake_controller_inst/vga_pixel[green][7]_i_2/O
                         net (fo=3, routed)           1.444    14.685    snake_controller_inst/vga_pixel[green][7]_i_2_n_0
    SLICE_X51Y93         LUT4 (Prop_lut4_I0_O)        0.124    14.809 r  snake_controller_inst/vga_pixel[green][7]_i_1/O
                         net (fo=1, routed)           0.000    14.809    snake_painter_inst/block_counters_reg[row][4]_1
    SLICE_X51Y93         FDRE                                         r  snake_painter_inst/vga_pixel_reg[green][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.683    26.683    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.989 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    24.912    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.003 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.508    26.511    snake_painter_inst/clk_out1
    SLICE_X51Y93         FDRE                                         r  snake_painter_inst/vga_pixel_reg[green][7]/C
                         clock pessimism              0.079    26.590    
                         clock uncertainty           -0.087    26.503    
    SLICE_X51Y93         FDRE (Setup_fdre_C_D)        0.032    26.535    snake_painter_inst/vga_pixel_reg[green][7]
  -------------------------------------------------------------------
                         required time                         26.535    
                         arrival time                         -14.809    
  -------------------------------------------------------------------
                         slack                                 11.726    

Slack (MET) :             18.621ns  (required time - arrival time)
  Source:                 vga_controller_inst/vga_inter\\.counters_reg[row][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_controller_inst/vga_inter\\.counters_reg[row][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_pixel rise@25.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 3.353ns (53.016%)  route 2.972ns (46.984%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.809     1.809    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.626     1.628    vga_controller_inst/clk_out1
    SLICE_X29Y109        FDRE                                         r  vga_controller_inst/vga_inter\\.counters_reg[row][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y109        FDRE (Prop_fdre_C_Q)         0.456     2.084 r  vga_controller_inst/vga_inter\\.counters_reg[row][4]/Q
                         net (fo=7, routed)           1.427     3.511    vga_controller_inst/counters[row][4]
    SLICE_X28Y112        LUT3 (Prop_lut3_I1_O)        0.124     3.635 r  vga_controller_inst/_inferred__1_carry_i_3/O
                         net (fo=1, routed)           0.000     3.635    vga_controller_inst/_inferred__1_carry_i_3_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.185 r  vga_controller_inst/_inferred__1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.185    vga_controller_inst/_inferred__1_carry_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.299 r  vga_controller_inst/_inferred__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.299    vga_controller_inst/_inferred__1_carry__0_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.527 r  vga_controller_inst/_inferred__1_carry__1/CO[2]
                         net (fo=33, routed)          1.545     6.072    vga_controller_inst/_inferred__1_carry__1_n_1
    SLICE_X29Y108        LUT2 (Prop_lut2_I0_O)        0.313     6.385 r  vga_controller_inst/vga_inter\\.counters[row][0]_i_5/O
                         net (fo=1, routed)           0.000     6.385    vga_controller_inst/vga_inter\\.counters[row][0]_i_5_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.935 r  vga_controller_inst/vga_inter\\.counters_reg[row][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.935    vga_controller_inst/vga_inter\\.counters_reg[row][0]_i_2_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  vga_controller_inst/vga_inter\\.counters_reg[row][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    vga_controller_inst/vga_inter\\.counters_reg[row][4]_i_1_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  vga_controller_inst/vga_inter\\.counters_reg[row][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    vga_controller_inst/vga_inter\\.counters_reg[row][8]_i_1_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  vga_controller_inst/vga_inter\\.counters_reg[row][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    vga_controller_inst/vga_inter\\.counters_reg[row][12]_i_1_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  vga_controller_inst/vga_inter\\.counters_reg[row][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.391    vga_controller_inst/vga_inter\\.counters_reg[row][16]_i_1_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  vga_controller_inst/vga_inter\\.counters_reg[row][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    vga_controller_inst/vga_inter\\.counters_reg[row][20]_i_1_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 r  vga_controller_inst/vga_inter\\.counters_reg[row][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.619    vga_controller_inst/vga_inter\\.counters_reg[row][24]_i_1_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.953 r  vga_controller_inst/vga_inter\\.counters_reg[row][28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.953    vga_controller_inst/vga_inter\\.counters_reg[row][28]_i_1_n_6
    SLICE_X29Y115        FDRE                                         r  vga_controller_inst/vga_inter\\.counters_reg[row][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.683    26.683    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.989 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    24.912    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.003 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.502    26.505    vga_controller_inst/clk_out1
    SLICE_X29Y115        FDRE                                         r  vga_controller_inst/vga_inter\\.counters_reg[row][29]/C
                         clock pessimism              0.094    26.599    
                         clock uncertainty           -0.087    26.512    
    SLICE_X29Y115        FDRE (Setup_fdre_C_D)        0.062    26.574    vga_controller_inst/vga_inter\\.counters_reg[row][29]
  -------------------------------------------------------------------
                         required time                         26.574    
                         arrival time                          -7.953    
  -------------------------------------------------------------------
                         slack                                 18.621    

Slack (MET) :             18.642ns  (required time - arrival time)
  Source:                 vga_controller_inst/vga_inter\\.counters_reg[row][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_controller_inst/vga_inter\\.counters_reg[row][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_pixel rise@25.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 3.332ns (52.860%)  route 2.972ns (47.140%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.809     1.809    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.626     1.628    vga_controller_inst/clk_out1
    SLICE_X29Y109        FDRE                                         r  vga_controller_inst/vga_inter\\.counters_reg[row][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y109        FDRE (Prop_fdre_C_Q)         0.456     2.084 r  vga_controller_inst/vga_inter\\.counters_reg[row][4]/Q
                         net (fo=7, routed)           1.427     3.511    vga_controller_inst/counters[row][4]
    SLICE_X28Y112        LUT3 (Prop_lut3_I1_O)        0.124     3.635 r  vga_controller_inst/_inferred__1_carry_i_3/O
                         net (fo=1, routed)           0.000     3.635    vga_controller_inst/_inferred__1_carry_i_3_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.185 r  vga_controller_inst/_inferred__1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.185    vga_controller_inst/_inferred__1_carry_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.299 r  vga_controller_inst/_inferred__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.299    vga_controller_inst/_inferred__1_carry__0_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.527 r  vga_controller_inst/_inferred__1_carry__1/CO[2]
                         net (fo=33, routed)          1.545     6.072    vga_controller_inst/_inferred__1_carry__1_n_1
    SLICE_X29Y108        LUT2 (Prop_lut2_I0_O)        0.313     6.385 r  vga_controller_inst/vga_inter\\.counters[row][0]_i_5/O
                         net (fo=1, routed)           0.000     6.385    vga_controller_inst/vga_inter\\.counters[row][0]_i_5_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.935 r  vga_controller_inst/vga_inter\\.counters_reg[row][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.935    vga_controller_inst/vga_inter\\.counters_reg[row][0]_i_2_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  vga_controller_inst/vga_inter\\.counters_reg[row][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    vga_controller_inst/vga_inter\\.counters_reg[row][4]_i_1_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  vga_controller_inst/vga_inter\\.counters_reg[row][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    vga_controller_inst/vga_inter\\.counters_reg[row][8]_i_1_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  vga_controller_inst/vga_inter\\.counters_reg[row][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    vga_controller_inst/vga_inter\\.counters_reg[row][12]_i_1_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  vga_controller_inst/vga_inter\\.counters_reg[row][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.391    vga_controller_inst/vga_inter\\.counters_reg[row][16]_i_1_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  vga_controller_inst/vga_inter\\.counters_reg[row][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    vga_controller_inst/vga_inter\\.counters_reg[row][20]_i_1_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 r  vga_controller_inst/vga_inter\\.counters_reg[row][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.619    vga_controller_inst/vga_inter\\.counters_reg[row][24]_i_1_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.932 r  vga_controller_inst/vga_inter\\.counters_reg[row][28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.932    vga_controller_inst/vga_inter\\.counters_reg[row][28]_i_1_n_4
    SLICE_X29Y115        FDRE                                         r  vga_controller_inst/vga_inter\\.counters_reg[row][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.683    26.683    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.989 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    24.912    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.003 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.502    26.505    vga_controller_inst/clk_out1
    SLICE_X29Y115        FDRE                                         r  vga_controller_inst/vga_inter\\.counters_reg[row][31]/C
                         clock pessimism              0.094    26.599    
                         clock uncertainty           -0.087    26.512    
    SLICE_X29Y115        FDRE (Setup_fdre_C_D)        0.062    26.574    vga_controller_inst/vga_inter\\.counters_reg[row][31]
  -------------------------------------------------------------------
                         required time                         26.574    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                 18.642    

Slack (MET) :             18.716ns  (required time - arrival time)
  Source:                 vga_controller_inst/vga_inter\\.counters_reg[row][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_controller_inst/vga_inter\\.counters_reg[row][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_pixel rise@25.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 3.258ns (52.300%)  route 2.972ns (47.700%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.809     1.809    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.626     1.628    vga_controller_inst/clk_out1
    SLICE_X29Y109        FDRE                                         r  vga_controller_inst/vga_inter\\.counters_reg[row][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y109        FDRE (Prop_fdre_C_Q)         0.456     2.084 r  vga_controller_inst/vga_inter\\.counters_reg[row][4]/Q
                         net (fo=7, routed)           1.427     3.511    vga_controller_inst/counters[row][4]
    SLICE_X28Y112        LUT3 (Prop_lut3_I1_O)        0.124     3.635 r  vga_controller_inst/_inferred__1_carry_i_3/O
                         net (fo=1, routed)           0.000     3.635    vga_controller_inst/_inferred__1_carry_i_3_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.185 r  vga_controller_inst/_inferred__1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.185    vga_controller_inst/_inferred__1_carry_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.299 r  vga_controller_inst/_inferred__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.299    vga_controller_inst/_inferred__1_carry__0_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.527 r  vga_controller_inst/_inferred__1_carry__1/CO[2]
                         net (fo=33, routed)          1.545     6.072    vga_controller_inst/_inferred__1_carry__1_n_1
    SLICE_X29Y108        LUT2 (Prop_lut2_I0_O)        0.313     6.385 r  vga_controller_inst/vga_inter\\.counters[row][0]_i_5/O
                         net (fo=1, routed)           0.000     6.385    vga_controller_inst/vga_inter\\.counters[row][0]_i_5_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.935 r  vga_controller_inst/vga_inter\\.counters_reg[row][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.935    vga_controller_inst/vga_inter\\.counters_reg[row][0]_i_2_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  vga_controller_inst/vga_inter\\.counters_reg[row][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    vga_controller_inst/vga_inter\\.counters_reg[row][4]_i_1_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  vga_controller_inst/vga_inter\\.counters_reg[row][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    vga_controller_inst/vga_inter\\.counters_reg[row][8]_i_1_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  vga_controller_inst/vga_inter\\.counters_reg[row][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    vga_controller_inst/vga_inter\\.counters_reg[row][12]_i_1_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  vga_controller_inst/vga_inter\\.counters_reg[row][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.391    vga_controller_inst/vga_inter\\.counters_reg[row][16]_i_1_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  vga_controller_inst/vga_inter\\.counters_reg[row][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    vga_controller_inst/vga_inter\\.counters_reg[row][20]_i_1_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 r  vga_controller_inst/vga_inter\\.counters_reg[row][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.619    vga_controller_inst/vga_inter\\.counters_reg[row][24]_i_1_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.858 r  vga_controller_inst/vga_inter\\.counters_reg[row][28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.858    vga_controller_inst/vga_inter\\.counters_reg[row][28]_i_1_n_5
    SLICE_X29Y115        FDRE                                         r  vga_controller_inst/vga_inter\\.counters_reg[row][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.683    26.683    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.989 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    24.912    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.003 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.502    26.505    vga_controller_inst/clk_out1
    SLICE_X29Y115        FDRE                                         r  vga_controller_inst/vga_inter\\.counters_reg[row][30]/C
                         clock pessimism              0.094    26.599    
                         clock uncertainty           -0.087    26.512    
    SLICE_X29Y115        FDRE (Setup_fdre_C_D)        0.062    26.574    vga_controller_inst/vga_inter\\.counters_reg[row][30]
  -------------------------------------------------------------------
                         required time                         26.574    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                 18.716    

Slack (MET) :             18.732ns  (required time - arrival time)
  Source:                 vga_controller_inst/vga_inter\\.counters_reg[row][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_controller_inst/vga_inter\\.counters_reg[row][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_pixel rise@25.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        6.214ns  (logic 3.242ns (52.177%)  route 2.972ns (47.823%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.809     1.809    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.626     1.628    vga_controller_inst/clk_out1
    SLICE_X29Y109        FDRE                                         r  vga_controller_inst/vga_inter\\.counters_reg[row][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y109        FDRE (Prop_fdre_C_Q)         0.456     2.084 r  vga_controller_inst/vga_inter\\.counters_reg[row][4]/Q
                         net (fo=7, routed)           1.427     3.511    vga_controller_inst/counters[row][4]
    SLICE_X28Y112        LUT3 (Prop_lut3_I1_O)        0.124     3.635 r  vga_controller_inst/_inferred__1_carry_i_3/O
                         net (fo=1, routed)           0.000     3.635    vga_controller_inst/_inferred__1_carry_i_3_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.185 r  vga_controller_inst/_inferred__1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.185    vga_controller_inst/_inferred__1_carry_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.299 r  vga_controller_inst/_inferred__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.299    vga_controller_inst/_inferred__1_carry__0_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.527 r  vga_controller_inst/_inferred__1_carry__1/CO[2]
                         net (fo=33, routed)          1.545     6.072    vga_controller_inst/_inferred__1_carry__1_n_1
    SLICE_X29Y108        LUT2 (Prop_lut2_I0_O)        0.313     6.385 r  vga_controller_inst/vga_inter\\.counters[row][0]_i_5/O
                         net (fo=1, routed)           0.000     6.385    vga_controller_inst/vga_inter\\.counters[row][0]_i_5_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.935 r  vga_controller_inst/vga_inter\\.counters_reg[row][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.935    vga_controller_inst/vga_inter\\.counters_reg[row][0]_i_2_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  vga_controller_inst/vga_inter\\.counters_reg[row][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    vga_controller_inst/vga_inter\\.counters_reg[row][4]_i_1_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  vga_controller_inst/vga_inter\\.counters_reg[row][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    vga_controller_inst/vga_inter\\.counters_reg[row][8]_i_1_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  vga_controller_inst/vga_inter\\.counters_reg[row][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    vga_controller_inst/vga_inter\\.counters_reg[row][12]_i_1_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  vga_controller_inst/vga_inter\\.counters_reg[row][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.391    vga_controller_inst/vga_inter\\.counters_reg[row][16]_i_1_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  vga_controller_inst/vga_inter\\.counters_reg[row][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    vga_controller_inst/vga_inter\\.counters_reg[row][20]_i_1_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 r  vga_controller_inst/vga_inter\\.counters_reg[row][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.619    vga_controller_inst/vga_inter\\.counters_reg[row][24]_i_1_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.842 r  vga_controller_inst/vga_inter\\.counters_reg[row][28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.842    vga_controller_inst/vga_inter\\.counters_reg[row][28]_i_1_n_7
    SLICE_X29Y115        FDRE                                         r  vga_controller_inst/vga_inter\\.counters_reg[row][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.683    26.683    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.989 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    24.912    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.003 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.502    26.505    vga_controller_inst/clk_out1
    SLICE_X29Y115        FDRE                                         r  vga_controller_inst/vga_inter\\.counters_reg[row][28]/C
                         clock pessimism              0.094    26.599    
                         clock uncertainty           -0.087    26.512    
    SLICE_X29Y115        FDRE (Setup_fdre_C_D)        0.062    26.574    vga_controller_inst/vga_inter\\.counters_reg[row][28]
  -------------------------------------------------------------------
                         required time                         26.574    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                 18.732    

Slack (MET) :             18.736ns  (required time - arrival time)
  Source:                 vga_controller_inst/vga_inter\\.counters_reg[row][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_controller_inst/vga_inter\\.counters_reg[row][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_pixel rise@25.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 3.239ns (52.154%)  route 2.972ns (47.846%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 26.506 - 25.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.809     1.809    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.626     1.628    vga_controller_inst/clk_out1
    SLICE_X29Y109        FDRE                                         r  vga_controller_inst/vga_inter\\.counters_reg[row][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y109        FDRE (Prop_fdre_C_Q)         0.456     2.084 r  vga_controller_inst/vga_inter\\.counters_reg[row][4]/Q
                         net (fo=7, routed)           1.427     3.511    vga_controller_inst/counters[row][4]
    SLICE_X28Y112        LUT3 (Prop_lut3_I1_O)        0.124     3.635 r  vga_controller_inst/_inferred__1_carry_i_3/O
                         net (fo=1, routed)           0.000     3.635    vga_controller_inst/_inferred__1_carry_i_3_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.185 r  vga_controller_inst/_inferred__1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.185    vga_controller_inst/_inferred__1_carry_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.299 r  vga_controller_inst/_inferred__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.299    vga_controller_inst/_inferred__1_carry__0_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.527 r  vga_controller_inst/_inferred__1_carry__1/CO[2]
                         net (fo=33, routed)          1.545     6.072    vga_controller_inst/_inferred__1_carry__1_n_1
    SLICE_X29Y108        LUT2 (Prop_lut2_I0_O)        0.313     6.385 r  vga_controller_inst/vga_inter\\.counters[row][0]_i_5/O
                         net (fo=1, routed)           0.000     6.385    vga_controller_inst/vga_inter\\.counters[row][0]_i_5_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.935 r  vga_controller_inst/vga_inter\\.counters_reg[row][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.935    vga_controller_inst/vga_inter\\.counters_reg[row][0]_i_2_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  vga_controller_inst/vga_inter\\.counters_reg[row][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    vga_controller_inst/vga_inter\\.counters_reg[row][4]_i_1_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  vga_controller_inst/vga_inter\\.counters_reg[row][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    vga_controller_inst/vga_inter\\.counters_reg[row][8]_i_1_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  vga_controller_inst/vga_inter\\.counters_reg[row][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    vga_controller_inst/vga_inter\\.counters_reg[row][12]_i_1_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  vga_controller_inst/vga_inter\\.counters_reg[row][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.391    vga_controller_inst/vga_inter\\.counters_reg[row][16]_i_1_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  vga_controller_inst/vga_inter\\.counters_reg[row][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    vga_controller_inst/vga_inter\\.counters_reg[row][20]_i_1_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.839 r  vga_controller_inst/vga_inter\\.counters_reg[row][24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.839    vga_controller_inst/vga_inter\\.counters_reg[row][24]_i_1_n_6
    SLICE_X29Y114        FDRE                                         r  vga_controller_inst/vga_inter\\.counters_reg[row][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.683    26.683    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.989 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    24.912    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.003 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.503    26.506    vga_controller_inst/clk_out1
    SLICE_X29Y114        FDRE                                         r  vga_controller_inst/vga_inter\\.counters_reg[row][25]/C
                         clock pessimism              0.094    26.600    
                         clock uncertainty           -0.087    26.513    
    SLICE_X29Y114        FDRE (Setup_fdre_C_D)        0.062    26.575    vga_controller_inst/vga_inter\\.counters_reg[row][25]
  -------------------------------------------------------------------
                         required time                         26.575    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                 18.736    

Slack (MET) :             18.757ns  (required time - arrival time)
  Source:                 vga_controller_inst/vga_inter\\.counters_reg[row][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_controller_inst/vga_inter\\.counters_reg[row][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_pixel rise@25.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 3.218ns (51.991%)  route 2.972ns (48.009%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 26.506 - 25.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.809     1.809    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.626     1.628    vga_controller_inst/clk_out1
    SLICE_X29Y109        FDRE                                         r  vga_controller_inst/vga_inter\\.counters_reg[row][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y109        FDRE (Prop_fdre_C_Q)         0.456     2.084 r  vga_controller_inst/vga_inter\\.counters_reg[row][4]/Q
                         net (fo=7, routed)           1.427     3.511    vga_controller_inst/counters[row][4]
    SLICE_X28Y112        LUT3 (Prop_lut3_I1_O)        0.124     3.635 r  vga_controller_inst/_inferred__1_carry_i_3/O
                         net (fo=1, routed)           0.000     3.635    vga_controller_inst/_inferred__1_carry_i_3_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.185 r  vga_controller_inst/_inferred__1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.185    vga_controller_inst/_inferred__1_carry_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.299 r  vga_controller_inst/_inferred__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.299    vga_controller_inst/_inferred__1_carry__0_n_0
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.527 r  vga_controller_inst/_inferred__1_carry__1/CO[2]
                         net (fo=33, routed)          1.545     6.072    vga_controller_inst/_inferred__1_carry__1_n_1
    SLICE_X29Y108        LUT2 (Prop_lut2_I0_O)        0.313     6.385 r  vga_controller_inst/vga_inter\\.counters[row][0]_i_5/O
                         net (fo=1, routed)           0.000     6.385    vga_controller_inst/vga_inter\\.counters[row][0]_i_5_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.935 r  vga_controller_inst/vga_inter\\.counters_reg[row][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.935    vga_controller_inst/vga_inter\\.counters_reg[row][0]_i_2_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  vga_controller_inst/vga_inter\\.counters_reg[row][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    vga_controller_inst/vga_inter\\.counters_reg[row][4]_i_1_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  vga_controller_inst/vga_inter\\.counters_reg[row][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    vga_controller_inst/vga_inter\\.counters_reg[row][8]_i_1_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  vga_controller_inst/vga_inter\\.counters_reg[row][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    vga_controller_inst/vga_inter\\.counters_reg[row][12]_i_1_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  vga_controller_inst/vga_inter\\.counters_reg[row][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.391    vga_controller_inst/vga_inter\\.counters_reg[row][16]_i_1_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  vga_controller_inst/vga_inter\\.counters_reg[row][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    vga_controller_inst/vga_inter\\.counters_reg[row][20]_i_1_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.818 r  vga_controller_inst/vga_inter\\.counters_reg[row][24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.818    vga_controller_inst/vga_inter\\.counters_reg[row][24]_i_1_n_4
    SLICE_X29Y114        FDRE                                         r  vga_controller_inst/vga_inter\\.counters_reg[row][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.683    26.683    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.989 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    24.912    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.003 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         1.503    26.506    vga_controller_inst/clk_out1
    SLICE_X29Y114        FDRE                                         r  vga_controller_inst/vga_inter\\.counters_reg[row][27]/C
                         clock pessimism              0.094    26.600    
                         clock uncertainty           -0.087    26.513    
    SLICE_X29Y114        FDRE (Setup_fdre_C_D)        0.062    26.575    vga_controller_inst/vga_inter\\.counters_reg[row][27]
  -------------------------------------------------------------------
                         required time                         26.575    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                 18.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 snake_painter_inst/block_counters_reg[row][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/block_counters_reg[row][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_pixel rise@0.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.231ns (42.977%)  route 0.306ns (57.023%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.624     0.624    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.565     0.567    snake_painter_inst/clk_out1
    SLICE_X43Y100        FDRE                                         r  snake_painter_inst/block_counters_reg[row][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  snake_painter_inst/block_counters_reg[row][22]/Q
                         net (fo=2, routed)           0.208     0.915    snake_painter_inst/block_counters_reg[row]__0[22]
    SLICE_X43Y99         LUT5 (Prop_lut5_I3_O)        0.045     0.960 r  snake_painter_inst/block_counters[row][31]_i_6/O
                         net (fo=32, routed)          0.099     1.059    snake_painter_inst/block_counters[row][31]_i_6_n_0
    SLICE_X43Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.104 r  snake_painter_inst/block_counters[row][19]_i_1/O
                         net (fo=1, routed)           0.000     1.104    snake_painter_inst/block_counters[19]
    SLICE_X43Y99         FDRE                                         r  snake_painter_inst/block_counters_reg[row][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.898     0.898    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.837     0.839    snake_painter_inst/clk_out1
    SLICE_X43Y99         FDRE                                         r  snake_painter_inst/block_counters_reg[row][19]/C
                         clock pessimism              0.000     0.839    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.092     0.931    snake_painter_inst/block_counters_reg[row][19]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 snake_painter_inst/block_counters_reg[row][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/block_counters_reg[row][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_pixel rise@0.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.231ns (42.897%)  route 0.307ns (57.103%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.624     0.624    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.565     0.567    snake_painter_inst/clk_out1
    SLICE_X43Y100        FDRE                                         r  snake_painter_inst/block_counters_reg[row][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  snake_painter_inst/block_counters_reg[row][22]/Q
                         net (fo=2, routed)           0.208     0.915    snake_painter_inst/block_counters_reg[row]__0[22]
    SLICE_X43Y99         LUT5 (Prop_lut5_I3_O)        0.045     0.960 r  snake_painter_inst/block_counters[row][31]_i_6/O
                         net (fo=32, routed)          0.100     1.060    snake_painter_inst/block_counters[row][31]_i_6_n_0
    SLICE_X43Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.105 r  snake_painter_inst/block_counters[row][18]_i_1/O
                         net (fo=1, routed)           0.000     1.105    snake_painter_inst/block_counters[18]
    SLICE_X43Y99         FDRE                                         r  snake_painter_inst/block_counters_reg[row][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.898     0.898    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.837     0.839    snake_painter_inst/clk_out1
    SLICE_X43Y99         FDRE                                         r  snake_painter_inst/block_counters_reg[row][18]/C
                         clock pessimism              0.000     0.839    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.091     0.930    snake_painter_inst/block_counters_reg[row][18]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 snake_painter_inst/block_counters_reg[row][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/block_counters_reg[row][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_pixel rise@0.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.231ns (38.298%)  route 0.372ns (61.702%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.624     0.624    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.565     0.567    snake_painter_inst/clk_out1
    SLICE_X41Y101        FDRE                                         r  snake_painter_inst/block_counters_reg[row][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  snake_painter_inst/block_counters_reg[row][27]/Q
                         net (fo=2, routed)           0.244     0.952    snake_painter_inst/block_counters_reg[row]__0[27]
    SLICE_X43Y97         LUT5 (Prop_lut5_I1_O)        0.045     0.997 r  snake_painter_inst/block_counters[row][31]_i_8/O
                         net (fo=32, routed)          0.128     1.125    snake_painter_inst/block_counters[row][31]_i_8_n_0
    SLICE_X43Y97         LUT5 (Prop_lut5_I2_O)        0.045     1.170 r  snake_painter_inst/block_counters[row][8]_i_1/O
                         net (fo=1, routed)           0.000     1.170    snake_painter_inst/block_counters[8]
    SLICE_X43Y97         FDRE                                         r  snake_painter_inst/block_counters_reg[row][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.898     0.898    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.837     0.839    snake_painter_inst/clk_out1
    SLICE_X43Y97         FDRE                                         r  snake_painter_inst/block_counters_reg[row][8]/C
                         clock pessimism              0.000     0.839    
    SLICE_X43Y97         FDRE (Hold_fdre_C_D)         0.092     0.931    snake_painter_inst/block_counters_reg[row][8]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 snake_painter_inst/check_counters_reg[row][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/check_counters_reg[row][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_pixel rise@0.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.624     0.624    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.568     0.570    snake_painter_inst/clk_out1
    SLICE_X34Y94         FDRE                                         r  snake_painter_inst/check_counters_reg[row][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.164     0.734 r  snake_painter_inst/check_counters_reg[row][11]/Q
                         net (fo=2, routed)           0.148     0.882    snake_painter_inst/check_counters_reg[row][11]
    SLICE_X34Y94         LUT2 (Prop_lut2_I0_O)        0.045     0.927 r  snake_painter_inst/check_counters[row][8]_i_2/O
                         net (fo=1, routed)           0.000     0.927    snake_painter_inst/check_counters[row][8]_i_2_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.991 r  snake_painter_inst/check_counters_reg[row][8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.991    snake_painter_inst/check_counters_reg[row][8]_i_1_n_4
    SLICE_X34Y94         FDRE                                         r  snake_painter_inst/check_counters_reg[row][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.898     0.898    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.839     0.841    snake_painter_inst/clk_out1
    SLICE_X34Y94         FDRE                                         r  snake_painter_inst/check_counters_reg[row][11]/C
                         clock pessimism             -0.271     0.570    
    SLICE_X34Y94         FDRE (Hold_fdre_C_D)         0.134     0.704    snake_painter_inst/check_counters_reg[row][11]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 snake_painter_inst/check_counters_reg[row][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/check_counters_reg[row][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_pixel rise@0.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.624     0.624    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.568     0.570    snake_painter_inst/clk_out1
    SLICE_X34Y95         FDRE                                         r  snake_painter_inst/check_counters_reg[row][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.164     0.734 r  snake_painter_inst/check_counters_reg[row][15]/Q
                         net (fo=2, routed)           0.148     0.882    snake_painter_inst/check_counters_reg[row][15]
    SLICE_X34Y95         LUT2 (Prop_lut2_I0_O)        0.045     0.927 r  snake_painter_inst/check_counters[row][12]_i_2/O
                         net (fo=1, routed)           0.000     0.927    snake_painter_inst/check_counters[row][12]_i_2_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.991 r  snake_painter_inst/check_counters_reg[row][12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.991    snake_painter_inst/check_counters_reg[row][12]_i_1_n_4
    SLICE_X34Y95         FDRE                                         r  snake_painter_inst/check_counters_reg[row][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.898     0.898    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.839     0.841    snake_painter_inst/clk_out1
    SLICE_X34Y95         FDRE                                         r  snake_painter_inst/check_counters_reg[row][15]/C
                         clock pessimism             -0.271     0.570    
    SLICE_X34Y95         FDRE (Hold_fdre_C_D)         0.134     0.704    snake_painter_inst/check_counters_reg[row][15]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 snake_painter_inst/check_counters_reg[col][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/check_counters_reg[col][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_pixel rise@0.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.624     0.624    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.565     0.567    snake_painter_inst/clk_out1
    SLICE_X38Y91         FDRE                                         r  snake_painter_inst/check_counters_reg[col][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  snake_painter_inst/check_counters_reg[col][11]/Q
                         net (fo=2, routed)           0.148     0.879    snake_painter_inst/check_counters_reg[col][11]
    SLICE_X38Y91         LUT2 (Prop_lut2_I0_O)        0.045     0.924 r  snake_painter_inst/check_counters[col][8]_i_2/O
                         net (fo=1, routed)           0.000     0.924    snake_painter_inst/check_counters[col][8]_i_2_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.988 r  snake_painter_inst/check_counters_reg[col][8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.988    snake_painter_inst/check_counters_reg[col][8]_i_1_n_4
    SLICE_X38Y91         FDRE                                         r  snake_painter_inst/check_counters_reg[col][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.898     0.898    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.837     0.839    snake_painter_inst/clk_out1
    SLICE_X38Y91         FDRE                                         r  snake_painter_inst/check_counters_reg[col][11]/C
                         clock pessimism             -0.272     0.567    
    SLICE_X38Y91         FDRE (Hold_fdre_C_D)         0.134     0.701    snake_painter_inst/check_counters_reg[col][11]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 snake_painter_inst/check_counters_reg[col][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/check_counters_reg[col][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_pixel rise@0.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.624     0.624    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.565     0.567    snake_painter_inst/clk_out1
    SLICE_X38Y92         FDRE                                         r  snake_painter_inst/check_counters_reg[col][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  snake_painter_inst/check_counters_reg[col][15]/Q
                         net (fo=2, routed)           0.148     0.879    snake_painter_inst/check_counters_reg[col][15]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.045     0.924 r  snake_painter_inst/check_counters[col][12]_i_2/O
                         net (fo=1, routed)           0.000     0.924    snake_painter_inst/check_counters[col][12]_i_2_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.988 r  snake_painter_inst/check_counters_reg[col][12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.988    snake_painter_inst/check_counters_reg[col][12]_i_1_n_4
    SLICE_X38Y92         FDRE                                         r  snake_painter_inst/check_counters_reg[col][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.898     0.898    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.837     0.839    snake_painter_inst/clk_out1
    SLICE_X38Y92         FDRE                                         r  snake_painter_inst/check_counters_reg[col][15]/C
                         clock pessimism             -0.272     0.567    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.134     0.701    snake_painter_inst/check_counters_reg[col][15]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 snake_painter_inst/check_counters_reg[col][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/check_counters_reg[col][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_pixel rise@0.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.624     0.624    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.565     0.567    snake_painter_inst/clk_out1
    SLICE_X38Y90         FDRE                                         r  snake_painter_inst/check_counters_reg[col][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  snake_painter_inst/check_counters_reg[col][7]/Q
                         net (fo=2, routed)           0.149     0.880    snake_painter_inst/check_counters_reg[col][7]
    SLICE_X38Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.925 r  snake_painter_inst/check_counters[col][4]_i_2/O
                         net (fo=1, routed)           0.000     0.925    snake_painter_inst/check_counters[col][4]_i_2_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.989 r  snake_painter_inst/check_counters_reg[col][4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.989    snake_painter_inst/check_counters_reg[col][4]_i_1_n_4
    SLICE_X38Y90         FDRE                                         r  snake_painter_inst/check_counters_reg[col][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.898     0.898    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.837     0.839    snake_painter_inst/clk_out1
    SLICE_X38Y90         FDRE                                         r  snake_painter_inst/check_counters_reg[col][7]/C
                         clock pessimism             -0.272     0.567    
    SLICE_X38Y90         FDRE (Hold_fdre_C_D)         0.134     0.701    snake_painter_inst/check_counters_reg[col][7]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 snake_painter_inst/check_counters_reg[row][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/check_counters_reg[row][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_pixel rise@0.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.624     0.624    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.568     0.570    snake_painter_inst/clk_out1
    SLICE_X34Y96         FDRE                                         r  snake_painter_inst/check_counters_reg[row][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     0.734 r  snake_painter_inst/check_counters_reg[row][19]/Q
                         net (fo=2, routed)           0.149     0.883    snake_painter_inst/check_counters_reg[row][19]
    SLICE_X34Y96         LUT2 (Prop_lut2_I0_O)        0.045     0.928 r  snake_painter_inst/check_counters[row][16]_i_2/O
                         net (fo=1, routed)           0.000     0.928    snake_painter_inst/check_counters[row][16]_i_2_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.992 r  snake_painter_inst/check_counters_reg[row][16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.992    snake_painter_inst/check_counters_reg[row][16]_i_1_n_4
    SLICE_X34Y96         FDRE                                         r  snake_painter_inst/check_counters_reg[row][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.898     0.898    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.839     0.841    snake_painter_inst/clk_out1
    SLICE_X34Y96         FDRE                                         r  snake_painter_inst/check_counters_reg[row][19]/C
                         clock pessimism             -0.271     0.570    
    SLICE_X34Y96         FDRE (Hold_fdre_C_D)         0.134     0.704    snake_painter_inst/check_counters_reg[row][19]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 snake_painter_inst/check_counters_reg[row][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            snake_painter_inst/check_counters_reg[row][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_pixel rise@0.000ns - clk_out1_clk_wiz_pixel rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.624     0.624    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.568     0.570    snake_painter_inst/clk_out1
    SLICE_X34Y93         FDRE                                         r  snake_painter_inst/check_counters_reg[row][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164     0.734 r  snake_painter_inst/check_counters_reg[row][7]/Q
                         net (fo=2, routed)           0.149     0.883    snake_painter_inst/check_counters_reg[row][7]
    SLICE_X34Y93         LUT2 (Prop_lut2_I0_O)        0.045     0.928 r  snake_painter_inst/check_counters[row][4]_i_2/O
                         net (fo=1, routed)           0.000     0.928    snake_painter_inst/check_counters[row][4]_i_2_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.992 r  snake_painter_inst/check_counters_reg[row][4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.992    snake_painter_inst/check_counters_reg[row][4]_i_1_n_4
    SLICE_X34Y93         FDRE                                         r  snake_painter_inst/check_counters_reg[row][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_pixel rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.898     0.898    clk_wiz_pixel_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_pixel_inst/inst/clk_out1_clk_wiz_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_pixel_inst/inst/clkout1_buf/O
                         net (fo=206, routed)         0.839     0.841    snake_painter_inst/clk_out1
    SLICE_X34Y93         FDRE                                         r  snake_painter_inst/check_counters_reg[row][7]/C
                         clock pessimism             -0.271     0.570    
    SLICE_X34Y93         FDRE (Hold_fdre_C_D)         0.134     0.704    snake_painter_inst/check_counters_reg[row][7]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_pixel
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y1    clk_wiz_pixel_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y87     snake_painter_inst/block_counters_reg[col][0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y87     snake_painter_inst/block_counters_reg[col][0]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y87     snake_painter_inst/block_counters_reg[col][0]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y87     snake_painter_inst/block_counters_reg[col][0]_rep__2/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X36Y89     snake_painter_inst/block_counters_reg[col][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X36Y89     snake_painter_inst/block_counters_reg[col][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X36Y90     snake_painter_inst/block_counters_reg[col][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X36Y90     snake_painter_inst/block_counters_reg[col][13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y87     snake_painter_inst/block_counters_reg[col][0]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y87     snake_painter_inst/block_counters_reg[col][0]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y87     snake_painter_inst/block_counters_reg[col][0]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y87     snake_painter_inst/block_counters_reg[col][0]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y87     snake_painter_inst/block_counters_reg[col][0]_rep__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y87     snake_painter_inst/block_counters_reg[col][0]_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y87     snake_painter_inst/block_counters_reg[col][0]_rep__2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y87     snake_painter_inst/block_counters_reg[col][0]_rep__2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y89     snake_painter_inst/block_counters_reg[col][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y89     snake_painter_inst/block_counters_reg[col][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y87     snake_painter_inst/block_counters_reg[col][0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y87     snake_painter_inst/block_counters_reg[col][0]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y87     snake_painter_inst/block_counters_reg[col][0]_rep__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y87     snake_painter_inst/block_counters_reg[col][0]_rep__2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y89     snake_painter_inst/block_counters_reg[col][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y89     snake_painter_inst/block_counters_reg[col][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y90     snake_painter_inst/block_counters_reg[col][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y90     snake_painter_inst/block_counters_reg[col][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y90     snake_painter_inst/block_counters_reg[col][14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y90     snake_painter_inst/block_counters_reg[col][15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_pixel
  To Clock:  clkfbout_clk_wiz_pixel

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_pixel
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_wiz_pixel_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_pixel_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.504ns  (required time - arrival time)
  Source:                 score_inst/convert_score_inst/high_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/convert_score_inst/score_buff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.467ns  (logic 4.157ns (55.670%)  route 3.310ns (44.330%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.897     5.500    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X5Y42          FDRE                                         r  score_inst/convert_score_inst/high_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     5.956 r  score_inst/convert_score_inst/high_score_reg[0]/Q
                         net (fo=15, routed)          0.744     6.700    score_inst/convert_score_inst/Q[0]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.337 r  score_inst/convert_score_inst/score_buff_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.337    score_inst/convert_score_inst/score_buff_reg[11]_i_13_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  score_inst/convert_score_inst/score_buff_reg[23]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.454    score_inst/convert_score_inst/score_buff_reg[23]_i_41_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.777 r  score_inst/convert_score_inst/score_buff_reg[26]_i_73/O[1]
                         net (fo=3, routed)           0.599     8.375    score_inst/convert_score_inst/score_buff_reg[26]_i_73_n_6
    SLICE_X0Y43          LUT3 (Prop_lut3_I0_O)        0.306     8.681 f  score_inst/convert_score_inst/score_buff[23]_i_40/O
                         net (fo=2, routed)           0.352     9.033    score_inst/convert_score_inst/score_buff[23]_i_40_n_0
    SLICE_X1Y43          LUT5 (Prop_lut5_I4_O)        0.124     9.157 r  score_inst/convert_score_inst/score_buff[23]_i_28/O
                         net (fo=2, routed)           0.571     9.728    score_inst/convert_score_inst/score_buff[23]_i_28_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I0_O)        0.124     9.852 r  score_inst/convert_score_inst/score_buff[23]_i_32/O
                         net (fo=1, routed)           0.000     9.852    score_inst/convert_score_inst/score_buff[23]_i_32_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.250 r  score_inst/convert_score_inst/score_buff_reg[23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.250    score_inst/convert_score_inst/score_buff_reg[23]_i_21_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.584 r  score_inst/convert_score_inst/score_buff_reg[26]_i_25/O[1]
                         net (fo=1, routed)           0.579    11.163    score_inst/convert_score_inst/score_buff10_in[22]
    SLICE_X5Y44          LUT3 (Prop_lut3_I1_O)        0.303    11.466 r  score_inst/convert_score_inst/score_buff[23]_i_10/O
                         net (fo=1, routed)           0.000    11.466    score_inst/convert_score_inst/score_buff[23]_i_10_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.864 r  score_inst/convert_score_inst/score_buff_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.864    score_inst/convert_score_inst/score_buff_reg[23]_i_3_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.198 r  score_inst/convert_score_inst/score_buff_reg[26]_i_3/O[1]
                         net (fo=1, routed)           0.466    12.664    snake_controller_inst/score_reg[25]_0[1]
    SLICE_X5Y46          LUT4 (Prop_lut4_I1_O)        0.303    12.967 r  snake_controller_inst/score_buff[25]_i_1/O
                         net (fo=1, routed)           0.000    12.967    score_inst/convert_score_inst/current_state_reg[0]_1
    SLICE_X5Y46          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  raw_clock (IN)
                         net (fo=0)                   0.000    10.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.770    15.192    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X5Y46          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[25]/C
                         clock pessimism              0.283    15.476    
                         clock uncertainty           -0.035    15.440    
    SLICE_X5Y46          FDRE (Setup_fdre_C_D)        0.031    15.471    score_inst/convert_score_inst/score_buff_reg[25]
  -------------------------------------------------------------------
                         required time                         15.471    
                         arrival time                         -12.967    
  -------------------------------------------------------------------
                         slack                                  2.504    

Slack (MET) :             2.550ns  (required time - arrival time)
  Source:                 score_inst/convert_score_inst/high_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/convert_score_inst/score_buff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.469ns  (logic 4.061ns (54.371%)  route 3.408ns (45.629%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 15.191 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.897     5.500    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X5Y42          FDRE                                         r  score_inst/convert_score_inst/high_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     5.956 r  score_inst/convert_score_inst/high_score_reg[0]/Q
                         net (fo=15, routed)          0.744     6.700    score_inst/convert_score_inst/Q[0]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.337 r  score_inst/convert_score_inst/score_buff_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.337    score_inst/convert_score_inst/score_buff_reg[11]_i_13_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  score_inst/convert_score_inst/score_buff_reg[23]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.454    score_inst/convert_score_inst/score_buff_reg[23]_i_41_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.777 r  score_inst/convert_score_inst/score_buff_reg[26]_i_73/O[1]
                         net (fo=3, routed)           0.599     8.375    score_inst/convert_score_inst/score_buff_reg[26]_i_73_n_6
    SLICE_X0Y43          LUT3 (Prop_lut3_I0_O)        0.306     8.681 f  score_inst/convert_score_inst/score_buff[23]_i_40/O
                         net (fo=2, routed)           0.352     9.033    score_inst/convert_score_inst/score_buff[23]_i_40_n_0
    SLICE_X1Y43          LUT5 (Prop_lut5_I4_O)        0.124     9.157 r  score_inst/convert_score_inst/score_buff[23]_i_28/O
                         net (fo=2, routed)           0.571     9.728    score_inst/convert_score_inst/score_buff[23]_i_28_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I0_O)        0.124     9.852 r  score_inst/convert_score_inst/score_buff[23]_i_32/O
                         net (fo=1, routed)           0.000     9.852    score_inst/convert_score_inst/score_buff[23]_i_32_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.250 r  score_inst/convert_score_inst/score_buff_reg[23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.250    score_inst/convert_score_inst/score_buff_reg[23]_i_21_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.584 r  score_inst/convert_score_inst/score_buff_reg[26]_i_25/O[1]
                         net (fo=1, routed)           0.579    11.163    score_inst/convert_score_inst/score_buff10_in[22]
    SLICE_X5Y44          LUT3 (Prop_lut3_I1_O)        0.303    11.466 r  score_inst/convert_score_inst/score_buff[23]_i_10/O
                         net (fo=1, routed)           0.000    11.466    score_inst/convert_score_inst/score_buff[23]_i_10_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.864 r  score_inst/convert_score_inst/score_buff_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.864    score_inst/convert_score_inst/score_buff_reg[23]_i_3_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.103 r  score_inst/convert_score_inst/score_buff_reg[26]_i_3/O[2]
                         net (fo=1, routed)           0.564    12.667    snake_controller_inst/score_reg[25]_0[2]
    SLICE_X6Y42          LUT4 (Prop_lut4_I1_O)        0.302    12.969 r  snake_controller_inst/score_buff[26]_i_1/O
                         net (fo=1, routed)           0.000    12.969    score_inst/convert_score_inst/current_state_reg[0]_0
    SLICE_X6Y42          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  raw_clock (IN)
                         net (fo=0)                   0.000    10.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.769    15.191    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X6Y42          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[26]/C
                         clock pessimism              0.283    15.475    
                         clock uncertainty           -0.035    15.439    
    SLICE_X6Y42          FDRE (Setup_fdre_C_D)        0.079    15.518    score_inst/convert_score_inst/score_buff_reg[26]
  -------------------------------------------------------------------
                         required time                         15.518    
                         arrival time                         -12.969    
  -------------------------------------------------------------------
                         slack                                  2.550    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 score_inst/convert_score_inst/high_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/convert_score_inst/score_buff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.352ns  (logic 3.916ns (53.268%)  route 3.436ns (46.732%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 15.191 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.897     5.500    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X5Y42          FDRE                                         r  score_inst/convert_score_inst/high_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     5.956 r  score_inst/convert_score_inst/high_score_reg[0]/Q
                         net (fo=15, routed)          0.744     6.700    score_inst/convert_score_inst/Q[0]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.337 r  score_inst/convert_score_inst/score_buff_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.337    score_inst/convert_score_inst/score_buff_reg[11]_i_13_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.660 r  score_inst/convert_score_inst/score_buff_reg[23]_i_41/O[1]
                         net (fo=3, routed)           0.458     8.117    score_inst/convert_score_inst/score_buff_reg[23]_i_41_n_6
    SLICE_X1Y42          LUT3 (Prop_lut3_I0_O)        0.306     8.423 f  score_inst/convert_score_inst/score_buff[19]_i_34/O
                         net (fo=2, routed)           0.363     8.786    score_inst/convert_score_inst/score_buff[19]_i_34_n_0
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.124     8.910 r  score_inst/convert_score_inst/score_buff[19]_i_26/O
                         net (fo=2, routed)           0.708     9.618    score_inst/convert_score_inst/score_buff[19]_i_26_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.016 r  score_inst/convert_score_inst/score_buff_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.016    score_inst/convert_score_inst/score_buff_reg[19]_i_21_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.350 r  score_inst/convert_score_inst/score_buff_reg[23]_i_21/O[1]
                         net (fo=1, routed)           0.579    10.928    score_inst/convert_score_inst/score_buff10_in[18]
    SLICE_X5Y43          LUT3 (Prop_lut3_I1_O)        0.303    11.231 r  score_inst/convert_score_inst/score_buff[19]_i_10/O
                         net (fo=1, routed)           0.000    11.231    score_inst/convert_score_inst/score_buff[19]_i_10_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.629 r  score_inst/convert_score_inst/score_buff_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.629    score_inst/convert_score_inst/score_buff_reg[19]_i_3_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.963 r  score_inst/convert_score_inst/score_buff_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.585    12.548    snake_controller_inst/score_reg[23]_0[1]
    SLICE_X6Y42          LUT4 (Prop_lut4_I1_O)        0.303    12.851 r  snake_controller_inst/score_buff[21]_i_1/O
                         net (fo=1, routed)           0.000    12.851    score_inst/convert_score_inst/current_state_reg[0]_5
    SLICE_X6Y42          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  raw_clock (IN)
                         net (fo=0)                   0.000    10.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.769    15.191    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X6Y42          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[21]/C
                         clock pessimism              0.283    15.475    
                         clock uncertainty           -0.035    15.439    
    SLICE_X6Y42          FDRE (Setup_fdre_C_D)        0.079    15.518    score_inst/convert_score_inst/score_buff_reg[21]
  -------------------------------------------------------------------
                         required time                         15.518    
                         arrival time                         -12.851    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.785ns  (required time - arrival time)
  Source:                 score_inst/convert_score_inst/high_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/convert_score_inst/score_buff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.184ns  (logic 4.041ns (56.249%)  route 3.143ns (43.751%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.897     5.500    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X5Y42          FDRE                                         r  score_inst/convert_score_inst/high_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     5.956 r  score_inst/convert_score_inst/high_score_reg[0]/Q
                         net (fo=15, routed)          0.744     6.700    score_inst/convert_score_inst/Q[0]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.337 r  score_inst/convert_score_inst/score_buff_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.337    score_inst/convert_score_inst/score_buff_reg[11]_i_13_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  score_inst/convert_score_inst/score_buff_reg[23]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.454    score_inst/convert_score_inst/score_buff_reg[23]_i_41_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.777 r  score_inst/convert_score_inst/score_buff_reg[26]_i_73/O[1]
                         net (fo=3, routed)           0.599     8.375    score_inst/convert_score_inst/score_buff_reg[26]_i_73_n_6
    SLICE_X0Y43          LUT3 (Prop_lut3_I0_O)        0.306     8.681 f  score_inst/convert_score_inst/score_buff[23]_i_40/O
                         net (fo=2, routed)           0.352     9.033    score_inst/convert_score_inst/score_buff[23]_i_40_n_0
    SLICE_X1Y43          LUT5 (Prop_lut5_I4_O)        0.124     9.157 r  score_inst/convert_score_inst/score_buff[23]_i_28/O
                         net (fo=2, routed)           0.571     9.728    score_inst/convert_score_inst/score_buff[23]_i_28_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I0_O)        0.124     9.852 r  score_inst/convert_score_inst/score_buff[23]_i_32/O
                         net (fo=1, routed)           0.000     9.852    score_inst/convert_score_inst/score_buff[23]_i_32_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.250 r  score_inst/convert_score_inst/score_buff_reg[23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.250    score_inst/convert_score_inst/score_buff_reg[23]_i_21_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.584 r  score_inst/convert_score_inst/score_buff_reg[26]_i_25/O[1]
                         net (fo=1, routed)           0.579    11.163    score_inst/convert_score_inst/score_buff10_in[22]
    SLICE_X5Y44          LUT3 (Prop_lut3_I1_O)        0.303    11.466 r  score_inst/convert_score_inst/score_buff[23]_i_10/O
                         net (fo=1, routed)           0.000    11.466    score_inst/convert_score_inst/score_buff[23]_i_10_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.864 r  score_inst/convert_score_inst/score_buff_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.864    score_inst/convert_score_inst/score_buff_reg[23]_i_3_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.086 r  score_inst/convert_score_inst/score_buff_reg[26]_i_3/O[0]
                         net (fo=1, routed)           0.299    12.385    snake_controller_inst/score_reg[25]_0[0]
    SLICE_X5Y46          LUT4 (Prop_lut4_I1_O)        0.299    12.684 r  snake_controller_inst/score_buff[24]_i_1/O
                         net (fo=1, routed)           0.000    12.684    score_inst/convert_score_inst/current_state_reg[0]_2
    SLICE_X5Y46          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  raw_clock (IN)
                         net (fo=0)                   0.000    10.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.770    15.192    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X5Y46          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[24]/C
                         clock pessimism              0.283    15.476    
                         clock uncertainty           -0.035    15.440    
    SLICE_X5Y46          FDRE (Setup_fdre_C_D)        0.029    15.469    score_inst/convert_score_inst/score_buff_reg[24]
  -------------------------------------------------------------------
                         required time                         15.469    
                         arrival time                         -12.684    
  -------------------------------------------------------------------
                         slack                                  2.785    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 score_inst/convert_score_inst/high_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/convert_score_inst/score_buff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 3.820ns (53.663%)  route 3.298ns (46.337%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 15.191 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.897     5.500    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X5Y42          FDRE                                         r  score_inst/convert_score_inst/high_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     5.956 r  score_inst/convert_score_inst/high_score_reg[0]/Q
                         net (fo=15, routed)          0.744     6.700    score_inst/convert_score_inst/Q[0]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.337 r  score_inst/convert_score_inst/score_buff_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.337    score_inst/convert_score_inst/score_buff_reg[11]_i_13_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.660 r  score_inst/convert_score_inst/score_buff_reg[23]_i_41/O[1]
                         net (fo=3, routed)           0.458     8.117    score_inst/convert_score_inst/score_buff_reg[23]_i_41_n_6
    SLICE_X1Y42          LUT3 (Prop_lut3_I0_O)        0.306     8.423 f  score_inst/convert_score_inst/score_buff[19]_i_34/O
                         net (fo=2, routed)           0.363     8.786    score_inst/convert_score_inst/score_buff[19]_i_34_n_0
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.124     8.910 r  score_inst/convert_score_inst/score_buff[19]_i_26/O
                         net (fo=2, routed)           0.708     9.618    score_inst/convert_score_inst/score_buff[19]_i_26_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.016 r  score_inst/convert_score_inst/score_buff_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.016    score_inst/convert_score_inst/score_buff_reg[19]_i_21_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.350 r  score_inst/convert_score_inst/score_buff_reg[23]_i_21/O[1]
                         net (fo=1, routed)           0.579    10.928    score_inst/convert_score_inst/score_buff10_in[18]
    SLICE_X5Y43          LUT3 (Prop_lut3_I1_O)        0.303    11.231 r  score_inst/convert_score_inst/score_buff[19]_i_10/O
                         net (fo=1, routed)           0.000    11.231    score_inst/convert_score_inst/score_buff[19]_i_10_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.629 r  score_inst/convert_score_inst/score_buff_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.629    score_inst/convert_score_inst/score_buff_reg[19]_i_3_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.868 r  score_inst/convert_score_inst/score_buff_reg[23]_i_3/O[2]
                         net (fo=1, routed)           0.448    12.316    snake_controller_inst/score_reg[23]_0[2]
    SLICE_X4Y42          LUT4 (Prop_lut4_I1_O)        0.302    12.618 r  snake_controller_inst/score_buff[22]_i_1/O
                         net (fo=1, routed)           0.000    12.618    score_inst/convert_score_inst/current_state_reg[0]_4
    SLICE_X4Y42          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  raw_clock (IN)
                         net (fo=0)                   0.000    10.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.769    15.191    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X4Y42          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[22]/C
                         clock pessimism              0.286    15.478    
                         clock uncertainty           -0.035    15.442    
    SLICE_X4Y42          FDRE (Setup_fdre_C_D)        0.029    15.471    score_inst/convert_score_inst/score_buff_reg[22]
  -------------------------------------------------------------------
                         required time                         15.471    
                         arrival time                         -12.618    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 score_inst/convert_score_inst/high_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/convert_score_inst/score_buff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.055ns  (logic 3.898ns (55.253%)  route 3.157ns (44.747%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 15.191 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.897     5.500    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X5Y42          FDRE                                         r  score_inst/convert_score_inst/high_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     5.956 r  score_inst/convert_score_inst/high_score_reg[0]/Q
                         net (fo=15, routed)          0.744     6.700    score_inst/convert_score_inst/Q[0]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.337 r  score_inst/convert_score_inst/score_buff_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.337    score_inst/convert_score_inst/score_buff_reg[11]_i_13_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.660 r  score_inst/convert_score_inst/score_buff_reg[23]_i_41/O[1]
                         net (fo=3, routed)           0.458     8.117    score_inst/convert_score_inst/score_buff_reg[23]_i_41_n_6
    SLICE_X1Y42          LUT3 (Prop_lut3_I0_O)        0.306     8.423 f  score_inst/convert_score_inst/score_buff[19]_i_34/O
                         net (fo=2, routed)           0.363     8.786    score_inst/convert_score_inst/score_buff[19]_i_34_n_0
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.124     8.910 r  score_inst/convert_score_inst/score_buff[19]_i_26/O
                         net (fo=2, routed)           0.708     9.618    score_inst/convert_score_inst/score_buff[19]_i_26_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.016 r  score_inst/convert_score_inst/score_buff_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.016    score_inst/convert_score_inst/score_buff_reg[19]_i_21_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.350 r  score_inst/convert_score_inst/score_buff_reg[23]_i_21/O[1]
                         net (fo=1, routed)           0.579    10.928    score_inst/convert_score_inst/score_buff10_in[18]
    SLICE_X5Y43          LUT3 (Prop_lut3_I1_O)        0.303    11.231 r  score_inst/convert_score_inst/score_buff[19]_i_10/O
                         net (fo=1, routed)           0.000    11.231    score_inst/convert_score_inst/score_buff[19]_i_10_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.629 r  score_inst/convert_score_inst/score_buff_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.629    score_inst/convert_score_inst/score_buff_reg[19]_i_3_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.942 r  score_inst/convert_score_inst/score_buff_reg[23]_i_3/O[3]
                         net (fo=1, routed)           0.306    12.249    snake_controller_inst/score_reg[23]_0[3]
    SLICE_X4Y42          LUT4 (Prop_lut4_I1_O)        0.306    12.555 r  snake_controller_inst/score_buff[23]_i_1/O
                         net (fo=1, routed)           0.000    12.555    score_inst/convert_score_inst/current_state_reg[0]_3
    SLICE_X4Y42          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  raw_clock (IN)
                         net (fo=0)                   0.000    10.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.769    15.191    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X4Y42          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[23]/C
                         clock pessimism              0.286    15.478    
                         clock uncertainty           -0.035    15.442    
    SLICE_X4Y42          FDRE (Setup_fdre_C_D)        0.031    15.473    score_inst/convert_score_inst/score_buff_reg[23]
  -------------------------------------------------------------------
                         required time                         15.473    
                         arrival time                         -12.555    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 score_inst/convert_score_inst/high_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/convert_score_inst/score_buff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 3.800ns (53.562%)  route 3.295ns (46.438%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 15.191 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.897     5.500    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X5Y42          FDRE                                         r  score_inst/convert_score_inst/high_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     5.956 r  score_inst/convert_score_inst/high_score_reg[0]/Q
                         net (fo=15, routed)          0.744     6.700    score_inst/convert_score_inst/Q[0]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.337 r  score_inst/convert_score_inst/score_buff_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.337    score_inst/convert_score_inst/score_buff_reg[11]_i_13_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.660 r  score_inst/convert_score_inst/score_buff_reg[23]_i_41/O[1]
                         net (fo=3, routed)           0.458     8.117    score_inst/convert_score_inst/score_buff_reg[23]_i_41_n_6
    SLICE_X1Y42          LUT3 (Prop_lut3_I0_O)        0.306     8.423 f  score_inst/convert_score_inst/score_buff[19]_i_34/O
                         net (fo=2, routed)           0.363     8.786    score_inst/convert_score_inst/score_buff[19]_i_34_n_0
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.124     8.910 r  score_inst/convert_score_inst/score_buff[19]_i_26/O
                         net (fo=2, routed)           0.708     9.618    score_inst/convert_score_inst/score_buff[19]_i_26_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.016 r  score_inst/convert_score_inst/score_buff_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.016    score_inst/convert_score_inst/score_buff_reg[19]_i_21_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.350 r  score_inst/convert_score_inst/score_buff_reg[23]_i_21/O[1]
                         net (fo=1, routed)           0.579    10.928    score_inst/convert_score_inst/score_buff10_in[18]
    SLICE_X5Y43          LUT3 (Prop_lut3_I1_O)        0.303    11.231 r  score_inst/convert_score_inst/score_buff[19]_i_10/O
                         net (fo=1, routed)           0.000    11.231    score_inst/convert_score_inst/score_buff[19]_i_10_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.629 r  score_inst/convert_score_inst/score_buff_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.629    score_inst/convert_score_inst/score_buff_reg[19]_i_3_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.851 r  score_inst/convert_score_inst/score_buff_reg[23]_i_3/O[0]
                         net (fo=1, routed)           0.444    12.295    snake_controller_inst/score_reg[23]_0[0]
    SLICE_X6Y42          LUT4 (Prop_lut4_I1_O)        0.299    12.594 r  snake_controller_inst/score_buff[20]_i_1/O
                         net (fo=1, routed)           0.000    12.594    score_inst/convert_score_inst/current_state_reg[0]_6
    SLICE_X6Y42          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  raw_clock (IN)
                         net (fo=0)                   0.000    10.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.769    15.191    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X6Y42          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[20]/C
                         clock pessimism              0.283    15.475    
                         clock uncertainty           -0.035    15.439    
    SLICE_X6Y42          FDRE (Setup_fdre_C_D)        0.081    15.520    score_inst/convert_score_inst/score_buff_reg[20]
  -------------------------------------------------------------------
                         required time                         15.520    
                         arrival time                         -12.594    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 score_inst/convert_score_inst/high_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/convert_score_inst/score_buff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 3.852ns (56.774%)  route 2.933ns (43.226%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 15.191 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.897     5.500    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X5Y42          FDRE                                         r  score_inst/convert_score_inst/high_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     5.956 r  score_inst/convert_score_inst/high_score_reg[0]/Q
                         net (fo=15, routed)          0.744     6.700    score_inst/convert_score_inst/Q[0]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.337 r  score_inst/convert_score_inst/score_buff_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.337    score_inst/convert_score_inst/score_buff_reg[11]_i_13_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.556 r  score_inst/convert_score_inst/score_buff_reg[23]_i_41/O[0]
                         net (fo=4, routed)           0.632     8.187    score_inst/convert_score_inst/score_buff_reg[23]_i_41_n_7
    SLICE_X0Y43          LUT3 (Prop_lut3_I0_O)        0.321     8.508 r  score_inst/convert_score_inst/score_buff[19]_i_35/O
                         net (fo=1, routed)           0.436     8.945    score_inst/convert_score_inst/score_buff[19]_i_35_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I1_O)        0.332     9.277 r  score_inst/convert_score_inst/score_buff[19]_i_32/O
                         net (fo=1, routed)           0.000     9.277    score_inst/convert_score_inst/score_buff[19]_i_32_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.824 r  score_inst/convert_score_inst/score_buff_reg[19]_i_21/O[2]
                         net (fo=1, routed)           0.551    10.375    score_inst/convert_score_inst/score_buff10_in[15]
    SLICE_X5Y42          LUT3 (Prop_lut3_I1_O)        0.302    10.677 r  score_inst/convert_score_inst/score_buff[15]_i_4/O
                         net (fo=1, routed)           0.000    10.677    score_inst/convert_score_inst/score_buff[15]_i_4_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.078 r  score_inst/convert_score_inst/score_buff_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.078    score_inst/convert_score_inst/score_buff_reg[15]_i_2_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.412 r  score_inst/convert_score_inst/score_buff_reg[19]_i_3/O[1]
                         net (fo=1, routed)           0.569    11.981    snake_controller_inst/score_reg[19]_0[1]
    SLICE_X4Y41          LUT4 (Prop_lut4_I1_O)        0.303    12.284 r  snake_controller_inst/score_buff[17]_i_1/O
                         net (fo=1, routed)           0.000    12.284    score_inst/convert_score_inst/current_state_reg[0]_9
    SLICE_X4Y41          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  raw_clock (IN)
                         net (fo=0)                   0.000    10.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.769    15.191    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X4Y41          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[17]/C
                         clock pessimism              0.283    15.475    
                         clock uncertainty           -0.035    15.439    
    SLICE_X4Y41          FDRE (Setup_fdre_C_D)        0.031    15.470    score_inst/convert_score_inst/score_buff_reg[17]
  -------------------------------------------------------------------
                         required time                         15.470    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 score_inst/convert_score_inst/high_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/convert_score_inst/score_buff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 3.647ns (53.947%)  route 3.113ns (46.053%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 15.191 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.897     5.500    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X5Y42          FDRE                                         r  score_inst/convert_score_inst/high_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     5.956 r  score_inst/convert_score_inst/high_score_reg[0]/Q
                         net (fo=15, routed)          0.744     6.700    score_inst/convert_score_inst/Q[0]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.337 r  score_inst/convert_score_inst/score_buff_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.337    score_inst/convert_score_inst/score_buff_reg[11]_i_13_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.660 r  score_inst/convert_score_inst/score_buff_reg[23]_i_41/O[1]
                         net (fo=3, routed)           0.458     8.117    score_inst/convert_score_inst/score_buff_reg[23]_i_41_n_6
    SLICE_X1Y42          LUT3 (Prop_lut3_I0_O)        0.306     8.423 f  score_inst/convert_score_inst/score_buff[19]_i_34/O
                         net (fo=2, routed)           0.363     8.786    score_inst/convert_score_inst/score_buff[19]_i_34_n_0
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.124     8.910 r  score_inst/convert_score_inst/score_buff[19]_i_26/O
                         net (fo=2, routed)           0.708     9.618    score_inst/convert_score_inst/score_buff[19]_i_26_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.016 r  score_inst/convert_score_inst/score_buff_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.016    score_inst/convert_score_inst/score_buff_reg[19]_i_21_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.238 r  score_inst/convert_score_inst/score_buff_reg[23]_i_21/O[0]
                         net (fo=1, routed)           0.415    10.652    score_inst/convert_score_inst/score_buff10_in[17]
    SLICE_X5Y43          LUT3 (Prop_lut3_I1_O)        0.299    10.951 r  score_inst/convert_score_inst/score_buff[19]_i_11/O
                         net (fo=1, routed)           0.000    10.951    score_inst/convert_score_inst/score_buff[19]_i_11_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.531 r  score_inst/convert_score_inst/score_buff_reg[19]_i_3/O[2]
                         net (fo=1, routed)           0.427    11.958    snake_controller_inst/score_reg[19]_0[2]
    SLICE_X6Y42          LUT4 (Prop_lut4_I1_O)        0.302    12.260 r  snake_controller_inst/score_buff[18]_i_1/O
                         net (fo=1, routed)           0.000    12.260    score_inst/convert_score_inst/current_state_reg[0]_8
    SLICE_X6Y42          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  raw_clock (IN)
                         net (fo=0)                   0.000    10.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.769    15.191    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X6Y42          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[18]/C
                         clock pessimism              0.283    15.475    
                         clock uncertainty           -0.035    15.439    
    SLICE_X6Y42          FDRE (Setup_fdre_C_D)        0.077    15.516    score_inst/convert_score_inst/score_buff_reg[18]
  -------------------------------------------------------------------
                         required time                         15.516    
                         arrival time                         -12.260    
  -------------------------------------------------------------------
                         slack                                  3.256    

Slack (MET) :             3.267ns  (required time - arrival time)
  Source:                 score_inst/convert_score_inst/high_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/convert_score_inst/score_buff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 3.711ns (55.359%)  route 2.993ns (44.641%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 15.191 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.897     5.500    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X5Y42          FDRE                                         r  score_inst/convert_score_inst/high_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     5.956 r  score_inst/convert_score_inst/high_score_reg[0]/Q
                         net (fo=15, routed)          0.744     6.700    score_inst/convert_score_inst/Q[0]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.337 r  score_inst/convert_score_inst/score_buff_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.337    score_inst/convert_score_inst/score_buff_reg[11]_i_13_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.660 r  score_inst/convert_score_inst/score_buff_reg[23]_i_41/O[1]
                         net (fo=3, routed)           0.458     8.117    score_inst/convert_score_inst/score_buff_reg[23]_i_41_n_6
    SLICE_X1Y42          LUT3 (Prop_lut3_I0_O)        0.306     8.423 f  score_inst/convert_score_inst/score_buff[19]_i_34/O
                         net (fo=2, routed)           0.363     8.786    score_inst/convert_score_inst/score_buff[19]_i_34_n_0
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.124     8.910 r  score_inst/convert_score_inst/score_buff[19]_i_26/O
                         net (fo=2, routed)           0.708     9.618    score_inst/convert_score_inst/score_buff[19]_i_26_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.016 r  score_inst/convert_score_inst/score_buff_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.016    score_inst/convert_score_inst/score_buff_reg[19]_i_21_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.238 r  score_inst/convert_score_inst/score_buff_reg[23]_i_21/O[0]
                         net (fo=1, routed)           0.415    10.652    score_inst/convert_score_inst/score_buff10_in[17]
    SLICE_X5Y43          LUT3 (Prop_lut3_I1_O)        0.299    10.951 r  score_inst/convert_score_inst/score_buff[19]_i_11/O
                         net (fo=1, routed)           0.000    10.951    score_inst/convert_score_inst/score_buff[19]_i_11_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.591 r  score_inst/convert_score_inst/score_buff_reg[19]_i_3/O[3]
                         net (fo=1, routed)           0.306    11.897    snake_controller_inst/score_reg[19]_0[3]
    SLICE_X4Y41          LUT4 (Prop_lut4_I1_O)        0.306    12.203 r  snake_controller_inst/score_buff[19]_i_1/O
                         net (fo=1, routed)           0.000    12.203    score_inst/convert_score_inst/current_state_reg[0]_7
    SLICE_X4Y41          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  raw_clock (IN)
                         net (fo=0)                   0.000    10.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         1.769    15.191    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X4Y41          FDRE                                         r  score_inst/convert_score_inst/score_buff_reg[19]/C
                         clock pessimism              0.283    15.475    
                         clock uncertainty           -0.035    15.439    
    SLICE_X4Y41          FDRE (Setup_fdre_C_D)        0.031    15.470    score_inst/convert_score_inst/score_buff_reg[19]
  -------------------------------------------------------------------
                         required time                         15.470    
                         arrival time                         -12.203    
  -------------------------------------------------------------------
                         slack                                  3.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 score_inst/convert_score_inst/digits_buff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/convert_score_inst/digits_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.803%)  route 0.148ns (51.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.671     1.591    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X1Y49          FDRE                                         r  score_inst/convert_score_inst/digits_buff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  score_inst/convert_score_inst/digits_buff_reg[1][1]/Q
                         net (fo=1, routed)           0.148     1.880    score_inst/convert_score_inst/digits_buff_reg_n_0_[1][1]
    SLICE_X0Y50          FDRE                                         r  score_inst/convert_score_inst/digits_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.878     2.043    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X0Y50          FDRE                                         r  score_inst/convert_score_inst/digits_reg[1][1]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.046     1.838    score_inst/convert_score_inst/digits_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 score_inst/convert_score_inst/digits_buff_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/convert_score_inst/digits_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (51.010%)  route 0.158ns (48.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.671     1.591    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X2Y49          FDRE                                         r  score_inst/convert_score_inst/digits_buff_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.755 r  score_inst/convert_score_inst/digits_buff_reg[2][2]/Q
                         net (fo=1, routed)           0.158     1.912    score_inst/convert_score_inst/digits_buff_reg_n_0_[2][2]
    SLICE_X1Y51          FDRE                                         r  score_inst/convert_score_inst/digits_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.878     2.043    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X1Y51          FDRE                                         r  score_inst/convert_score_inst/digits_reg[2][2]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.047     1.839    score_inst/convert_score_inst/digits_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 score_inst/convert_score_inst/digits_buff_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/convert_score_inst/digits_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.674%)  route 0.214ns (60.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.671     1.591    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X1Y49          FDRE                                         r  score_inst/convert_score_inst/digits_buff_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  score_inst/convert_score_inst/digits_buff_reg[1][0]/Q
                         net (fo=1, routed)           0.214     1.946    score_inst/convert_score_inst/digits_buff_reg_n_0_[1][0]
    SLICE_X2Y51          FDRE                                         r  score_inst/convert_score_inst/digits_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.878     2.043    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X2Y51          FDRE                                         r  score_inst/convert_score_inst/digits_reg[1][0]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.076     1.868    score_inst/convert_score_inst/digits_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 score_inst/step_down_clock_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/step_down_clock_inst/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.567     1.486    score_inst/step_down_clock_inst/raw_clock_BUFG
    SLICE_X49Y99         FDRE                                         r  score_inst/step_down_clock_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  score_inst/step_down_clock_inst/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.748    score_inst/step_down_clock_inst/counter_reg_n_0_[8]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  score_inst/step_down_clock_inst/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.908    score_inst/step_down_clock_inst/counter_reg[8]_i_1__1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  score_inst/step_down_clock_inst/counter_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.962    score_inst/step_down_clock_inst/counter_reg[12]_i_1__1_n_7
    SLICE_X49Y100        FDRE                                         r  score_inst/step_down_clock_inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.832     1.997    score_inst/step_down_clock_inst/raw_clock_BUFG
    SLICE_X49Y100        FDRE                                         r  score_inst/step_down_clock_inst/counter_reg[9]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    score_inst/step_down_clock_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 step_down_clock_inst/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            step_down_clock_inst/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.565     1.484    step_down_clock_inst/raw_clock_BUFG
    SLICE_X53Y99         FDRE                                         r  step_down_clock_inst/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  step_down_clock_inst/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.746    step_down_clock_inst/counter[20]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  step_down_clock_inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    step_down_clock_inst/counter_reg[20]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.960 r  step_down_clock_inst/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.960    step_down_clock_inst/data0[21]
    SLICE_X53Y100        FDRE                                         r  step_down_clock_inst/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.828     1.994    step_down_clock_inst/raw_clock_BUFG
    SLICE_X53Y100        FDRE                                         r  step_down_clock_inst/counter_reg[21]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    step_down_clock_inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 score_inst/step_down_clock_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/step_down_clock_inst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.567     1.486    score_inst/step_down_clock_inst/raw_clock_BUFG
    SLICE_X49Y99         FDRE                                         r  score_inst/step_down_clock_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  score_inst/step_down_clock_inst/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.748    score_inst/step_down_clock_inst/counter_reg_n_0_[8]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  score_inst/step_down_clock_inst/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.908    score_inst/step_down_clock_inst/counter_reg[8]_i_1__1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  score_inst/step_down_clock_inst/counter_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.973    score_inst/step_down_clock_inst/counter_reg[12]_i_1__1_n_5
    SLICE_X49Y100        FDRE                                         r  score_inst/step_down_clock_inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.832     1.997    score_inst/step_down_clock_inst/raw_clock_BUFG
    SLICE_X49Y100        FDRE                                         r  score_inst/step_down_clock_inst/counter_reg[11]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    score_inst/step_down_clock_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 step_down_clock_inst/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            step_down_clock_inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.565     1.484    step_down_clock_inst/raw_clock_BUFG
    SLICE_X53Y99         FDRE                                         r  step_down_clock_inst/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  step_down_clock_inst/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.746    step_down_clock_inst/counter[20]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  step_down_clock_inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    step_down_clock_inst/counter_reg[20]_i_1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.971 r  step_down_clock_inst/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.971    step_down_clock_inst/data0[23]
    SLICE_X53Y100        FDRE                                         r  step_down_clock_inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.828     1.994    step_down_clock_inst/raw_clock_BUFG
    SLICE_X53Y100        FDRE                                         r  step_down_clock_inst/counter_reg[23]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    step_down_clock_inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 score_inst/convert_score_inst/digits_buff_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/convert_score_inst/digits_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.636%)  route 0.212ns (56.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.671     1.591    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X2Y49          FDRE                                         r  score_inst/convert_score_inst/digits_buff_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.755 r  score_inst/convert_score_inst/digits_buff_reg[2][1]/Q
                         net (fo=1, routed)           0.212     1.967    score_inst/convert_score_inst/digits_buff_reg_n_0_[2][1]
    SLICE_X0Y51          FDRE                                         r  score_inst/convert_score_inst/digits_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.878     2.043    score_inst/convert_score_inst/raw_clock_BUFG
    SLICE_X0Y51          FDRE                                         r  score_inst/convert_score_inst/digits_reg[2][1]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.047     1.839    score_inst/convert_score_inst/digits_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 score_inst/step_down_clock_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/step_down_clock_inst/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.567     1.486    score_inst/step_down_clock_inst/raw_clock_BUFG
    SLICE_X49Y99         FDRE                                         r  score_inst/step_down_clock_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  score_inst/step_down_clock_inst/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.748    score_inst/step_down_clock_inst/counter_reg_n_0_[8]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  score_inst/step_down_clock_inst/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.908    score_inst/step_down_clock_inst/counter_reg[8]_i_1__1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.998 r  score_inst/step_down_clock_inst/counter_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.998    score_inst/step_down_clock_inst/counter_reg[12]_i_1__1_n_6
    SLICE_X49Y100        FDRE                                         r  score_inst/step_down_clock_inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.832     1.997    score_inst/step_down_clock_inst/raw_clock_BUFG
    SLICE_X49Y100        FDRE                                         r  score_inst/step_down_clock_inst/counter_reg[10]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    score_inst/step_down_clock_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 score_inst/step_down_clock_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/step_down_clock_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.567     1.486    score_inst/step_down_clock_inst/raw_clock_BUFG
    SLICE_X49Y99         FDRE                                         r  score_inst/step_down_clock_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  score_inst/step_down_clock_inst/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.748    score_inst/step_down_clock_inst/counter_reg_n_0_[8]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  score_inst/step_down_clock_inst/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.908    score_inst/step_down_clock_inst/counter_reg[8]_i_1__1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.998 r  score_inst/step_down_clock_inst/counter_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.998    score_inst/step_down_clock_inst/counter_reg[12]_i_1__1_n_4
    SLICE_X49Y100        FDRE                                         r  score_inst/step_down_clock_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  raw_clock (IN)
                         net (fo=0)                   0.000     0.000    raw_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  raw_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    raw_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  raw_clock_BUFG_inst/O
                         net (fo=390, routed)         0.832     1.997    score_inst/step_down_clock_inst/raw_clock_BUFG
    SLICE_X49Y100        FDRE                                         r  score_inst/step_down_clock_inst/counter_reg[12]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    score_inst/step_down_clock_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { raw_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  raw_clock_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35     score_inst/divide_by_ten_inst/quotient_buff_reg[quotient][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y36     score_inst/divide_by_ten_inst/quotient_buff_reg[quotient][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y36     score_inst/divide_by_ten_inst/quotient_buff_reg[quotient][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y36     score_inst/divide_by_ten_inst/quotient_buff_reg[quotient][12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y36     score_inst/divide_by_ten_inst/quotient_buff_reg[quotient][13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y36     score_inst/divide_by_ten_inst/quotient_buff_reg[quotient][14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36     score_inst/divide_by_ten_inst/quotient_buff_reg[quotient][15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35     score_inst/divide_by_ten_inst/quotient_buff_reg[quotient][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y36     score_inst/divide_by_ten_inst/quotient_buff_reg[quotient][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y91    keyboard/debounce/Iv0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y91    keyboard/debounce/O0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y92    keyboard/debounce/cnt0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y92    keyboard/debounce/cnt0_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y92    keyboard/debounce/cnt0_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y92    keyboard/debounce/cnt0_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y92    keyboard/debounce/cnt0_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y87    sample_pushbutton_inst/counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y87    sample_pushbutton_inst/counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y87    sample_pushbutton_inst/counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37     score_inst/divide_by_ten_inst/quotient_buff_reg[remainder][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37     score_inst/divide_by_ten_inst/quotient_buff_reg[remainder][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37     score_inst/divide_by_ten_inst/quotient_buff_reg[remainder][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37     score_inst/divide_by_ten_inst/quotient_buff_reg[remainder][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38     score_inst/divide_by_ten_inst/quotient_intf\\.data_reg[remainder][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38     score_inst/divide_by_ten_inst/quotient_intf\\.data_reg[remainder][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38     score_inst/divide_by_ten_inst/quotient_intf\\.data_reg[remainder][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38     score_inst/divide_by_ten_inst/quotient_intf\\.valid_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y97    keyboard/debounce/Iv1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y82    sample_pushbutton_inst/counter_reg[5]/C



