<stg><name>Gamma_Pipeline_VITIS_LOOP_327_4</name>


<trans_list>

<trans id="101" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %imgRgb, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %imgGamma, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:3 %tmp_6 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %empty

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:4 %store_ln303 = store i10 0, i10 %x

]]></Node>
<StgValue><ssdm name="store_ln303"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %VITIS_LOOP_335_5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_335_5:0 %x_2 = load i10 %x

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_335_5:1 %icmp_ln327 = icmp_ult  i10 %x_2, i10 %tmp_6

]]></Node>
<StgValue><ssdm name="icmp_ln327"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_335_5:2 %br_ln327 = br i1 %icmp_ln327, void %for.inc97.loopexit.exitStub, void %VITIS_LOOP_335_5.split

]]></Node>
<StgValue><ssdm name="br_ln327"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:54 %x_3 = add i10 %x_2, i10 4

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_335_5.split:55 %store_ln303 = store i10 %x_3, i10 %x

]]></Node>
<StgValue><ssdm name="store_ln303"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="120" op_0_bw="120" op_1_bw="120">
<![CDATA[
VITIS_LOOP_335_5.split:3 %imgRgb_read = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %imgRgb

]]></Node>
<StgValue><ssdm name="imgRgb_read"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="120">
<![CDATA[
VITIS_LOOP_335_5.split:4 %g = trunc i120 %imgRgb_read

]]></Node>
<StgValue><ssdm name="g"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_335_5.split:5 %b = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_335_5.split:6 %r = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 20, i32 29

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_335_5.split:7 %g_1 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="g_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_335_5.split:8 %b_1 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 40, i32 49

]]></Node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_335_5.split:9 %r_1 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 50, i32 59

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_335_5.split:28 %tmp = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 60, i32 69

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_335_5.split:32 %tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 70, i32 79

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_335_5.split:36 %tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 80, i32 89

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_335_5.split:40 %tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 90, i32 99

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_335_5.split:44 %tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 100, i32 109

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_335_5.split:48 %tmp_5 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 110, i32 119

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:10 %zext_ln341 = zext i10 %g

]]></Node>
<StgValue><ssdm name="zext_ln341"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_335_5.split:11 %lut_1_addr = getelementptr i10 %lut_1, i64 0, i64 %zext_ln341

]]></Node>
<StgValue><ssdm name="lut_1_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:12 %lut_1_load = load i10 %lut_1_addr

]]></Node>
<StgValue><ssdm name="lut_1_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:13 %zext_ln342 = zext i10 %b

]]></Node>
<StgValue><ssdm name="zext_ln342"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_335_5.split:14 %lut_2_addr = getelementptr i10 %lut_2, i64 0, i64 %zext_ln342

]]></Node>
<StgValue><ssdm name="lut_2_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:15 %lut_2_load = load i10 %lut_2_addr

]]></Node>
<StgValue><ssdm name="lut_2_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:16 %zext_ln343 = zext i10 %r

]]></Node>
<StgValue><ssdm name="zext_ln343"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_335_5.split:17 %lut_0_addr = getelementptr i10 %lut_0, i64 0, i64 %zext_ln343

]]></Node>
<StgValue><ssdm name="lut_0_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:18 %lut_0_load = load i10 %lut_0_addr

]]></Node>
<StgValue><ssdm name="lut_0_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:19 %zext_ln341_1 = zext i10 %g_1

]]></Node>
<StgValue><ssdm name="zext_ln341_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_335_5.split:20 %lut_1_1_addr = getelementptr i10 %lut_1_1, i64 0, i64 %zext_ln341_1

]]></Node>
<StgValue><ssdm name="lut_1_1_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:21 %lut_1_1_load = load i10 %lut_1_1_addr

]]></Node>
<StgValue><ssdm name="lut_1_1_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:22 %zext_ln342_1 = zext i10 %b_1

]]></Node>
<StgValue><ssdm name="zext_ln342_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_335_5.split:23 %lut_2_1_addr = getelementptr i10 %lut_2_1, i64 0, i64 %zext_ln342_1

]]></Node>
<StgValue><ssdm name="lut_2_1_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:24 %lut_2_1_load = load i10 %lut_2_1_addr

]]></Node>
<StgValue><ssdm name="lut_2_1_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:25 %zext_ln343_1 = zext i10 %r_1

]]></Node>
<StgValue><ssdm name="zext_ln343_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_335_5.split:26 %lut_0_1_addr = getelementptr i10 %lut_0_1, i64 0, i64 %zext_ln343_1

]]></Node>
<StgValue><ssdm name="lut_0_1_addr"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:27 %lut_0_1_load = load i10 %lut_0_1_addr

]]></Node>
<StgValue><ssdm name="lut_0_1_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:29 %zext_ln341_2 = zext i10 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln341_2"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_335_5.split:30 %lut_1_2_addr = getelementptr i10 %lut_1_2, i64 0, i64 %zext_ln341_2

]]></Node>
<StgValue><ssdm name="lut_1_2_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:31 %lut_1_2_load = load i10 %lut_1_2_addr

]]></Node>
<StgValue><ssdm name="lut_1_2_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:33 %zext_ln342_2 = zext i10 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln342_2"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_335_5.split:34 %lut_2_2_addr = getelementptr i10 %lut_2_2, i64 0, i64 %zext_ln342_2

]]></Node>
<StgValue><ssdm name="lut_2_2_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:35 %lut_2_2_load = load i10 %lut_2_2_addr

]]></Node>
<StgValue><ssdm name="lut_2_2_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:37 %zext_ln343_2 = zext i10 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln343_2"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_335_5.split:38 %lut_0_2_addr = getelementptr i10 %lut_0_2, i64 0, i64 %zext_ln343_2

]]></Node>
<StgValue><ssdm name="lut_0_2_addr"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:39 %lut_0_2_load = load i10 %lut_0_2_addr

]]></Node>
<StgValue><ssdm name="lut_0_2_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:41 %zext_ln341_3 = zext i10 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln341_3"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_335_5.split:42 %lut_1_3_addr = getelementptr i10 %lut_1_3, i64 0, i64 %zext_ln341_3

]]></Node>
<StgValue><ssdm name="lut_1_3_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:43 %lut_1_3_load = load i10 %lut_1_3_addr

]]></Node>
<StgValue><ssdm name="lut_1_3_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:45 %zext_ln342_3 = zext i10 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln342_3"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_335_5.split:46 %lut_2_3_addr = getelementptr i10 %lut_2_3, i64 0, i64 %zext_ln342_3

]]></Node>
<StgValue><ssdm name="lut_2_3_addr"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:47 %lut_2_3_load = load i10 %lut_2_3_addr

]]></Node>
<StgValue><ssdm name="lut_2_3_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:49 %zext_ln343_3 = zext i10 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln343_3"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_335_5.split:50 %lut_0_3_addr = getelementptr i10 %lut_0_3, i64 0, i64 %zext_ln343_3

]]></Node>
<StgValue><ssdm name="lut_0_3_addr"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:51 %lut_0_3_load = load i10 %lut_0_3_addr

]]></Node>
<StgValue><ssdm name="lut_0_3_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="68" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:12 %lut_1_load = load i10 %lut_1_addr

]]></Node>
<StgValue><ssdm name="lut_1_load"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:15 %lut_2_load = load i10 %lut_2_addr

]]></Node>
<StgValue><ssdm name="lut_2_load"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:18 %lut_0_load = load i10 %lut_0_addr

]]></Node>
<StgValue><ssdm name="lut_0_load"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:21 %lut_1_1_load = load i10 %lut_1_1_addr

]]></Node>
<StgValue><ssdm name="lut_1_1_load"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:24 %lut_2_1_load = load i10 %lut_2_1_addr

]]></Node>
<StgValue><ssdm name="lut_2_1_load"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:27 %lut_0_1_load = load i10 %lut_0_1_addr

]]></Node>
<StgValue><ssdm name="lut_0_1_load"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:31 %lut_1_2_load = load i10 %lut_1_2_addr

]]></Node>
<StgValue><ssdm name="lut_1_2_load"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:35 %lut_2_2_load = load i10 %lut_2_2_addr

]]></Node>
<StgValue><ssdm name="lut_2_2_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:39 %lut_0_2_load = load i10 %lut_0_2_addr

]]></Node>
<StgValue><ssdm name="lut_0_2_load"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:43 %lut_1_3_load = load i10 %lut_1_3_addr

]]></Node>
<StgValue><ssdm name="lut_1_3_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:47 %lut_2_3_load = load i10 %lut_2_3_addr

]]></Node>
<StgValue><ssdm name="lut_2_3_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:51 %lut_0_3_load = load i10 %lut_0_3_addr

]]></Node>
<StgValue><ssdm name="lut_0_3_load"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0">
<![CDATA[
for.inc97.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_335_5.split:0 %specpipeline_ln331 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln331"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_335_5.split:1 %speclooptripcount_ln303 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 16384, i64 8192

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln303"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_335_5.split:2 %specloopname_ln327 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln327"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="120" op_0_bw="120" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:52 %p_0 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10, i10 %lut_0_3_load, i10 %lut_2_3_load, i10 %lut_1_3_load, i10 %lut_0_2_load, i10 %lut_2_2_load, i10 %lut_1_2_load, i10 %lut_0_1_load, i10 %lut_2_1_load, i10 %lut_1_1_load, i10 %lut_0_load, i10 %lut_2_load, i10 %lut_1_load

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="120">
<![CDATA[
VITIS_LOOP_335_5.split:53 %write_ln345 = write void @_ssdm_op_Write.ap_fifo.volatile.i120P0A, i120 %imgGamma, i120 %p_0

]]></Node>
<StgValue><ssdm name="write_ln345"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_335_5.split:56 %br_ln327 = br void %VITIS_LOOP_335_5

]]></Node>
<StgValue><ssdm name="br_ln327"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="102" name="empty" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="empty"/></StgValue>
</port>
<port id="103" name="imgRgb" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="imgRgb"/></StgValue>
</port>
<port id="104" name="lut_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="lut_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="105" name="lut_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="lut_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="106" name="lut_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="lut_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="107" name="lut_1_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="lut_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="108" name="lut_2_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="lut_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="109" name="lut_0_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="lut_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="110" name="lut_1_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="lut_1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="111" name="lut_2_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="lut_2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="112" name="lut_0_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="lut_0_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="113" name="lut_1_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="lut_1_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="114" name="lut_2_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="lut_2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="115" name="lut_0_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="lut_0_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="116" name="imgGamma" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="imgGamma"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="118" from="StgValue_117" to="x" fromId="117" toId="8">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="119" toId="9">
</dataflow>
<dataflow id="121" from="imgRgb" to="specinterface_ln0" fromId="103" toId="9">
</dataflow>
<dataflow id="123" from="empty_12" to="specinterface_ln0" fromId="122" toId="9">
</dataflow>
<dataflow id="125" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="9">
</dataflow>
<dataflow id="126" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="9">
</dataflow>
<dataflow id="128" from="empty_0" to="specinterface_ln0" fromId="127" toId="9">
</dataflow>
<dataflow id="129" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="9">
</dataflow>
<dataflow id="130" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="9">
</dataflow>
<dataflow id="131" from="empty_0" to="specinterface_ln0" fromId="127" toId="9">
</dataflow>
<dataflow id="132" from="empty_0" to="specinterface_ln0" fromId="127" toId="9">
</dataflow>
<dataflow id="133" from="empty_0" to="specinterface_ln0" fromId="127" toId="9">
</dataflow>
<dataflow id="134" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="9">
</dataflow>
<dataflow id="135" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="9">
</dataflow>
<dataflow id="136" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="9">
</dataflow>
<dataflow id="137" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="9">
</dataflow>
<dataflow id="138" from="empty_0" to="specinterface_ln0" fromId="127" toId="9">
</dataflow>
<dataflow id="139" from="empty_0" to="specinterface_ln0" fromId="127" toId="9">
</dataflow>
<dataflow id="141" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="9">
</dataflow>
<dataflow id="142" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="9">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="119" toId="10">
</dataflow>
<dataflow id="144" from="imgGamma" to="specinterface_ln0" fromId="116" toId="10">
</dataflow>
<dataflow id="145" from="empty_12" to="specinterface_ln0" fromId="122" toId="10">
</dataflow>
<dataflow id="146" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="10">
</dataflow>
<dataflow id="147" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="10">
</dataflow>
<dataflow id="148" from="empty_0" to="specinterface_ln0" fromId="127" toId="10">
</dataflow>
<dataflow id="149" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="10">
</dataflow>
<dataflow id="150" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="10">
</dataflow>
<dataflow id="151" from="empty_0" to="specinterface_ln0" fromId="127" toId="10">
</dataflow>
<dataflow id="152" from="empty_0" to="specinterface_ln0" fromId="127" toId="10">
</dataflow>
<dataflow id="153" from="empty_0" to="specinterface_ln0" fromId="127" toId="10">
</dataflow>
<dataflow id="154" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="10">
</dataflow>
<dataflow id="155" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="10">
</dataflow>
<dataflow id="156" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="10">
</dataflow>
<dataflow id="157" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="10">
</dataflow>
<dataflow id="158" from="empty_0" to="specinterface_ln0" fromId="127" toId="10">
</dataflow>
<dataflow id="159" from="empty_0" to="specinterface_ln0" fromId="127" toId="10">
</dataflow>
<dataflow id="160" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="10">
</dataflow>
<dataflow id="161" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="10">
</dataflow>
<dataflow id="163" from="_ssdm_op_Read.ap_auto.i10" to="tmp_6" fromId="162" toId="11">
</dataflow>
<dataflow id="164" from="empty" to="tmp_6" fromId="102" toId="11">
</dataflow>
<dataflow id="166" from="StgValue_165" to="store_ln303" fromId="165" toId="12">
</dataflow>
<dataflow id="167" from="x" to="store_ln303" fromId="8" toId="12">
</dataflow>
<dataflow id="168" from="x" to="x_2" fromId="8" toId="14">
</dataflow>
<dataflow id="169" from="x_2" to="icmp_ln327" fromId="14" toId="15">
</dataflow>
<dataflow id="170" from="tmp_6" to="icmp_ln327" fromId="11" toId="15">
</dataflow>
<dataflow id="171" from="icmp_ln327" to="br_ln327" fromId="15" toId="16">
</dataflow>
<dataflow id="172" from="x_2" to="x_3" fromId="14" toId="17">
</dataflow>
<dataflow id="174" from="StgValue_173" to="x_3" fromId="173" toId="17">
</dataflow>
<dataflow id="175" from="x_3" to="store_ln303" fromId="17" toId="18">
</dataflow>
<dataflow id="176" from="x" to="store_ln303" fromId="8" toId="18">
</dataflow>
<dataflow id="178" from="_ssdm_op_Read.ap_fifo.volatile.i120P0A" to="imgRgb_read" fromId="177" toId="19">
</dataflow>
<dataflow id="179" from="imgRgb" to="imgRgb_read" fromId="103" toId="19">
</dataflow>
<dataflow id="180" from="imgRgb_read" to="g" fromId="19" toId="20">
</dataflow>
<dataflow id="182" from="_ssdm_op_PartSelect.i10.i120.i32.i32" to="b" fromId="181" toId="21">
</dataflow>
<dataflow id="183" from="imgRgb_read" to="b" fromId="19" toId="21">
</dataflow>
<dataflow id="185" from="StgValue_184" to="b" fromId="184" toId="21">
</dataflow>
<dataflow id="187" from="StgValue_186" to="b" fromId="186" toId="21">
</dataflow>
<dataflow id="188" from="_ssdm_op_PartSelect.i10.i120.i32.i32" to="r" fromId="181" toId="22">
</dataflow>
<dataflow id="189" from="imgRgb_read" to="r" fromId="19" toId="22">
</dataflow>
<dataflow id="191" from="StgValue_190" to="r" fromId="190" toId="22">
</dataflow>
<dataflow id="193" from="StgValue_192" to="r" fromId="192" toId="22">
</dataflow>
<dataflow id="194" from="_ssdm_op_PartSelect.i10.i120.i32.i32" to="g_1" fromId="181" toId="23">
</dataflow>
<dataflow id="195" from="imgRgb_read" to="g_1" fromId="19" toId="23">
</dataflow>
<dataflow id="197" from="StgValue_196" to="g_1" fromId="196" toId="23">
</dataflow>
<dataflow id="199" from="StgValue_198" to="g_1" fromId="198" toId="23">
</dataflow>
<dataflow id="200" from="_ssdm_op_PartSelect.i10.i120.i32.i32" to="b_1" fromId="181" toId="24">
</dataflow>
<dataflow id="201" from="imgRgb_read" to="b_1" fromId="19" toId="24">
</dataflow>
<dataflow id="203" from="StgValue_202" to="b_1" fromId="202" toId="24">
</dataflow>
<dataflow id="205" from="StgValue_204" to="b_1" fromId="204" toId="24">
</dataflow>
<dataflow id="206" from="_ssdm_op_PartSelect.i10.i120.i32.i32" to="r_1" fromId="181" toId="25">
</dataflow>
<dataflow id="207" from="imgRgb_read" to="r_1" fromId="19" toId="25">
</dataflow>
<dataflow id="209" from="StgValue_208" to="r_1" fromId="208" toId="25">
</dataflow>
<dataflow id="211" from="StgValue_210" to="r_1" fromId="210" toId="25">
</dataflow>
<dataflow id="212" from="_ssdm_op_PartSelect.i10.i120.i32.i32" to="tmp" fromId="181" toId="26">
</dataflow>
<dataflow id="213" from="imgRgb_read" to="tmp" fromId="19" toId="26">
</dataflow>
<dataflow id="215" from="StgValue_214" to="tmp" fromId="214" toId="26">
</dataflow>
<dataflow id="217" from="StgValue_216" to="tmp" fromId="216" toId="26">
</dataflow>
<dataflow id="218" from="_ssdm_op_PartSelect.i10.i120.i32.i32" to="tmp_1" fromId="181" toId="27">
</dataflow>
<dataflow id="219" from="imgRgb_read" to="tmp_1" fromId="19" toId="27">
</dataflow>
<dataflow id="221" from="StgValue_220" to="tmp_1" fromId="220" toId="27">
</dataflow>
<dataflow id="223" from="StgValue_222" to="tmp_1" fromId="222" toId="27">
</dataflow>
<dataflow id="224" from="_ssdm_op_PartSelect.i10.i120.i32.i32" to="tmp_2" fromId="181" toId="28">
</dataflow>
<dataflow id="225" from="imgRgb_read" to="tmp_2" fromId="19" toId="28">
</dataflow>
<dataflow id="227" from="StgValue_226" to="tmp_2" fromId="226" toId="28">
</dataflow>
<dataflow id="229" from="StgValue_228" to="tmp_2" fromId="228" toId="28">
</dataflow>
<dataflow id="230" from="_ssdm_op_PartSelect.i10.i120.i32.i32" to="tmp_3" fromId="181" toId="29">
</dataflow>
<dataflow id="231" from="imgRgb_read" to="tmp_3" fromId="19" toId="29">
</dataflow>
<dataflow id="233" from="StgValue_232" to="tmp_3" fromId="232" toId="29">
</dataflow>
<dataflow id="235" from="StgValue_234" to="tmp_3" fromId="234" toId="29">
</dataflow>
<dataflow id="236" from="_ssdm_op_PartSelect.i10.i120.i32.i32" to="tmp_4" fromId="181" toId="30">
</dataflow>
<dataflow id="237" from="imgRgb_read" to="tmp_4" fromId="19" toId="30">
</dataflow>
<dataflow id="239" from="StgValue_238" to="tmp_4" fromId="238" toId="30">
</dataflow>
<dataflow id="241" from="StgValue_240" to="tmp_4" fromId="240" toId="30">
</dataflow>
<dataflow id="242" from="_ssdm_op_PartSelect.i10.i120.i32.i32" to="tmp_5" fromId="181" toId="31">
</dataflow>
<dataflow id="243" from="imgRgb_read" to="tmp_5" fromId="19" toId="31">
</dataflow>
<dataflow id="245" from="StgValue_244" to="tmp_5" fromId="244" toId="31">
</dataflow>
<dataflow id="247" from="StgValue_246" to="tmp_5" fromId="246" toId="31">
</dataflow>
<dataflow id="248" from="g" to="zext_ln341" fromId="20" toId="32">
</dataflow>
<dataflow id="249" from="lut_1" to="lut_1_addr" fromId="104" toId="33">
</dataflow>
<dataflow id="251" from="StgValue_250" to="lut_1_addr" fromId="250" toId="33">
</dataflow>
<dataflow id="252" from="zext_ln341" to="lut_1_addr" fromId="32" toId="33">
</dataflow>
<dataflow id="253" from="lut_1_addr" to="lut_1_load" fromId="33" toId="34">
</dataflow>
<dataflow id="254" from="b" to="zext_ln342" fromId="21" toId="35">
</dataflow>
<dataflow id="255" from="lut_2" to="lut_2_addr" fromId="105" toId="36">
</dataflow>
<dataflow id="256" from="StgValue_250" to="lut_2_addr" fromId="250" toId="36">
</dataflow>
<dataflow id="257" from="zext_ln342" to="lut_2_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="258" from="lut_2_addr" to="lut_2_load" fromId="36" toId="37">
</dataflow>
<dataflow id="259" from="r" to="zext_ln343" fromId="22" toId="38">
</dataflow>
<dataflow id="260" from="lut_0" to="lut_0_addr" fromId="106" toId="39">
</dataflow>
<dataflow id="261" from="StgValue_250" to="lut_0_addr" fromId="250" toId="39">
</dataflow>
<dataflow id="262" from="zext_ln343" to="lut_0_addr" fromId="38" toId="39">
</dataflow>
<dataflow id="263" from="lut_0_addr" to="lut_0_load" fromId="39" toId="40">
</dataflow>
<dataflow id="264" from="g_1" to="zext_ln341_1" fromId="23" toId="41">
</dataflow>
<dataflow id="265" from="lut_1_1" to="lut_1_1_addr" fromId="107" toId="42">
</dataflow>
<dataflow id="266" from="StgValue_250" to="lut_1_1_addr" fromId="250" toId="42">
</dataflow>
<dataflow id="267" from="zext_ln341_1" to="lut_1_1_addr" fromId="41" toId="42">
</dataflow>
<dataflow id="268" from="lut_1_1_addr" to="lut_1_1_load" fromId="42" toId="43">
</dataflow>
<dataflow id="269" from="b_1" to="zext_ln342_1" fromId="24" toId="44">
</dataflow>
<dataflow id="270" from="lut_2_1" to="lut_2_1_addr" fromId="108" toId="45">
</dataflow>
<dataflow id="271" from="StgValue_250" to="lut_2_1_addr" fromId="250" toId="45">
</dataflow>
<dataflow id="272" from="zext_ln342_1" to="lut_2_1_addr" fromId="44" toId="45">
</dataflow>
<dataflow id="273" from="lut_2_1_addr" to="lut_2_1_load" fromId="45" toId="46">
</dataflow>
<dataflow id="274" from="r_1" to="zext_ln343_1" fromId="25" toId="47">
</dataflow>
<dataflow id="275" from="lut_0_1" to="lut_0_1_addr" fromId="109" toId="48">
</dataflow>
<dataflow id="276" from="StgValue_250" to="lut_0_1_addr" fromId="250" toId="48">
</dataflow>
<dataflow id="277" from="zext_ln343_1" to="lut_0_1_addr" fromId="47" toId="48">
</dataflow>
<dataflow id="278" from="lut_0_1_addr" to="lut_0_1_load" fromId="48" toId="49">
</dataflow>
<dataflow id="279" from="tmp" to="zext_ln341_2" fromId="26" toId="50">
</dataflow>
<dataflow id="280" from="lut_1_2" to="lut_1_2_addr" fromId="110" toId="51">
</dataflow>
<dataflow id="281" from="StgValue_250" to="lut_1_2_addr" fromId="250" toId="51">
</dataflow>
<dataflow id="282" from="zext_ln341_2" to="lut_1_2_addr" fromId="50" toId="51">
</dataflow>
<dataflow id="283" from="lut_1_2_addr" to="lut_1_2_load" fromId="51" toId="52">
</dataflow>
<dataflow id="284" from="tmp_1" to="zext_ln342_2" fromId="27" toId="53">
</dataflow>
<dataflow id="285" from="lut_2_2" to="lut_2_2_addr" fromId="111" toId="54">
</dataflow>
<dataflow id="286" from="StgValue_250" to="lut_2_2_addr" fromId="250" toId="54">
</dataflow>
<dataflow id="287" from="zext_ln342_2" to="lut_2_2_addr" fromId="53" toId="54">
</dataflow>
<dataflow id="288" from="lut_2_2_addr" to="lut_2_2_load" fromId="54" toId="55">
</dataflow>
<dataflow id="289" from="tmp_2" to="zext_ln343_2" fromId="28" toId="56">
</dataflow>
<dataflow id="290" from="lut_0_2" to="lut_0_2_addr" fromId="112" toId="57">
</dataflow>
<dataflow id="291" from="StgValue_250" to="lut_0_2_addr" fromId="250" toId="57">
</dataflow>
<dataflow id="292" from="zext_ln343_2" to="lut_0_2_addr" fromId="56" toId="57">
</dataflow>
<dataflow id="293" from="lut_0_2_addr" to="lut_0_2_load" fromId="57" toId="58">
</dataflow>
<dataflow id="294" from="tmp_3" to="zext_ln341_3" fromId="29" toId="59">
</dataflow>
<dataflow id="295" from="lut_1_3" to="lut_1_3_addr" fromId="113" toId="60">
</dataflow>
<dataflow id="296" from="StgValue_250" to="lut_1_3_addr" fromId="250" toId="60">
</dataflow>
<dataflow id="297" from="zext_ln341_3" to="lut_1_3_addr" fromId="59" toId="60">
</dataflow>
<dataflow id="298" from="lut_1_3_addr" to="lut_1_3_load" fromId="60" toId="61">
</dataflow>
<dataflow id="299" from="tmp_4" to="zext_ln342_3" fromId="30" toId="62">
</dataflow>
<dataflow id="300" from="lut_2_3" to="lut_2_3_addr" fromId="114" toId="63">
</dataflow>
<dataflow id="301" from="StgValue_250" to="lut_2_3_addr" fromId="250" toId="63">
</dataflow>
<dataflow id="302" from="zext_ln342_3" to="lut_2_3_addr" fromId="62" toId="63">
</dataflow>
<dataflow id="303" from="lut_2_3_addr" to="lut_2_3_load" fromId="63" toId="64">
</dataflow>
<dataflow id="304" from="tmp_5" to="zext_ln343_3" fromId="31" toId="65">
</dataflow>
<dataflow id="305" from="lut_0_3" to="lut_0_3_addr" fromId="115" toId="66">
</dataflow>
<dataflow id="306" from="StgValue_250" to="lut_0_3_addr" fromId="250" toId="66">
</dataflow>
<dataflow id="307" from="zext_ln343_3" to="lut_0_3_addr" fromId="65" toId="66">
</dataflow>
<dataflow id="308" from="lut_0_3_addr" to="lut_0_3_load" fromId="66" toId="67">
</dataflow>
<dataflow id="309" from="lut_1_addr" to="lut_1_load" fromId="33" toId="68">
</dataflow>
<dataflow id="310" from="lut_2_addr" to="lut_2_load" fromId="36" toId="69">
</dataflow>
<dataflow id="311" from="lut_0_addr" to="lut_0_load" fromId="39" toId="70">
</dataflow>
<dataflow id="312" from="lut_1_1_addr" to="lut_1_1_load" fromId="42" toId="71">
</dataflow>
<dataflow id="313" from="lut_2_1_addr" to="lut_2_1_load" fromId="45" toId="72">
</dataflow>
<dataflow id="314" from="lut_0_1_addr" to="lut_0_1_load" fromId="48" toId="73">
</dataflow>
<dataflow id="315" from="lut_1_2_addr" to="lut_1_2_load" fromId="51" toId="74">
</dataflow>
<dataflow id="316" from="lut_2_2_addr" to="lut_2_2_load" fromId="54" toId="75">
</dataflow>
<dataflow id="317" from="lut_0_2_addr" to="lut_0_2_load" fromId="57" toId="76">
</dataflow>
<dataflow id="318" from="lut_1_3_addr" to="lut_1_3_load" fromId="60" toId="77">
</dataflow>
<dataflow id="319" from="lut_2_3_addr" to="lut_2_3_load" fromId="63" toId="78">
</dataflow>
<dataflow id="320" from="lut_0_3_addr" to="lut_0_3_load" fromId="66" toId="79">
</dataflow>
<dataflow id="322" from="_ssdm_op_SpecPipeline" to="specpipeline_ln331" fromId="321" toId="80">
</dataflow>
<dataflow id="323" from="StgValue_140" to="specpipeline_ln331" fromId="140" toId="80">
</dataflow>
<dataflow id="324" from="StgValue_124" to="specpipeline_ln331" fromId="124" toId="80">
</dataflow>
<dataflow id="325" from="StgValue_124" to="specpipeline_ln331" fromId="124" toId="80">
</dataflow>
<dataflow id="326" from="StgValue_124" to="specpipeline_ln331" fromId="124" toId="80">
</dataflow>
<dataflow id="327" from="empty_0" to="specpipeline_ln331" fromId="127" toId="80">
</dataflow>
<dataflow id="329" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln303" fromId="328" toId="81">
</dataflow>
<dataflow id="331" from="StgValue_330" to="speclooptripcount_ln303" fromId="330" toId="81">
</dataflow>
<dataflow id="333" from="StgValue_332" to="speclooptripcount_ln303" fromId="332" toId="81">
</dataflow>
<dataflow id="335" from="StgValue_334" to="speclooptripcount_ln303" fromId="334" toId="81">
</dataflow>
<dataflow id="337" from="_ssdm_op_SpecLoopName" to="specloopname_ln327" fromId="336" toId="82">
</dataflow>
<dataflow id="339" from="empty_22" to="specloopname_ln327" fromId="338" toId="82">
</dataflow>
<dataflow id="341" from="_ssdm_op_BitConcatenate.i120.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10" to="p_0" fromId="340" toId="83">
</dataflow>
<dataflow id="342" from="lut_0_3_load" to="p_0" fromId="79" toId="83">
</dataflow>
<dataflow id="343" from="lut_2_3_load" to="p_0" fromId="78" toId="83">
</dataflow>
<dataflow id="344" from="lut_1_3_load" to="p_0" fromId="77" toId="83">
</dataflow>
<dataflow id="345" from="lut_0_2_load" to="p_0" fromId="76" toId="83">
</dataflow>
<dataflow id="346" from="lut_2_2_load" to="p_0" fromId="75" toId="83">
</dataflow>
<dataflow id="347" from="lut_1_2_load" to="p_0" fromId="74" toId="83">
</dataflow>
<dataflow id="348" from="lut_0_1_load" to="p_0" fromId="73" toId="83">
</dataflow>
<dataflow id="349" from="lut_2_1_load" to="p_0" fromId="72" toId="83">
</dataflow>
<dataflow id="350" from="lut_1_1_load" to="p_0" fromId="71" toId="83">
</dataflow>
<dataflow id="351" from="lut_0_load" to="p_0" fromId="70" toId="83">
</dataflow>
<dataflow id="352" from="lut_2_load" to="p_0" fromId="69" toId="83">
</dataflow>
<dataflow id="353" from="lut_1_load" to="p_0" fromId="68" toId="83">
</dataflow>
<dataflow id="355" from="_ssdm_op_Write.ap_fifo.volatile.i120P0A" to="write_ln345" fromId="354" toId="84">
</dataflow>
<dataflow id="356" from="imgGamma" to="write_ln345" fromId="116" toId="84">
</dataflow>
<dataflow id="357" from="p_0" to="write_ln345" fromId="83" toId="84">
</dataflow>
<dataflow id="358" from="icmp_ln327" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="359" from="icmp_ln327" to="StgValue_5" fromId="15" toId="5">
</dataflow>
</dataflows>


</stg>
