<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - uz_d_inverter_adapter_src_uz_d_inverter_adapter.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../uz_d_inverter_adapter_src_uz_d_inverter_adapter.vhd" target="rtwreport_document_frame" id="linkToText_plain">uz_d_inverter_adapter_src_uz_d_inverter_adapter.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\uz_d_inverter_adapter\uz_d_inverter_adapter_src_uz_d_inverter_adapter.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2022-05-31 17:55:04</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.10 and HDL Coder 3.18</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" id="9">    9   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- Rate and Clocking Details</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Model base rate: 1e-08</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Target subsystem base rate: 1e-08</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- </span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- Clock Enable  Sample Time</span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">-- ce_out        1e-08</span>
</span><span><a class="LN" id="19">   19   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="20">   20   </a><span class="CT">-- </span>
</span><span><a class="LN" id="21">   21   </a><span class="CT">-- </span>
</span><span><a class="LN" id="22">   22   </a><span class="CT">-- Output Signal                 Clock Enable  Sample Time</span>
</span><span><a class="LN" id="23">   23   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="24">   24   </a><span class="CT">-- AXI_Temp_1_period             ce_out        1e-08</span>
</span><span><a class="LN" id="25">   25   </a><span class="CT">-- AXI_Temp_1_hightime           ce_out        1e-08</span>
</span><span><a class="LN" id="26">   26   </a><span class="CT">-- AXI_Temp_1_lowtime            ce_out        1e-08</span>
</span><span><a class="LN" id="27">   27   </a><span class="CT">-- AXI_Temp_1_dutycyc            ce_out        1e-08</span>
</span><span><a class="LN" id="28">   28   </a><span class="CT">-- AXI_Temp_2_period             ce_out        1e-08</span>
</span><span><a class="LN" id="29">   29   </a><span class="CT">-- AXI_Temp_2_hightime           ce_out        1e-08</span>
</span><span><a class="LN" id="30">   30   </a><span class="CT">-- AXI_Temp_2_lowtime            ce_out        1e-08</span>
</span><span><a class="LN" id="31">   31   </a><span class="CT">-- AXI_Temp_2_dutycyc            ce_out        1e-08</span>
</span><span><a class="LN" id="32">   32   </a><span class="CT">-- AXI_Temp_3_period             ce_out        1e-08</span>
</span><span><a class="LN" id="33">   33   </a><span class="CT">-- AXI_Temp_3_hightime           ce_out        1e-08</span>
</span><span><a class="LN" id="34">   34   </a><span class="CT">-- AXI_Temp_3_lowtime            ce_out        1e-08</span>
</span><span><a class="LN" id="35">   35   </a><span class="CT">-- AXI_Temp_3_dutycyc            ce_out        1e-08</span>
</span><span><a class="LN" id="36">   36   </a><span class="CT">-- AXI_Temp_4_period             ce_out        1e-08</span>
</span><span><a class="LN" id="37">   37   </a><span class="CT">-- AXI_Temp_4_hightime           ce_out        1e-08</span>
</span><span><a class="LN" id="38">   38   </a><span class="CT">-- AXI_Temp_4_lowtime            ce_out        1e-08</span>
</span><span><a class="LN" id="39">   39   </a><span class="CT">-- AXI_Temp_4_dutycyc            ce_out        1e-08</span>
</span><span><a class="LN" id="40">   40   </a><span class="CT">-- AXI_Temp_5_period             ce_out        1e-08</span>
</span><span><a class="LN" id="41">   41   </a><span class="CT">-- AXI_Temp_5_hightime           ce_out        1e-08</span>
</span><span><a class="LN" id="42">   42   </a><span class="CT">-- AXI_Temp_5_lowtime            ce_out        1e-08</span>
</span><span><a class="LN" id="43">   43   </a><span class="CT">-- AXI_Temp_5_dutycyc            ce_out        1e-08</span>
</span><span><a class="LN" id="44">   44   </a><span class="CT">-- AXI_Temp_6_period             ce_out        1e-08</span>
</span><span><a class="LN" id="45">   45   </a><span class="CT">-- AXI_Temp_6_hightime           ce_out        1e-08</span>
</span><span><a class="LN" id="46">   46   </a><span class="CT">-- AXI_Temp_6_lowtime            ce_out        1e-08</span>
</span><span><a class="LN" id="47">   47   </a><span class="CT">-- AXI_Temp_6_dutycyc            ce_out        1e-08</span>
</span><span><a class="LN" id="48">   48   </a><span class="CT">-- AXI_FAULT                     ce_out        1e-08</span>
</span><span><a class="LN" id="49">   49   </a><span class="CT">-- AXI_OC                        ce_out        1e-08</span>
</span><span><a class="LN" id="50">   50   </a><span class="CT">-- AXI_I_DIAG                    ce_out        1e-08</span>
</span><span><a class="LN" id="51">   51   </a><span class="CT">-- PWM_EN                        ce_out        1e-08</span>
</span><span><a class="LN" id="52">   52   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="53">   53   </a><span class="CT">-- </span>
</span><span><a class="LN" id="54">   54   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="55">   55   </a>
</span><span><a class="LN" id="56">   56   </a>
</span><span><a class="LN" id="57">   57   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="58">   58   </a><span class="CT">-- </span>
</span><span><a class="LN" id="59">   59   </a><span class="CT">-- Module: uz_d_inverter_adapter_src_uz_d_inverter_adapter</span>
</span><span><a class="LN" id="60">   60   </a><span class="CT">-- Source Path: uz_d_inverter_adapter/uz_d_inverter_adapter</span>
</span><span><a class="LN" id="61">   61   </a><span class="CT">-- Hierarchy Level: 0</span>
</span><span><a class="LN" id="62">   62   </a><span class="CT">-- </span>
</span><span><a class="LN" id="63">   63   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="64">   64   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="65">   65   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="66">   66   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="67">   67   </a><span class="KW">USE</span> work.uz_d_inverter_adapter_src_uz_d_inverter_adapter_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" id="68">   68   </a>
</span><span><a class="LN" id="69">   69   </a><span class="KW">ENTITY</span> uz_d_inverter_adapter_src_uz_d_inverter_adapter <span class="KW">IS</span>
</span><span><a class="LN" id="70">   70   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="71">   71   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="72">   72   </a>        clk_enable                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="73">   73   </a>        Temp                              :   <span class="KW">IN</span>    std_logic_vector(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="74">   74   </a>        FAULT                             :   <span class="KW">IN</span>    std_logic_vector(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="75">   75   </a>        OC                                :   <span class="KW">IN</span>    std_logic_vector(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="76">   76   </a>        I_DIAG                            :   <span class="KW">IN</span>    std_logic_vector(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" id="77">   77   </a>        AXI_PWM_Enable                    :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="78">   78   </a>        AXI_en_in                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="79">   79   </a>        ce_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="80">   80   </a>        AXI_Temp_1_period                 :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="81">   81   </a>        AXI_Temp_1_hightime               :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="82">   82   </a>        AXI_Temp_1_lowtime                :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="83">   83   </a>        AXI_Temp_1_dutycyc                :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En31</span>
</span><span><a class="LN" id="84">   84   </a>        AXI_Temp_2_period                 :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="85">   85   </a>        AXI_Temp_2_hightime               :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="86">   86   </a>        AXI_Temp_2_lowtime                :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="87">   87   </a>        AXI_Temp_2_dutycyc                :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En31</span>
</span><span><a class="LN" id="88">   88   </a>        AXI_Temp_3_period                 :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="89">   89   </a>        AXI_Temp_3_hightime               :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="90">   90   </a>        AXI_Temp_3_lowtime                :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="91">   91   </a>        AXI_Temp_3_dutycyc                :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En31</span>
</span><span><a class="LN" id="92">   92   </a>        AXI_Temp_4_period                 :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="93">   93   </a>        AXI_Temp_4_hightime               :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="94">   94   </a>        AXI_Temp_4_lowtime                :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="95">   95   </a>        AXI_Temp_4_dutycyc                :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En31</span>
</span><span><a class="LN" id="96">   96   </a>        AXI_Temp_5_period                 :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="97">   97   </a>        AXI_Temp_5_hightime               :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="98">   98   </a>        AXI_Temp_5_lowtime                :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="99">   99   </a>        AXI_Temp_5_dutycyc                :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En31</span>
</span><span><a class="LN" id="100">  100   </a>        AXI_Temp_6_period                 :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="101">  101   </a>        AXI_Temp_6_hightime               :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="102">  102   </a>        AXI_Temp_6_lowtime                :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="103">  103   </a>        AXI_Temp_6_dutycyc                :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En31</span>
</span><span><a class="LN" id="104">  104   </a>        AXI_FAULT                         :   <span class="KW">OUT</span>   std_logic_vector(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="105">  105   </a>        AXI_OC                            :   <span class="KW">OUT</span>   std_logic_vector(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="106">  106   </a>        AXI_I_DIAG                        :   <span class="KW">OUT</span>   std_logic_vector(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" id="107">  107   </a>        PWM_EN                            :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="108">  108   </a>        );
</span><span><a class="LN" id="109">  109   </a><span class="KW">END</span> uz_d_inverter_adapter_src_uz_d_inverter_adapter;
</span><span><a class="LN" id="110">  110   </a>
</span><span><a class="LN" id="111">  111   </a>
</span><span><a class="LN" id="112">  112   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> uz_d_inverter_adapter_src_uz_d_inverter_adapter <span class="KW">IS</span>
</span><span><a class="LN" id="113">  113   </a>
</span><span><a class="LN" id="114">  114   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="115">  115   </a>  <span class="KW">COMPONENT</span> uz_d_inverter_adapter_src_PWMdutyFreqDetection
</span><span><a class="LN" id="116">  116   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="117">  117   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="118">  118   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="119">  119   </a>          pwm_in                          :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="120">  120   </a>          AXI_period                      :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="121">  121   </a>          AXI_hightime                    :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="122">  122   </a>          AXI_lowtime                     :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="123">  123   </a>          AXI_dutycyc                     :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix32_En31</span>
</span><span><a class="LN" id="124">  124   </a>          );
</span><span><a class="LN" id="125">  125   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="126">  126   </a>
</span><span><a class="LN" id="127">  127   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="128">  128   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : uz_d_inverter_adapter_src_PWMdutyFreqDetection
</span><span><a class="LN" id="129">  129   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.uz_d_inverter_adapter_src_PWMdutyFreqDetection(rtl);
</span><span><a class="LN" id="130">  130   </a>
</span><span><a class="LN" id="131">  131   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="132">  132   </a>  <span class="KW">SIGNAL</span> enb                              : std_logic;
</span><span><a class="LN" id="133">  133   </a>  <span class="KW">SIGNAL</span> Temp_unsigned                    : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="134">  134   </a>  <span class="KW">SIGNAL</span> Bit_Slice_Temp1_out1             : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="135">  135   </a>  <span class="KW">SIGNAL</span> Bit_Slice_Temp2_out1             : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="136">  136   </a>  <span class="KW">SIGNAL</span> Bit_Slice_Temp3_out1             : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="137">  137   </a>  <span class="KW">SIGNAL</span> Bit_Slice_Temp4_out1             : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="138">  138   </a>  <span class="KW">SIGNAL</span> Bit_Slice_Temp5_out1             : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="139">  139   </a>  <span class="KW">SIGNAL</span> Bit_Slice_Temp6_out1             : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="140">  140   </a>  <span class="KW">SIGNAL</span> Mux_out1                         : std_logic_vector(0 <span class="KW">TO</span> 5);  <span class="CT">-- ufix1 [6]</span>
</span><span><a class="LN" id="141">  141   </a>  <span class="KW">SIGNAL</span> PWMdutyFreqDetection_out1        : vector_of_std_logic_vector32(0 <span class="KW">TO</span> 5);  <span class="CT">-- ufix32 [6]</span>
</span><span><a class="LN" id="142">  142   </a>  <span class="KW">SIGNAL</span> PWMdutyFreqDetection_out2        : vector_of_std_logic_vector32(0 <span class="KW">TO</span> 5);  <span class="CT">-- ufix32 [6]</span>
</span><span><a class="LN" id="143">  143   </a>  <span class="KW">SIGNAL</span> PWMdutyFreqDetection_out3        : vector_of_std_logic_vector32(0 <span class="KW">TO</span> 5);  <span class="CT">-- ufix32 [6]</span>
</span><span><a class="LN" id="144">  144   </a>  <span class="KW">SIGNAL</span> PWMdutyFreqDetection_out4        : vector_of_std_logic_vector32(0 <span class="KW">TO</span> 5);  <span class="CT">-- ufix32 [6]</span>
</span><span><a class="LN" id="145">  145   </a>  <span class="KW">SIGNAL</span> FAULT_unsigned                   : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="146">  146   </a>  <span class="KW">SIGNAL</span> delayMatch_reg                   : vector_of_unsigned6(0 <span class="KW">TO</span> 18);  <span class="CT">-- ufix6 [19]</span>
</span><span><a class="LN" id="147">  147   </a>  <span class="KW">SIGNAL</span> Delay_out1                       : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="148">  148   </a>  <span class="KW">SIGNAL</span> OC_unsigned                      : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="149">  149   </a>  <span class="KW">SIGNAL</span> delayMatch1_reg                  : vector_of_unsigned6(0 <span class="KW">TO</span> 18);  <span class="CT">-- ufix6 [19]</span>
</span><span><a class="LN" id="150">  150   </a>  <span class="KW">SIGNAL</span> Delay1_out1                      : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="151">  151   </a>  <span class="KW">SIGNAL</span> I_DIAG_unsigned                  : unsigned(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" id="152">  152   </a>  <span class="KW">SIGNAL</span> delayMatch2_reg                  : vector_of_unsigned4(0 <span class="KW">TO</span> 18);  <span class="CT">-- ufix4 [19]</span>
</span><span><a class="LN" id="153">  153   </a>  <span class="KW">SIGNAL</span> Delay2_out1                      : unsigned(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" id="154">  154   </a>  <span class="KW">SIGNAL</span> delayMatch3_reg                  : std_logic_vector(0 <span class="KW">TO</span> 18);  <span class="CT">-- ufix1 [19]</span>
</span><span><a class="LN" id="155">  155   </a>  <span class="KW">SIGNAL</span> Delay3_out1                      : std_logic;
</span><span><a class="LN" id="156">  156   </a>
</span><span><a class="LN" id="157">  157   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="158">  158   </a>  <span class="CT">-- Enable PWM signal input</span>
</span><span><a class="LN" id="159">  159   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="160">  160   </a>  <span class="CT">-- OC signals</span>
</span><span><a class="LN" id="161">  161   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="162">  162   </a>  <span class="CT">-- Temp_H1   (LSB)</span>
</span><span><a class="LN" id="163">  163   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="164">  164   </a>  <span class="CT">-- Temp_L1</span>
</span><span><a class="LN" id="165">  165   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="166">  166   </a>  <span class="CT">-- Temp_H2</span>
</span><span><a class="LN" id="167">  167   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="168">  168   </a>  <span class="CT">-- Temp_L2</span>
</span><span><a class="LN" id="169">  169   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="170">  170   </a>  <span class="CT">-- Temp_H3</span>
</span><span><a class="LN" id="171">  171   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="172">  172   </a>  <span class="CT">-- Temp_L3</span>
</span><span><a class="LN" id="173">  173   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="174">  174   </a>  <span class="CT">-- FAULT_H1   (LSB)</span>
</span><span><a class="LN" id="175">  175   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="176">  176   </a>  <span class="CT">-- FAULT_L1</span>
</span><span><a class="LN" id="177">  177   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="178">  178   </a>  <span class="CT">-- FAULT_H2</span>
</span><span><a class="LN" id="179">  179   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="180">  180   </a>  <span class="CT">-- FAULT_L2</span>
</span><span><a class="LN" id="181">  181   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="182">  182   </a>  <span class="CT">-- FAULT_H3</span>
</span><span><a class="LN" id="183">  183   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="184">  184   </a>  <span class="CT">-- FAULT_L3</span>
</span><span><a class="LN" id="185">  185   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="186">  186   </a>  <span class="CT">-- OC_H1   (LSB)</span>
</span><span><a class="LN" id="187">  187   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="188">  188   </a>  <span class="CT">-- OC_L1</span>
</span><span><a class="LN" id="189">  189   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="190">  190   </a>  <span class="CT">-- OC_H2</span>
</span><span><a class="LN" id="191">  191   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="192">  192   </a>  <span class="CT">-- OC_L2</span>
</span><span><a class="LN" id="193">  193   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="194">  194   </a>  <span class="CT">-- OC_H3</span>
</span><span><a class="LN" id="195">  195   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="196">  196   </a>  <span class="CT">-- OC_L3</span>
</span><span><a class="LN" id="197">  197   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="198">  198   </a>  <span class="CT">-- *OC = over current</span>
</span><span><a class="LN" id="199">  199   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="200">  200   </a>  <span class="CT">-- I_DIAG   (LSB)</span>
</span><span><a class="LN" id="201">  201   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="202">  202   </a>  <span class="CT">-- I_DIAG1</span>
</span><span><a class="LN" id="203">  203   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="204">  204   </a>  <span class="CT">-- I_DIAG2</span>
</span><span><a class="LN" id="205">  205   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="206">  206   </a>  <span class="CT">-- I_DAIG3</span>
</span><span><a class="LN" id="207">  207   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="208">  208   </a>  <span class="CT">-- FAULT signals</span>
</span><span><a class="LN" id="209">  209   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="210">  210   </a>  <span class="CT">-- I_DIAG signals</span>
</span><span><a class="LN" id="211">  211   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="212">  212   </a>  <span class="CT">-- PWM_EN</span>
</span><span><a class="LN" id="213">  213   </a>
</span><span><a class="LN" id="214">  214   </a>  Temp_unsigned &lt;= unsigned(Temp);
</span><span><a class="LN" id="215">  215   </a>
</span><span><a class="LN" id="216" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:656')" name="code2model">  216   </a>  Bit_Slice_Temp1_out1 &lt;= Temp_unsigned(0);
</span><span><a class="LN" id="217">  217   </a>
</span><span><a class="LN" id="218" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:658')" name="code2model">  218   </a>  Bit_Slice_Temp2_out1 &lt;= Temp_unsigned(1);
</span><span><a class="LN" id="219">  219   </a>
</span><span><a class="LN" id="220" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:659')" name="code2model">  220   </a>  Bit_Slice_Temp3_out1 &lt;= Temp_unsigned(2);
</span><span><a class="LN" id="221">  221   </a>
</span><span><a class="LN" id="222" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:660')" name="code2model">  222   </a>  Bit_Slice_Temp4_out1 &lt;= Temp_unsigned(3);
</span><span><a class="LN" id="223">  223   </a>
</span><span><a class="LN" id="224" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:661')" name="code2model">  224   </a>  Bit_Slice_Temp5_out1 &lt;= Temp_unsigned(4);
</span><span><a class="LN" id="225">  225   </a>
</span><span><a class="LN" id="226" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:662')" name="code2model">  226   </a>  Bit_Slice_Temp6_out1 &lt;= Temp_unsigned(5);
</span><span><a class="LN" id="227">  227   </a>
</span><span><a class="LN" id="228" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:643')" name="code2model">  228   </a>  Mux_out1(0) &lt;= Bit_Slice_Temp1_out1;
</span><span><a class="LN" id="229" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:643')" name="code2model">  229   </a>  Mux_out1(1) &lt;= Bit_Slice_Temp2_out1;
</span><span><a class="LN" id="230" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:643')" name="code2model">  230   </a>  Mux_out1(2) &lt;= Bit_Slice_Temp3_out1;
</span><span><a class="LN" id="231" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:643')" name="code2model">  231   </a>  Mux_out1(3) &lt;= Bit_Slice_Temp4_out1;
</span><span><a class="LN" id="232" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:643')" name="code2model">  232   </a>  Mux_out1(4) &lt;= Bit_Slice_Temp5_out1;
</span><span><a class="LN" id="233" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:643')" name="code2model">  233   </a>  Mux_out1(5) &lt;= Bit_Slice_Temp6_out1;
</span><span><a class="LN" id="234">  234   </a>
</span><span><a class="LN" id="235" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:639')" name="code2model">  235   </a>  GEN_LABEL: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 5 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="236" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:639')" name="code2model">  236   </a>    u_PWMdutyFreqDetection : uz_d_inverter_adapter_src_PWMdutyFreqDetection
</span><span><a class="LN" id="237" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:639')" name="code2model">  237   </a>      <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="238" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:639')" name="code2model">  238   </a>                reset =&gt; reset,
</span><span><a class="LN" id="239" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:639')" name="code2model">  239   </a>                enb =&gt; clk_enable,
</span><span><a class="LN" id="240" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:639')" name="code2model">  240   </a>                pwm_in =&gt; Mux_out1(k),  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="241" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:639')" name="code2model">  241   </a>                AXI_period =&gt; PWMdutyFreqDetection_out1(k),  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="242" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:639')" name="code2model">  242   </a>                AXI_hightime =&gt; PWMdutyFreqDetection_out2(k),  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="243" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:639')" name="code2model">  243   </a>                AXI_lowtime =&gt; PWMdutyFreqDetection_out3(k),  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="244" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:639')" name="code2model">  244   </a>                AXI_dutycyc =&gt; PWMdutyFreqDetection_out4(k)  <span class="CT">-- ufix32_En31</span>
</span><span><a class="LN" id="245" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:639')" name="code2model">  245   </a>                );
</span><span><a class="LN" id="246" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:639')" name="code2model">  246   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="247">  247   </a>
</span><span><a class="LN" id="248">  248   </a>  FAULT_unsigned &lt;= unsigned(FAULT);
</span><span><a class="LN" id="249">  249   </a>
</span><span><a class="LN" id="250">  250   </a>  enb &lt;= clk_enable;
</span><span><a class="LN" id="251">  251   </a>
</span><span><a class="LN" id="252" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:406')" name="code2model">  252   </a>  delayMatch_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="253" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:406')" name="code2model">  253   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="254" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:406')" name="code2model">  254   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="255" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:406')" name="code2model">  255   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="256" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:406')" name="code2model">  256   </a>        delayMatch_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#00#, 6));
</span><span><a class="LN" id="257" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:406')" name="code2model">  257   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="258" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:406')" name="code2model">  258   </a>        delayMatch_reg(0) &lt;= FAULT_unsigned;
</span><span><a class="LN" id="259" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:406')" name="code2model">  259   </a>        delayMatch_reg(1 <span class="KW">TO</span> 18) &lt;= delayMatch_reg(0 <span class="KW">TO</span> 17);
</span><span><a class="LN" id="260" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:406')" name="code2model">  260   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="261" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:406')" name="code2model">  261   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="262" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:406')" name="code2model">  262   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_process;
</span><span><a class="LN" id="263">  263   </a>
</span><span><a class="LN" id="264" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:406')" name="code2model">  264   </a>  Delay_out1 &lt;= delayMatch_reg(18);
</span><span><a class="LN" id="265">  265   </a>
</span><span><a class="LN" id="266">  266   </a>  AXI_FAULT &lt;= std_logic_vector(Delay_out1);
</span><span><a class="LN" id="267">  267   </a>
</span><span><a class="LN" id="268">  268   </a>  OC_unsigned &lt;= unsigned(OC);
</span><span><a class="LN" id="269">  269   </a>
</span><span><a class="LN" id="270" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:689')" name="code2model">  270   </a>  delayMatch1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="271" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:689')" name="code2model">  271   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="272" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:689')" name="code2model">  272   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="273" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:689')" name="code2model">  273   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="274" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:689')" name="code2model">  274   </a>        delayMatch1_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#00#, 6));
</span><span><a class="LN" id="275" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:689')" name="code2model">  275   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="276" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:689')" name="code2model">  276   </a>        delayMatch1_reg(0) &lt;= OC_unsigned;
</span><span><a class="LN" id="277" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:689')" name="code2model">  277   </a>        delayMatch1_reg(1 <span class="KW">TO</span> 18) &lt;= delayMatch1_reg(0 <span class="KW">TO</span> 17);
</span><span><a class="LN" id="278" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:689')" name="code2model">  278   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="279" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:689')" name="code2model">  279   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="280" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:689')" name="code2model">  280   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch1_process;
</span><span><a class="LN" id="281">  281   </a>
</span><span><a class="LN" id="282" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:689')" name="code2model">  282   </a>  Delay1_out1 &lt;= delayMatch1_reg(18);
</span><span><a class="LN" id="283">  283   </a>
</span><span><a class="LN" id="284">  284   </a>  AXI_OC &lt;= std_logic_vector(Delay1_out1);
</span><span><a class="LN" id="285">  285   </a>
</span><span><a class="LN" id="286">  286   </a>  I_DIAG_unsigned &lt;= unsigned(I_DIAG);
</span><span><a class="LN" id="287">  287   </a>
</span><span><a class="LN" id="288" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:690')" name="code2model">  288   </a>  delayMatch2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="289" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:690')" name="code2model">  289   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="290" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:690')" name="code2model">  290   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="291" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:690')" name="code2model">  291   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="292" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:690')" name="code2model">  292   </a>        delayMatch2_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0#, 4));
</span><span><a class="LN" id="293" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:690')" name="code2model">  293   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="294" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:690')" name="code2model">  294   </a>        delayMatch2_reg(0) &lt;= I_DIAG_unsigned;
</span><span><a class="LN" id="295" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:690')" name="code2model">  295   </a>        delayMatch2_reg(1 <span class="KW">TO</span> 18) &lt;= delayMatch2_reg(0 <span class="KW">TO</span> 17);
</span><span><a class="LN" id="296" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:690')" name="code2model">  296   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="297" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:690')" name="code2model">  297   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="298" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:690')" name="code2model">  298   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch2_process;
</span><span><a class="LN" id="299">  299   </a>
</span><span><a class="LN" id="300" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:690')" name="code2model">  300   </a>  Delay2_out1 &lt;= delayMatch2_reg(18);
</span><span><a class="LN" id="301">  301   </a>
</span><span><a class="LN" id="302">  302   </a>  AXI_I_DIAG &lt;= std_logic_vector(Delay2_out1);
</span><span><a class="LN" id="303">  303   </a>
</span><span><a class="LN" id="304" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:691')" name="code2model">  304   </a>  delayMatch3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="305" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:691')" name="code2model">  305   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="306" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:691')" name="code2model">  306   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="307" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:691')" name="code2model">  307   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="308" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:691')" name="code2model">  308   </a>        delayMatch3_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="309" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:691')" name="code2model">  309   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="310" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:691')" name="code2model">  310   </a>        delayMatch3_reg(0) &lt;= AXI_PWM_Enable;
</span><span><a class="LN" id="311" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:691')" name="code2model">  311   </a>        delayMatch3_reg(1 <span class="KW">TO</span> 18) &lt;= delayMatch3_reg(0 <span class="KW">TO</span> 17);
</span><span><a class="LN" id="312" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:691')" name="code2model">  312   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="313" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:691')" name="code2model">  313   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="314" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:691')" name="code2model">  314   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch3_process;
</span><span><a class="LN" id="315">  315   </a>
</span><span><a class="LN" id="316" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:691')" name="code2model">  316   </a>  Delay3_out1 &lt;= delayMatch3_reg(18);
</span><span><a class="LN" id="317">  317   </a>
</span><span><a class="LN" id="318">  318   </a>  ce_out &lt;= clk_enable;
</span><span><a class="LN" id="319">  319   </a>
</span><span><a class="LN" id="320" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:647')" name="code2model">  320   </a>  AXI_Temp_1_period &lt;= PWMdutyFreqDetection_out1(0);
</span><span><a class="LN" id="321">  321   </a>
</span><span><a class="LN" id="322" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:651')" name="code2model">  322   </a>  AXI_Temp_1_hightime &lt;= PWMdutyFreqDetection_out2(0);
</span><span><a class="LN" id="323">  323   </a>
</span><span><a class="LN" id="324" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:652')" name="code2model">  324   </a>  AXI_Temp_1_lowtime &lt;= PWMdutyFreqDetection_out3(0);
</span><span><a class="LN" id="325">  325   </a>
</span><span><a class="LN" id="326" href="matlab:set_param('uz_d_inverter_adapter','hiliteAncestors', 'none');coder.internal.code2model('uz_d_inverter_adapter:653')" name="code2model">  326   </a>  AXI_Temp_1_dutycyc &lt;= PWMdutyFreqDetection_out4(0);
</span><span><a class="LN" id="327">  327   </a>
</span><span><a class="LN" id="328">  328   </a>  AXI_Temp_2_period &lt;= PWMdutyFreqDetection_out1(1);
</span><span><a class="LN" id="329">  329   </a>
</span><span><a class="LN" id="330">  330   </a>  AXI_Temp_2_hightime &lt;= PWMdutyFreqDetection_out2(1);
</span><span><a class="LN" id="331">  331   </a>
</span><span><a class="LN" id="332">  332   </a>  AXI_Temp_2_lowtime &lt;= PWMdutyFreqDetection_out3(1);
</span><span><a class="LN" id="333">  333   </a>
</span><span><a class="LN" id="334">  334   </a>  AXI_Temp_2_dutycyc &lt;= PWMdutyFreqDetection_out4(1);
</span><span><a class="LN" id="335">  335   </a>
</span><span><a class="LN" id="336">  336   </a>  AXI_Temp_3_period &lt;= PWMdutyFreqDetection_out1(2);
</span><span><a class="LN" id="337">  337   </a>
</span><span><a class="LN" id="338">  338   </a>  AXI_Temp_3_hightime &lt;= PWMdutyFreqDetection_out2(2);
</span><span><a class="LN" id="339">  339   </a>
</span><span><a class="LN" id="340">  340   </a>  AXI_Temp_3_lowtime &lt;= PWMdutyFreqDetection_out3(2);
</span><span><a class="LN" id="341">  341   </a>
</span><span><a class="LN" id="342">  342   </a>  AXI_Temp_3_dutycyc &lt;= PWMdutyFreqDetection_out4(2);
</span><span><a class="LN" id="343">  343   </a>
</span><span><a class="LN" id="344">  344   </a>  AXI_Temp_4_period &lt;= PWMdutyFreqDetection_out1(3);
</span><span><a class="LN" id="345">  345   </a>
</span><span><a class="LN" id="346">  346   </a>  AXI_Temp_4_hightime &lt;= PWMdutyFreqDetection_out2(3);
</span><span><a class="LN" id="347">  347   </a>
</span><span><a class="LN" id="348">  348   </a>  AXI_Temp_4_lowtime &lt;= PWMdutyFreqDetection_out3(3);
</span><span><a class="LN" id="349">  349   </a>
</span><span><a class="LN" id="350">  350   </a>  AXI_Temp_4_dutycyc &lt;= PWMdutyFreqDetection_out4(3);
</span><span><a class="LN" id="351">  351   </a>
</span><span><a class="LN" id="352">  352   </a>  AXI_Temp_5_period &lt;= PWMdutyFreqDetection_out1(4);
</span><span><a class="LN" id="353">  353   </a>
</span><span><a class="LN" id="354">  354   </a>  AXI_Temp_5_hightime &lt;= PWMdutyFreqDetection_out2(4);
</span><span><a class="LN" id="355">  355   </a>
</span><span><a class="LN" id="356">  356   </a>  AXI_Temp_5_lowtime &lt;= PWMdutyFreqDetection_out3(4);
</span><span><a class="LN" id="357">  357   </a>
</span><span><a class="LN" id="358">  358   </a>  AXI_Temp_5_dutycyc &lt;= PWMdutyFreqDetection_out4(4);
</span><span><a class="LN" id="359">  359   </a>
</span><span><a class="LN" id="360">  360   </a>  AXI_Temp_6_period &lt;= PWMdutyFreqDetection_out1(5);
</span><span><a class="LN" id="361">  361   </a>
</span><span><a class="LN" id="362">  362   </a>  AXI_Temp_6_hightime &lt;= PWMdutyFreqDetection_out2(5);
</span><span><a class="LN" id="363">  363   </a>
</span><span><a class="LN" id="364">  364   </a>  AXI_Temp_6_lowtime &lt;= PWMdutyFreqDetection_out3(5);
</span><span><a class="LN" id="365">  365   </a>
</span><span><a class="LN" id="366">  366   </a>  AXI_Temp_6_dutycyc &lt;= PWMdutyFreqDetection_out4(5);
</span><span><a class="LN" id="367">  367   </a>
</span><span><a class="LN" id="368">  368   </a>  PWM_EN &lt;= Delay3_out1;
</span><span><a class="LN" id="369">  369   </a>
</span><span><a class="LN" id="370">  370   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="371">  371   </a>
</span><span><a class="LN" id="372">  372   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
