{
  "module_name": "dp83640_reg.h",
  "hash_id": "0e0cac2caf721690e5c689232b55c6a7c5164eef2dcc7bab9e381c23a4f91e4e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/phy/dp83640_reg.h",
  "human_readable_source": " \n \n#ifndef HAVE_DP83640_REGISTERS\n#define HAVE_DP83640_REGISTERS\n\n \n#define PHYCR2                    0x001c  \n\n#define PAGE4                     0x0004\n#define PTP_CTL                   0x0014  \n#define PTP_TDR                   0x0015  \n#define PTP_STS                   0x0016  \n#define PTP_TSTS                  0x0017  \n#define PTP_RATEL                 0x0018  \n#define PTP_RATEH                 0x0019  \n#define PTP_RDCKSUM               0x001a  \n#define PTP_WRCKSUM               0x001b  \n#define PTP_TXTS                  0x001c  \n#define PTP_RXTS                  0x001d  \n#define PTP_ESTS                  0x001e  \n#define PTP_EDATA                 0x001f  \n\n#define PAGE5                     0x0005\n#define PTP_TRIG                  0x0014  \n#define PTP_EVNT                  0x0015  \n#define PTP_TXCFG0                0x0016  \n#define PTP_TXCFG1                0x0017  \n#define PSF_CFG0                  0x0018  \n#define PTP_RXCFG0                0x0019  \n#define PTP_RXCFG1                0x001a  \n#define PTP_RXCFG2                0x001b  \n#define PTP_RXCFG3                0x001c  \n#define PTP_RXCFG4                0x001d  \n#define PTP_TRDL                  0x001e  \n#define PTP_TRDH                  0x001f  \n\n#define PAGE6                     0x0006\n#define PTP_COC                   0x0014  \n#define PSF_CFG1                  0x0015  \n#define PSF_CFG2                  0x0016  \n#define PSF_CFG3                  0x0017  \n#define PSF_CFG4                  0x0018  \n#define PTP_SFDCFG                0x0019  \n#define PTP_INTCTL                0x001a  \n#define PTP_CLKSRC                0x001b  \n#define PTP_ETR                   0x001c  \n#define PTP_OFF                   0x001d  \n#define PTP_GPIOMON               0x001e  \n#define PTP_RXHASH                0x001f  \n\n \n#define BC_WRITE                  (1<<11)  \n\n \n#define TRIG_SEL_SHIFT            (10)     \n#define TRIG_SEL_MASK             (0x7)\n#define TRIG_DIS                  (1<<9)   \n#define TRIG_EN                   (1<<8)   \n#define TRIG_READ                 (1<<7)   \n#define TRIG_LOAD                 (1<<6)   \n#define PTP_RD_CLK                (1<<5)   \n#define PTP_LOAD_CLK              (1<<4)   \n#define PTP_STEP_CLK              (1<<3)   \n#define PTP_ENABLE                (1<<2)   \n#define PTP_DISABLE               (1<<1)   \n#define PTP_RESET                 (1<<0)   \n\n \n#define TXTS_RDY                  (1<<11)  \n#define RXTS_RDY                  (1<<10)  \n#define TRIG_DONE                 (1<<9)   \n#define EVENT_RDY                 (1<<8)   \n#define TXTS_IE                   (1<<3)   \n#define RXTS_IE                   (1<<2)   \n#define TRIG_IE                   (1<<1)   \n#define EVENT_IE                  (1<<0)   \n\n \n#define TRIG7_ERROR               (1<<15)  \n#define TRIG7_ACTIVE              (1<<14)  \n#define TRIG6_ERROR               (1<<13)  \n#define TRIG6_ACTIVE              (1<<12)  \n#define TRIG5_ERROR               (1<<11)  \n#define TRIG5_ACTIVE              (1<<10)  \n#define TRIG4_ERROR               (1<<9)   \n#define TRIG4_ACTIVE              (1<<8)   \n#define TRIG3_ERROR               (1<<7)   \n#define TRIG3_ACTIVE              (1<<6)   \n#define TRIG2_ERROR               (1<<5)   \n#define TRIG2_ACTIVE              (1<<4)   \n#define TRIG1_ERROR               (1<<3)   \n#define TRIG1_ACTIVE              (1<<2)   \n#define TRIG0_ERROR               (1<<1)   \n#define TRIG0_ACTIVE              (1<<0)   \n\n \n#define PTP_RATE_DIR              (1<<15)  \n#define PTP_TMP_RATE              (1<<14)  \n#define PTP_RATE_HI_SHIFT         (0)      \n#define PTP_RATE_HI_MASK          (0x3ff)\n\n \n#define EVNTS_MISSED_SHIFT        (8)      \n#define EVNTS_MISSED_MASK         (0x7)\n#define EVNT_TS_LEN_SHIFT         (6)      \n#define EVNT_TS_LEN_MASK          (0x3)\n#define EVNT_RF                   (1<<5)   \n#define EVNT_NUM_SHIFT            (2)      \n#define EVNT_NUM_MASK             (0x7)\n#define MULT_EVNT                 (1<<1)   \n#define EVENT_DET                 (1<<0)   \n\n \n#define E7_RISE                   (1<<15)  \n#define E7_DET                    (1<<14)  \n#define E6_RISE                   (1<<13)  \n#define E6_DET                    (1<<12)  \n#define E5_RISE                   (1<<11)  \n#define E5_DET                    (1<<10)  \n#define E4_RISE                   (1<<9)   \n#define E4_DET                    (1<<8)   \n#define E3_RISE                   (1<<7)   \n#define E3_DET                    (1<<6)   \n#define E2_RISE                   (1<<5)   \n#define E2_DET                    (1<<4)   \n#define E1_RISE                   (1<<3)   \n#define E1_DET                    (1<<2)   \n#define E0_RISE                   (1<<1)   \n#define E0_DET                    (1<<0)   \n\n \n#define TRIG_PULSE                (1<<15)  \n#define TRIG_PER                  (1<<14)  \n#define TRIG_IF_LATE              (1<<13)  \n#define TRIG_NOTIFY               (1<<12)  \n#define TRIG_GPIO_SHIFT           (8)      \n#define TRIG_GPIO_MASK            (0xf)\n#define TRIG_TOGGLE               (1<<7)   \n#define TRIG_CSEL_SHIFT           (1)      \n#define TRIG_CSEL_MASK            (0x7)\n#define TRIG_WR                   (1<<0)   \n\n \n#define EVNT_RISE                 (1<<14)  \n#define EVNT_FALL                 (1<<13)  \n#define EVNT_SINGLE               (1<<12)  \n#define EVNT_GPIO_SHIFT           (8)      \n#define EVNT_GPIO_MASK            (0xf)\n#define EVNT_SEL_SHIFT            (1)      \n#define EVNT_SEL_MASK             (0x7)\n#define EVNT_WR                   (1<<0)   \n\n \n#define SYNC_1STEP                (1<<15)  \n#define DR_INSERT                 (1<<13)  \n#define NTP_TS_EN                 (1<<12)  \n#define IGNORE_2STEP              (1<<11)  \n#define CRC_1STEP                 (1<<10)  \n#define CHK_1STEP                 (1<<9)   \n#define IP1588_EN                 (1<<8)   \n#define TX_L2_EN                  (1<<7)   \n#define TX_IPV6_EN                (1<<6)   \n#define TX_IPV4_EN                (1<<5)   \n#define TX_PTP_VER_SHIFT          (1)      \n#define TX_PTP_VER_MASK           (0xf)\n#define TX_TS_EN                  (1<<0)   \n\n \n#define BYTE0_MASK_SHIFT          (8)      \n#define BYTE0_MASK_MASK           (0xff)\n#define BYTE0_DATA_SHIFT          (0)      \n#define BYTE0_DATA_MASK           (0xff)\n\n \n#define MAC_SRC_ADD_SHIFT         (11)     \n#define MAC_SRC_ADD_MASK          (0x3)\n#define MIN_PRE_SHIFT             (8)      \n#define MIN_PRE_MASK              (0x7)\n#define PSF_ENDIAN                (1<<7)   \n#define PSF_IPV4                  (1<<6)   \n#define PSF_PCF_RD                (1<<5)   \n#define PSF_ERR_EN                (1<<4)   \n#define PSF_TXTS_EN               (1<<3)   \n#define PSF_RXTS_EN               (1<<2)   \n#define PSF_TRIG_EN               (1<<1)   \n#define PSF_EVNT_EN               (1<<0)   \n\n \n#define DOMAIN_EN                 (1<<15)  \n#define ALT_MAST_DIS              (1<<14)  \n#define USER_IP_SEL               (1<<13)  \n#define USER_IP_EN                (1<<12)  \n#define RX_SLAVE                  (1<<11)  \n#define IP1588_EN_SHIFT           (8)      \n#define IP1588_EN_MASK            (0xf)\n#define RX_L2_EN                  (1<<7)   \n#define RX_IPV6_EN                (1<<6)   \n#define RX_IPV4_EN                (1<<5)   \n#define RX_PTP_VER_SHIFT          (1)      \n#define RX_PTP_VER_MASK           (0xf)\n#define RX_TS_EN                  (1<<0)   \n\n \n#define BYTE0_MASK_SHIFT          (8)      \n#define BYTE0_MASK_MASK           (0xff)\n#define BYTE0_DATA_SHIFT          (0)      \n#define BYTE0_DATA_MASK           (0xff)\n\n \n#define TS_MIN_IFG_SHIFT          (12)     \n#define TS_MIN_IFG_MASK           (0xf)\n#define ACC_UDP                   (1<<11)  \n#define ACC_CRC                   (1<<10)  \n#define TS_APPEND                 (1<<9)   \n#define TS_INSERT                 (1<<8)   \n#define PTP_DOMAIN_SHIFT          (0)      \n#define PTP_DOMAIN_MASK           (0xff)\n\n \n#define IPV4_UDP_MOD              (1<<15)  \n#define TS_SEC_EN                 (1<<14)  \n#define TS_SEC_LEN_SHIFT          (12)     \n#define TS_SEC_LEN_MASK           (0x3)\n#define RXTS_NS_OFF_SHIFT         (6)      \n#define RXTS_NS_OFF_MASK          (0x3f)\n#define RXTS_SEC_OFF_SHIFT        (0)      \n#define RXTS_SEC_OFF_MASK         (0x3f)\n\n \n#define PTP_CLKOUT_EN             (1<<15)  \n#define PTP_CLKOUT_SEL            (1<<14)  \n#define PTP_CLKOUT_SPEEDSEL       (1<<13)  \n#define PTP_CLKDIV_SHIFT          (0)      \n#define PTP_CLKDIV_MASK           (0xff)\n\n \n#define PTPRESERVED_SHIFT         (12)     \n#define PTPRESERVED_MASK          (0xf)\n#define VERSIONPTP_SHIFT          (8)      \n#define VERSIONPTP_MASK           (0xf)\n#define TRANSPORT_SPECIFIC_SHIFT  (4)      \n#define TRANSPORT_SPECIFIC_MASK   (0xf)\n#define MESSAGETYPE_SHIFT         (0)      \n#define MESSAGETYPE_MASK          (0xf)\n\n \n#define TX_SFD_GPIO_SHIFT         (4)      \n#define TX_SFD_GPIO_MASK          (0xf)\n#define RX_SFD_GPIO_SHIFT         (0)      \n#define RX_SFD_GPIO_MASK          (0xf)\n\n \n#define PTP_INT_GPIO_SHIFT        (0)      \n#define PTP_INT_GPIO_MASK         (0xf)\n\n \n#define CLK_SRC_SHIFT             (14)     \n#define CLK_SRC_MASK              (0x3)\n#define CLK_SRC_PER_SHIFT         (0)      \n#define CLK_SRC_PER_MASK          (0x7f)\n\n \n#define PTP_OFFSET_SHIFT          (0)      \n#define PTP_OFFSET_MASK           (0xff)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}