// Seed: 4107780382
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    input wand id_2
);
  assign id_0 = id_1;
  tri0 id_4;
  tri0 id_5 = 1;
  assign id_0 = 1'b0;
  assign id_5 = id_4;
  wire id_6;
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    output wand id_2,
    input tri0 id_3
    , id_11,
    input tri0 id_4,
    input supply0 id_5,
    output tri1 id_6,
    output wor id_7,
    output tri0 id_8,
    input wand id_9
);
  always_latch @(id_5 or(1'h0));
  or (id_7, id_5, id_11, id_4, id_9, id_3);
  module_0(
      id_2, id_3, id_1
  );
endmodule
