
Demo13_1_SD_Raw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000052c4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000069c  08005454  08005454  00006454  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005af0  08005af0  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005af0  08005af0  00006af0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005af8  08005af8  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005af8  08005af8  00006af8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005afc  08005afc  00006afc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005b00  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007068  2**0
                  CONTENTS
 10 .bss          0000023c  20000068  20000068  00007068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200002a4  200002a4  00007068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c1ef  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001fb4  00000000  00000000  00013287  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000aa0  00000000  00000000  00015240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000817  00000000  00000000  00015ce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000223f4  00000000  00000000  000164f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d50f  00000000  00000000  000388eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c9dfb  00000000  00000000  00045dfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010fbf5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003204  00000000  00000000  0010fc38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006d  00000000  00000000  00112e3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800543c 	.word	0x0800543c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	0800543c 	.word	0x0800543c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MX_GPIO_Init>:
        * EXTI
     PB10   ------> USART3_TX
     PB11   ------> USART3_RX
*/
void MX_GPIO_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b08c      	sub	sp, #48	@ 0x30
 80005a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005a2:	f107 031c 	add.w	r3, r7, #28
 80005a6:	2200      	movs	r2, #0
 80005a8:	601a      	str	r2, [r3, #0]
 80005aa:	605a      	str	r2, [r3, #4]
 80005ac:	609a      	str	r2, [r3, #8]
 80005ae:	60da      	str	r2, [r3, #12]
 80005b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005b2:	2300      	movs	r3, #0
 80005b4:	61bb      	str	r3, [r7, #24]
 80005b6:	4b52      	ldr	r3, [pc, #328]	@ (8000700 <MX_GPIO_Init+0x164>)
 80005b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ba:	4a51      	ldr	r2, [pc, #324]	@ (8000700 <MX_GPIO_Init+0x164>)
 80005bc:	f043 0320 	orr.w	r3, r3, #32
 80005c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005c2:	4b4f      	ldr	r3, [pc, #316]	@ (8000700 <MX_GPIO_Init+0x164>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005c6:	f003 0320 	and.w	r3, r3, #32
 80005ca:	61bb      	str	r3, [r7, #24]
 80005cc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005ce:	2300      	movs	r3, #0
 80005d0:	617b      	str	r3, [r7, #20]
 80005d2:	4b4b      	ldr	r3, [pc, #300]	@ (8000700 <MX_GPIO_Init+0x164>)
 80005d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005d6:	4a4a      	ldr	r2, [pc, #296]	@ (8000700 <MX_GPIO_Init+0x164>)
 80005d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80005de:	4b48      	ldr	r3, [pc, #288]	@ (8000700 <MX_GPIO_Init+0x164>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005e6:	617b      	str	r3, [r7, #20]
 80005e8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ea:	2300      	movs	r3, #0
 80005ec:	613b      	str	r3, [r7, #16]
 80005ee:	4b44      	ldr	r3, [pc, #272]	@ (8000700 <MX_GPIO_Init+0x164>)
 80005f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f2:	4a43      	ldr	r2, [pc, #268]	@ (8000700 <MX_GPIO_Init+0x164>)
 80005f4:	f043 0301 	orr.w	r3, r3, #1
 80005f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80005fa:	4b41      	ldr	r3, [pc, #260]	@ (8000700 <MX_GPIO_Init+0x164>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005fe:	f003 0301 	and.w	r3, r3, #1
 8000602:	613b      	str	r3, [r7, #16]
 8000604:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000606:	2300      	movs	r3, #0
 8000608:	60fb      	str	r3, [r7, #12]
 800060a:	4b3d      	ldr	r3, [pc, #244]	@ (8000700 <MX_GPIO_Init+0x164>)
 800060c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800060e:	4a3c      	ldr	r2, [pc, #240]	@ (8000700 <MX_GPIO_Init+0x164>)
 8000610:	f043 0302 	orr.w	r3, r3, #2
 8000614:	6313      	str	r3, [r2, #48]	@ 0x30
 8000616:	4b3a      	ldr	r3, [pc, #232]	@ (8000700 <MX_GPIO_Init+0x164>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800061a:	f003 0302 	and.w	r3, r3, #2
 800061e:	60fb      	str	r3, [r7, #12]
 8000620:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000622:	2300      	movs	r3, #0
 8000624:	60bb      	str	r3, [r7, #8]
 8000626:	4b36      	ldr	r3, [pc, #216]	@ (8000700 <MX_GPIO_Init+0x164>)
 8000628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800062a:	4a35      	ldr	r2, [pc, #212]	@ (8000700 <MX_GPIO_Init+0x164>)
 800062c:	f043 0304 	orr.w	r3, r3, #4
 8000630:	6313      	str	r3, [r2, #48]	@ 0x30
 8000632:	4b33      	ldr	r3, [pc, #204]	@ (8000700 <MX_GPIO_Init+0x164>)
 8000634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000636:	f003 0304 	and.w	r3, r3, #4
 800063a:	60bb      	str	r3, [r7, #8]
 800063c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800063e:	2300      	movs	r3, #0
 8000640:	607b      	str	r3, [r7, #4]
 8000642:	4b2f      	ldr	r3, [pc, #188]	@ (8000700 <MX_GPIO_Init+0x164>)
 8000644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000646:	4a2e      	ldr	r2, [pc, #184]	@ (8000700 <MX_GPIO_Init+0x164>)
 8000648:	f043 0308 	orr.w	r3, r3, #8
 800064c:	6313      	str	r3, [r2, #48]	@ 0x30
 800064e:	4b2c      	ldr	r3, [pc, #176]	@ (8000700 <MX_GPIO_Init+0x164>)
 8000650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000652:	f003 0308 	and.w	r3, r3, #8
 8000656:	607b      	str	r3, [r7, #4]
 8000658:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800065a:	2300      	movs	r3, #0
 800065c:	603b      	str	r3, [r7, #0]
 800065e:	4b28      	ldr	r3, [pc, #160]	@ (8000700 <MX_GPIO_Init+0x164>)
 8000660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000662:	4a27      	ldr	r2, [pc, #156]	@ (8000700 <MX_GPIO_Init+0x164>)
 8000664:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000668:	6313      	str	r3, [r2, #48]	@ 0x30
 800066a:	4b25      	ldr	r3, [pc, #148]	@ (8000700 <MX_GPIO_Init+0x164>)
 800066c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800066e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000672:	603b      	str	r3, [r7, #0]
 8000674:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : KeyLeft_Pin */
  GPIO_InitStruct.Pin = KeyLeft_Pin;
 8000676:	2380      	movs	r3, #128	@ 0x80
 8000678:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800067a:	2300      	movs	r3, #0
 800067c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800067e:	2301      	movs	r3, #1
 8000680:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(KeyLeft_GPIO_Port, &GPIO_InitStruct);
 8000682:	f107 031c 	add.w	r3, r7, #28
 8000686:	4619      	mov	r1, r3
 8000688:	481e      	ldr	r0, [pc, #120]	@ (8000704 <MX_GPIO_Init+0x168>)
 800068a:	f000 febf 	bl	800140c <HAL_GPIO_Init>

  /*Configure GPIO pin : KeyUp_Pin */
  GPIO_InitStruct.Pin = KeyUp_Pin;
 800068e:	2301      	movs	r3, #1
 8000690:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000692:	2300      	movs	r3, #0
 8000694:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000696:	2301      	movs	r3, #1
 8000698:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(KeyUp_GPIO_Port, &GPIO_InitStruct);
 800069a:	f107 031c 	add.w	r3, r7, #28
 800069e:	4619      	mov	r1, r3
 80006a0:	4819      	ldr	r0, [pc, #100]	@ (8000708 <MX_GPIO_Init+0x16c>)
 80006a2:	f000 feb3 	bl	800140c <HAL_GPIO_Init>

  /*Configure GPIO pin : KeyRight_Pin */
  GPIO_InitStruct.Pin = KeyRight_Pin;
 80006a6:	2304      	movs	r3, #4
 80006a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006aa:	2300      	movs	r3, #0
 80006ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006ae:	2301      	movs	r3, #1
 80006b0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(KeyRight_GPIO_Port, &GPIO_InitStruct);
 80006b2:	f107 031c 	add.w	r3, r7, #28
 80006b6:	4619      	mov	r1, r3
 80006b8:	4814      	ldr	r0, [pc, #80]	@ (800070c <MX_GPIO_Init+0x170>)
 80006ba:	f000 fea7 	bl	800140c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80006be:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80006c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006c4:	2302      	movs	r3, #2
 80006c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c8:	2300      	movs	r3, #0
 80006ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006cc:	2303      	movs	r3, #3
 80006ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80006d0:	2307      	movs	r3, #7
 80006d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006d4:	f107 031c 	add.w	r3, r7, #28
 80006d8:	4619      	mov	r1, r3
 80006da:	480c      	ldr	r0, [pc, #48]	@ (800070c <MX_GPIO_Init+0x170>)
 80006dc:	f000 fe96 	bl	800140c <HAL_GPIO_Init>

  /*Configure GPIO pin : KeyDown_Pin */
  GPIO_InitStruct.Pin = KeyDown_Pin;
 80006e0:	2308      	movs	r3, #8
 80006e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006e4:	2300      	movs	r3, #0
 80006e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006e8:	2301      	movs	r3, #1
 80006ea:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(KeyDown_GPIO_Port, &GPIO_InitStruct);
 80006ec:	f107 031c 	add.w	r3, r7, #28
 80006f0:	4619      	mov	r1, r3
 80006f2:	4807      	ldr	r0, [pc, #28]	@ (8000710 <MX_GPIO_Init+0x174>)
 80006f4:	f000 fe8a 	bl	800140c <HAL_GPIO_Init>

}
 80006f8:	bf00      	nop
 80006fa:	3730      	adds	r7, #48	@ 0x30
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	40023800 	.word	0x40023800
 8000704:	40021400 	.word	0x40021400
 8000708:	40020000 	.word	0x40020000
 800070c:	40020400 	.word	0x40020400
 8000710:	40020c00 	.word	0x40020c00

08000714 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000714:	b5b0      	push	{r4, r5, r7, lr}
 8000716:	b090      	sub	sp, #64	@ 0x40
 8000718:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800071a:	f000 fcfb 	bl	8001114 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800071e:	f000 f86d 	bl	80007fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000722:	f7ff ff3b 	bl	800059c <MX_GPIO_Init>
  MX_SDIO_SD_Init();
 8000726:	f000 fabf 	bl	8000ca8 <MX_SDIO_SD_Init>
  MX_USART6_UART_Init();
 800072a:	f000 fc57 	bl	8000fdc <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  uint8_t startstr[] = "Demo13_1: SD card R/W: ";
 800072e:	4b2b      	ldr	r3, [pc, #172]	@ (80007dc <main+0xc8>)
 8000730:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8000734:	461d      	mov	r5, r3
 8000736:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000738:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800073a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800073e:	e884 0003 	stmia.w	r4, {r0, r1}
  HAL_UART_Transmit(&huart6,startstr,sizeof(startstr),0xFFFF);
 8000742:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8000746:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800074a:	2218      	movs	r2, #24
 800074c:	4824      	ldr	r0, [pc, #144]	@ (80007e0 <main+0xcc>)
 800074e:	f002 fd15 	bl	800317c <HAL_UART_Transmit>

  uint8_t startstr1[] = "Read/write SD card directly. \r\n\r\n";
 8000752:	4b24      	ldr	r3, [pc, #144]	@ (80007e4 <main+0xd0>)
 8000754:	463c      	mov	r4, r7
 8000756:	461d      	mov	r5, r3
 8000758:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800075a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800075c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800075e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000760:	682b      	ldr	r3, [r5, #0]
 8000762:	8023      	strh	r3, [r4, #0]
  HAL_UART_Transmit(&huart6,startstr1,sizeof(startstr1),0xFFFF);
 8000764:	4639      	mov	r1, r7
 8000766:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800076a:	2222      	movs	r2, #34	@ 0x22
 800076c:	481c      	ldr	r0, [pc, #112]	@ (80007e0 <main+0xcc>)
 800076e:	f002 fd05 	bl	800317c <HAL_UART_Transmit>

  //Menu Item
  printf("[S2]KeyUp   =SD card info. \r\n");
 8000772:	481d      	ldr	r0, [pc, #116]	@ (80007e8 <main+0xd4>)
 8000774:	f004 f800 	bl	8004778 <puts>
  printf("[S3]KeyDown =Erase 0-10 blocks. \r\n");
 8000778:	481c      	ldr	r0, [pc, #112]	@ (80007ec <main+0xd8>)
 800077a:	f003 fffd 	bl	8004778 <puts>
  printf("[S4]KeyLeft =Write block. \r\n");
 800077e:	481c      	ldr	r0, [pc, #112]	@ (80007f0 <main+0xdc>)
 8000780:	f003 fffa 	bl	8004778 <puts>
  printf("[S1]KeyRight=Read block. \r\n\r\n");
 8000784:	481b      	ldr	r0, [pc, #108]	@ (80007f4 <main+0xe0>)
 8000786:	f003 fff7 	bl	8004778 <puts>

  while(1)
  {
	  KEYS waitKey=ScanPressedKey(KEY_WAIT_ALWAYS);	//Waiting for the key
 800078a:	2000      	movs	r0, #0
 800078c:	f003 fe48 	bl	8004420 <ScanPressedKey>
 8000790:	4603      	mov	r3, r0
 8000792:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	  if  (waitKey == KEY_UP)
 8000796:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800079a:	2b03      	cmp	r3, #3
 800079c:	d102      	bne.n	80007a4 <main+0x90>
		SDCard_ShowInfo();													//SD card info
 800079e:	f000 f897 	bl	80008d0 <SDCard_ShowInfo>
 80007a2:	e013      	b.n	80007cc <main+0xb8>
	  else if (waitKey == KEY_DOWN)
 80007a4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80007a8:	2b04      	cmp	r3, #4
 80007aa:	d102      	bne.n	80007b2 <main+0x9e>
		SDCard_EraseBlocks();												//Erase Block 0-10
 80007ac:	f000 f8f8 	bl	80009a0 <SDCard_EraseBlocks>
 80007b0:	e00c      	b.n	80007cc <main+0xb8>
	  else if(waitKey == KEY_LEFT)
 80007b2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80007b6:	2b01      	cmp	r3, #1
 80007b8:	d102      	bne.n	80007c0 <main+0xac>
		SDCard_TestWrite();  												//Test writing, no need to erase blocks before writing, will be erased automatically
 80007ba:	f000 f931 	bl	8000a20 <SDCard_TestWrite>
 80007be:	e005      	b.n	80007cc <main+0xb8>
	  else if (waitKey == KEY_RIGHT)
 80007c0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80007c4:	2b02      	cmp	r3, #2
 80007c6:	d101      	bne.n	80007cc <main+0xb8>
		SDCard_TestRead();													//Test Reading
 80007c8:	f000 f9dc 	bl	8000b84 <SDCard_TestRead>

	  printf("\r\nReselect menu item or reset. \r\n");
 80007cc:	480a      	ldr	r0, [pc, #40]	@ (80007f8 <main+0xe4>)
 80007ce:	f003 ffd3 	bl	8004778 <puts>
	  HAL_Delay(500);														//Eliminate jitter after key pressed, otherwise respond multiple times
 80007d2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80007d6:	f000 fd0f 	bl	80011f8 <HAL_Delay>
  {
 80007da:	e7d6      	b.n	800078a <main+0x76>
 80007dc:	080054f8 	.word	0x080054f8
 80007e0:	2000010c 	.word	0x2000010c
 80007e4:	08005510 	.word	0x08005510
 80007e8:	08005454 	.word	0x08005454
 80007ec:	08005474 	.word	0x08005474
 80007f0:	08005498 	.word	0x08005498
 80007f4:	080054b4 	.word	0x080054b4
 80007f8:	080054d4 	.word	0x080054d4

080007fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b094      	sub	sp, #80	@ 0x50
 8000800:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000802:	f107 0320 	add.w	r3, r7, #32
 8000806:	2230      	movs	r2, #48	@ 0x30
 8000808:	2100      	movs	r1, #0
 800080a:	4618      	mov	r0, r3
 800080c:	f004 f894 	bl	8004938 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000810:	f107 030c 	add.w	r3, r7, #12
 8000814:	2200      	movs	r2, #0
 8000816:	601a      	str	r2, [r3, #0]
 8000818:	605a      	str	r2, [r3, #4]
 800081a:	609a      	str	r2, [r3, #8]
 800081c:	60da      	str	r2, [r3, #12]
 800081e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000820:	2300      	movs	r3, #0
 8000822:	60bb      	str	r3, [r7, #8]
 8000824:	4b28      	ldr	r3, [pc, #160]	@ (80008c8 <SystemClock_Config+0xcc>)
 8000826:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000828:	4a27      	ldr	r2, [pc, #156]	@ (80008c8 <SystemClock_Config+0xcc>)
 800082a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800082e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000830:	4b25      	ldr	r3, [pc, #148]	@ (80008c8 <SystemClock_Config+0xcc>)
 8000832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000834:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000838:	60bb      	str	r3, [r7, #8]
 800083a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800083c:	2300      	movs	r3, #0
 800083e:	607b      	str	r3, [r7, #4]
 8000840:	4b22      	ldr	r3, [pc, #136]	@ (80008cc <SystemClock_Config+0xd0>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	4a21      	ldr	r2, [pc, #132]	@ (80008cc <SystemClock_Config+0xd0>)
 8000846:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800084a:	6013      	str	r3, [r2, #0]
 800084c:	4b1f      	ldr	r3, [pc, #124]	@ (80008cc <SystemClock_Config+0xd0>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000854:	607b      	str	r3, [r7, #4]
 8000856:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000858:	2301      	movs	r3, #1
 800085a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800085c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000860:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000862:	2302      	movs	r3, #2
 8000864:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000866:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800086a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 800086c:	230f      	movs	r3, #15
 800086e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8000870:	2390      	movs	r3, #144	@ 0x90
 8000872:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000874:	2302      	movs	r3, #2
 8000876:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000878:	2305      	movs	r3, #5
 800087a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800087c:	f107 0320 	add.w	r3, r7, #32
 8000880:	4618      	mov	r0, r3
 8000882:	f000 ff77 	bl	8001774 <HAL_RCC_OscConfig>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d001      	beq.n	8000890 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800088c:	f000 fa06 	bl	8000c9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000890:	230f      	movs	r3, #15
 8000892:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000894:	2302      	movs	r3, #2
 8000896:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000898:	2300      	movs	r3, #0
 800089a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800089c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80008a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008a6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80008a8:	f107 030c 	add.w	r3, r7, #12
 80008ac:	2103      	movs	r1, #3
 80008ae:	4618      	mov	r0, r3
 80008b0:	f001 f9d8 	bl	8001c64 <HAL_RCC_ClockConfig>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80008ba:	f000 f9ef 	bl	8000c9c <Error_Handler>
  }
}
 80008be:	bf00      	nop
 80008c0:	3750      	adds	r7, #80	@ 0x50
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	40023800 	.word	0x40023800
 80008cc:	40007000 	.word	0x40007000

080008d0 <SDCard_ShowInfo>:

/* USER CODE BEGIN 4 */
/* HAL_SD_GetCardInfo(), Display SD card information */
void SDCard_ShowInfo()
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b08a      	sub	sp, #40	@ 0x28
 80008d4:	af00      	add	r7, sp, #0
	HAL_SD_CardInfoTypeDef cardInfo;  //SD card information structure
	HAL_StatusTypeDef res=HAL_SD_GetCardInfo(&hsd, &cardInfo);
 80008d6:	463b      	mov	r3, r7
 80008d8:	4619      	mov	r1, r3
 80008da:	4825      	ldr	r0, [pc, #148]	@ (8000970 <SDCard_ShowInfo+0xa0>)
 80008dc:	f002 fa2e 	bl	8002d3c <HAL_SD_GetCardInfo>
 80008e0:	4603      	mov	r3, r0
 80008e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (res!=HAL_OK)
 80008e6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d003      	beq.n	80008f6 <SDCard_ShowInfo+0x26>
	{
		printf("HAL_SD_GetCardInfo() error. \r\n");
 80008ee:	4821      	ldr	r0, [pc, #132]	@ (8000974 <SDCard_ShowInfo+0xa4>)
 80008f0:	f003 ff42 	bl	8004778 <puts>
 80008f4:	e039      	b.n	800096a <SDCard_ShowInfo+0x9a>
		return;
	}

	printf("*** HAL_SD_GetCardInfo() info *** \r\n\r\n");
 80008f6:	4820      	ldr	r0, [pc, #128]	@ (8000978 <SDCard_ShowInfo+0xa8>)
 80008f8:	f003 ff3e 	bl	8004778 <puts>

	printf("Card Type= %ld \r\n", cardInfo.CardType);
 80008fc:	683b      	ldr	r3, [r7, #0]
 80008fe:	4619      	mov	r1, r3
 8000900:	481e      	ldr	r0, [pc, #120]	@ (800097c <SDCard_ShowInfo+0xac>)
 8000902:	f003 fed1 	bl	80046a8 <iprintf>
	printf("Card Version= %ld \r\n", cardInfo.CardVersion);
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	4619      	mov	r1, r3
 800090a:	481d      	ldr	r0, [pc, #116]	@ (8000980 <SDCard_ShowInfo+0xb0>)
 800090c:	f003 fecc 	bl	80046a8 <iprintf>
	printf("Card Class= %ld \r\n", cardInfo.Class);
 8000910:	68bb      	ldr	r3, [r7, #8]
 8000912:	4619      	mov	r1, r3
 8000914:	481b      	ldr	r0, [pc, #108]	@ (8000984 <SDCard_ShowInfo+0xb4>)
 8000916:	f003 fec7 	bl	80046a8 <iprintf>
	printf("Relative Card Address= %ld \r\n", cardInfo.RelCardAdd);
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	4619      	mov	r1, r3
 800091e:	481a      	ldr	r0, [pc, #104]	@ (8000988 <SDCard_ShowInfo+0xb8>)
 8000920:	f003 fec2 	bl	80046a8 <iprintf>
	printf("Block Count= %ld \r\n", cardInfo.BlockNbr);
 8000924:	693b      	ldr	r3, [r7, #16]
 8000926:	4619      	mov	r1, r3
 8000928:	4818      	ldr	r0, [pc, #96]	@ (800098c <SDCard_ShowInfo+0xbc>)
 800092a:	f003 febd 	bl	80046a8 <iprintf>
	printf("Block Size(Bytes)= %ld \r\n", cardInfo.BlockSize);
 800092e:	697b      	ldr	r3, [r7, #20]
 8000930:	4619      	mov	r1, r3
 8000932:	4817      	ldr	r0, [pc, #92]	@ (8000990 <SDCard_ShowInfo+0xc0>)
 8000934:	f003 feb8 	bl	80046a8 <iprintf>
	printf("LogiBlockCount= %ld \r\n", cardInfo.LogBlockNbr);
 8000938:	69bb      	ldr	r3, [r7, #24]
 800093a:	4619      	mov	r1, r3
 800093c:	4815      	ldr	r0, [pc, #84]	@ (8000994 <SDCard_ShowInfo+0xc4>)
 800093e:	f003 feb3 	bl	80046a8 <iprintf>
	printf("LogiBlockSize(Bytes)= %ld \r\n", cardInfo.LogBlockSize);
 8000942:	69fb      	ldr	r3, [r7, #28]
 8000944:	4619      	mov	r1, r3
 8000946:	4814      	ldr	r0, [pc, #80]	@ (8000998 <SDCard_ShowInfo+0xc8>)
 8000948:	f003 feae 	bl	80046a8 <iprintf>

	uint32_t cap = cardInfo.BlockNbr/1024;	//KB
 800094c:	693b      	ldr	r3, [r7, #16]
 800094e:	0a9b      	lsrs	r3, r3, #10
 8000950:	623b      	str	r3, [r7, #32]
	cap	= cap*cardInfo.BlockSize;			//KB
 8000952:	697a      	ldr	r2, [r7, #20]
 8000954:	6a3b      	ldr	r3, [r7, #32]
 8000956:	fb02 f303 	mul.w	r3, r2, r3
 800095a:	623b      	str	r3, [r7, #32]
	cap = cap/1024;							//MB
 800095c:	6a3b      	ldr	r3, [r7, #32]
 800095e:	0a9b      	lsrs	r3, r3, #10
 8000960:	623b      	str	r3, [r7, #32]

	printf("SD Card Capacity(MB)= %ld \r\n", cap);
 8000962:	6a39      	ldr	r1, [r7, #32]
 8000964:	480d      	ldr	r0, [pc, #52]	@ (800099c <SDCard_ShowInfo+0xcc>)
 8000966:	f003 fe9f 	bl	80046a8 <iprintf>
}
 800096a:	3728      	adds	r7, #40	@ 0x28
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	20000084 	.word	0x20000084
 8000974:	08005534 	.word	0x08005534
 8000978:	08005554 	.word	0x08005554
 800097c:	0800557c 	.word	0x0800557c
 8000980:	08005590 	.word	0x08005590
 8000984:	080055a8 	.word	0x080055a8
 8000988:	080055bc 	.word	0x080055bc
 800098c:	080055dc 	.word	0x080055dc
 8000990:	080055f0 	.word	0x080055f0
 8000994:	0800560c 	.word	0x0800560c
 8000998:	08005624 	.word	0x08005624
 800099c:	08005644 	.word	0x08005644

080009a0 <SDCard_EraseBlocks>:
	printf("EraseTimeout= %d \r\n", cardStatus.EraseTimeout);
}


void SDCard_EraseBlocks()
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b084      	sub	sp, #16
 80009a4:	af00      	add	r7, sp, #0
	uint32_t BlockAddrStart=0; 		// Block 0, Addresses using block number
 80009a6:	2300      	movs	r3, #0
 80009a8:	60fb      	str	r3, [r7, #12]
	uint32_t BlockAddrEnd=10;		// Block 10
 80009aa:	230a      	movs	r3, #10
 80009ac:	60bb      	str	r3, [r7, #8]

	printf("\r\n*** Erasing blocks *** \r\n\r\n");
 80009ae:	4816      	ldr	r0, [pc, #88]	@ (8000a08 <SDCard_EraseBlocks+0x68>)
 80009b0:	f003 fee2 	bl	8004778 <puts>

	if (HAL_SD_Erase(&hsd,BlockAddrStart, BlockAddrEnd)==HAL_OK)
 80009b4:	68ba      	ldr	r2, [r7, #8]
 80009b6:	68f9      	ldr	r1, [r7, #12]
 80009b8:	4814      	ldr	r0, [pc, #80]	@ (8000a0c <SDCard_EraseBlocks+0x6c>)
 80009ba:	f001 ff4f 	bl	800285c <HAL_SD_Erase>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d106      	bne.n	80009d2 <SDCard_EraseBlocks+0x32>
	{
		printf("Erasing blocks,OK. \r\n");
 80009c4:	4812      	ldr	r0, [pc, #72]	@ (8000a10 <SDCard_EraseBlocks+0x70>)
 80009c6:	f003 fed7 	bl	8004778 <puts>
		printf("Blocks 0-10 is erased. \r\n");
 80009ca:	4812      	ldr	r0, [pc, #72]	@ (8000a14 <SDCard_EraseBlocks+0x74>)
 80009cc:	f003 fed4 	bl	8004778 <puts>
 80009d0:	e002      	b.n	80009d8 <SDCard_EraseBlocks+0x38>
	}
	else
		printf("Erasing blocks,fail. \r\n");
 80009d2:	4811      	ldr	r0, [pc, #68]	@ (8000a18 <SDCard_EraseBlocks+0x78>)
 80009d4:	f003 fed0 	bl	8004778 <puts>

	HAL_SD_CardStateTypeDef cardState=HAL_SD_GetCardState(&hsd);
 80009d8:	480c      	ldr	r0, [pc, #48]	@ (8000a0c <SDCard_EraseBlocks+0x6c>)
 80009da:	f002 f9db 	bl	8002d94 <HAL_SD_GetCardState>
 80009de:	6078      	str	r0, [r7, #4]
	printf("GetCardState()= %ld \r\n", cardState);
 80009e0:	6879      	ldr	r1, [r7, #4]
 80009e2:	480e      	ldr	r0, [pc, #56]	@ (8000a1c <SDCard_EraseBlocks+0x7c>)
 80009e4:	f003 fe60 	bl	80046a8 <iprintf>


	// The following code has nothing to do with erasure and can be deleted.[wen]
	while(cardState != HAL_SD_CARD_TRANSFER)   //Wait for return to transmission status
 80009e8:	bf00      	nop
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	2b04      	cmp	r3, #4
 80009ee:	d007      	beq.n	8000a00 <SDCard_EraseBlocks+0x60>
	{
		HAL_Delay(1);
 80009f0:	2001      	movs	r0, #1
 80009f2:	f000 fc01 	bl	80011f8 <HAL_Delay>
		cardState=HAL_SD_GetCardState(&hsd);
 80009f6:	4805      	ldr	r0, [pc, #20]	@ (8000a0c <SDCard_EraseBlocks+0x6c>)
 80009f8:	f002 f9cc 	bl	8002d94 <HAL_SD_GetCardState>
 80009fc:	6078      	str	r0, [r7, #4]
		return;			//Otherwise, it will not come out after entering the loop
 80009fe:	bf00      	nop
	}
}
 8000a00:	3710      	adds	r7, #16
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	080058d4 	.word	0x080058d4
 8000a0c:	20000084 	.word	0x20000084
 8000a10:	080058f4 	.word	0x080058f4
 8000a14:	0800590c 	.word	0x0800590c
 8000a18:	08005928 	.word	0x08005928
 8000a1c:	08005940 	.word	0x08005940

08000a20 <SDCard_TestWrite>:


void SDCard_TestWrite( )	//TestWrite
{
 8000a20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a22:	f5ad 7d07 	sub.w	sp, sp, #540	@ 0x21c
 8000a26:	af02      	add	r7, sp, #8
	printf("\r\n*** Writing blocks *** \r\n\r\n");
 8000a28:	484b      	ldr	r0, [pc, #300]	@ (8000b58 <SDCard_TestWrite+0x138>)
 8000a2a:	f003 fea5 	bl	8004778 <puts>

	uint8_t pData[BLOCKSIZE]="Hello, welcome to YCZN. \0";  //BLOCKSIZE=512, Defined in stm32f4xx_hal.h
 8000a2e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000a32:	f5a3 7604 	sub.w	r6, r3, #528	@ 0x210
 8000a36:	4b49      	ldr	r3, [pc, #292]	@ (8000b5c <SDCard_TestWrite+0x13c>)
 8000a38:	4634      	mov	r4, r6
 8000a3a:	461d      	mov	r5, r3
 8000a3c:	6828      	ldr	r0, [r5, #0]
 8000a3e:	6869      	ldr	r1, [r5, #4]
 8000a40:	68aa      	ldr	r2, [r5, #8]
 8000a42:	68eb      	ldr	r3, [r5, #12]
 8000a44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a46:	6928      	ldr	r0, [r5, #16]
 8000a48:	6969      	ldr	r1, [r5, #20]
 8000a4a:	c403      	stmia	r4!, {r0, r1}
 8000a4c:	8b2b      	ldrh	r3, [r5, #24]
 8000a4e:	8023      	strh	r3, [r4, #0]
 8000a50:	f106 031a 	add.w	r3, r6, #26
 8000a54:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8000a58:	2100      	movs	r1, #0
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f003 ff6c 	bl	8004938 <memset>
	uint32_t BlockAddr=5; 	//Block address
 8000a60:	2305      	movs	r3, #5
 8000a62:	f8c7 3208 	str.w	r3, [r7, #520]	@ 0x208
	uint32_t BlockCount=1; 	//Number of blocks
 8000a66:	2301      	movs	r3, #1
 8000a68:	f8c7 3204 	str.w	r3, [r7, #516]	@ 0x204
	uint32_t TimeOut=1000;	//Timeout waiting time, beat count
 8000a6c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a70:	f8c7 3200 	str.w	r3, [r7, #512]	@ 0x200

	if (HAL_SD_WriteBlocks(&hsd,pData,BlockAddr,BlockCount,TimeOut)==HAL_OK)  //Block will be erased automatically
 8000a74:	4639      	mov	r1, r7
 8000a76:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8000a7a:	9300      	str	r3, [sp, #0]
 8000a7c:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 8000a80:	f8d7 2208 	ldr.w	r2, [r7, #520]	@ 0x208
 8000a84:	4836      	ldr	r0, [pc, #216]	@ (8000b60 <SDCard_TestWrite+0x140>)
 8000a86:	f001 fd5b 	bl	8002540 <HAL_SD_WriteBlocks>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d10b      	bne.n	8000aa8 <SDCard_TestWrite+0x88>
	{
		printf("Write to block 5, OK. \r\n");
 8000a90:	4834      	ldr	r0, [pc, #208]	@ (8000b64 <SDCard_TestWrite+0x144>)
 8000a92:	f003 fe71 	bl	8004778 <puts>
		printf("The string is: %s \r\n", pData);
 8000a96:	463b      	mov	r3, r7
 8000a98:	4619      	mov	r1, r3
 8000a9a:	4833      	ldr	r0, [pc, #204]	@ (8000b68 <SDCard_TestWrite+0x148>)
 8000a9c:	f003 fe04 	bl	80046a8 <iprintf>
	{
		printf("Write to block 5, fail ***. \r\n");
		return;
	}

	for(uint16_t i=0;i<BLOCKSIZE; i++)
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	f8a7 320e 	strh.w	r3, [r7, #526]	@ 0x20e
 8000aa6:	e012      	b.n	8000ace <SDCard_TestWrite+0xae>
		printf("Write to block 5, fail ***. \r\n");
 8000aa8:	4830      	ldr	r0, [pc, #192]	@ (8000b6c <SDCard_TestWrite+0x14c>)
 8000aaa:	f003 fe65 	bl	8004778 <puts>
 8000aae:	e04f      	b.n	8000b50 <SDCard_TestWrite+0x130>
		pData[i]=i; 				//Generate data
 8000ab0:	f8b7 320e 	ldrh.w	r3, [r7, #526]	@ 0x20e
 8000ab4:	f8b7 220e 	ldrh.w	r2, [r7, #526]	@ 0x20e
 8000ab8:	b2d1      	uxtb	r1, r2
 8000aba:	f507 7204 	add.w	r2, r7, #528	@ 0x210
 8000abe:	f5a2 7204 	sub.w	r2, r2, #528	@ 0x210
 8000ac2:	54d1      	strb	r1, [r2, r3]
	for(uint16_t i=0;i<BLOCKSIZE; i++)
 8000ac4:	f8b7 320e 	ldrh.w	r3, [r7, #526]	@ 0x20e
 8000ac8:	3301      	adds	r3, #1
 8000aca:	f8a7 320e 	strh.w	r3, [r7, #526]	@ 0x20e
 8000ace:	f8b7 320e 	ldrh.w	r3, [r7, #526]	@ 0x20e
 8000ad2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000ad6:	d3eb      	bcc.n	8000ab0 <SDCard_TestWrite+0x90>

	BlockAddr=6;
 8000ad8:	2306      	movs	r3, #6
 8000ada:	f8c7 3208 	str.w	r3, [r7, #520]	@ 0x208
	if (HAL_SD_WriteBlocks(&hsd,pData,BlockAddr,BlockCount,TimeOut)==HAL_OK)  //Block will be erased automatically
 8000ade:	4639      	mov	r1, r7
 8000ae0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8000ae4:	9300      	str	r3, [sp, #0]
 8000ae6:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 8000aea:	f8d7 2208 	ldr.w	r2, [r7, #520]	@ 0x208
 8000aee:	481c      	ldr	r0, [pc, #112]	@ (8000b60 <SDCard_TestWrite+0x140>)
 8000af0:	f001 fd26 	bl	8002540 <HAL_SD_WriteBlocks>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d127      	bne.n	8000b4a <SDCard_TestWrite+0x12a>
	{
		printf("Write block 6, OK. \r\n");
 8000afa:	481d      	ldr	r0, [pc, #116]	@ (8000b70 <SDCard_TestWrite+0x150>)
 8000afc:	f003 fe3c 	bl	8004778 <puts>
		printf("Data in [10:15] is: %d ", pData[10]);
 8000b00:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000b04:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8000b08:	7a9b      	ldrb	r3, [r3, #10]
 8000b0a:	4619      	mov	r1, r3
 8000b0c:	4819      	ldr	r0, [pc, #100]	@ (8000b74 <SDCard_TestWrite+0x154>)
 8000b0e:	f003 fdcb 	bl	80046a8 <iprintf>

		for (uint16_t j=11; j<=15;j++)
 8000b12:	230b      	movs	r3, #11
 8000b14:	f8a7 320c 	strh.w	r3, [r7, #524]	@ 0x20c
 8000b18:	e00f      	b.n	8000b3a <SDCard_TestWrite+0x11a>
		{
			printf(", %d", pData[j]);
 8000b1a:	f8b7 320c 	ldrh.w	r3, [r7, #524]	@ 0x20c
 8000b1e:	f507 7204 	add.w	r2, r7, #528	@ 0x210
 8000b22:	f5a2 7204 	sub.w	r2, r2, #528	@ 0x210
 8000b26:	5cd3      	ldrb	r3, [r2, r3]
 8000b28:	4619      	mov	r1, r3
 8000b2a:	4813      	ldr	r0, [pc, #76]	@ (8000b78 <SDCard_TestWrite+0x158>)
 8000b2c:	f003 fdbc 	bl	80046a8 <iprintf>
		for (uint16_t j=11; j<=15;j++)
 8000b30:	f8b7 320c 	ldrh.w	r3, [r7, #524]	@ 0x20c
 8000b34:	3301      	adds	r3, #1
 8000b36:	f8a7 320c 	strh.w	r3, [r7, #524]	@ 0x20c
 8000b3a:	f8b7 320c 	ldrh.w	r3, [r7, #524]	@ 0x20c
 8000b3e:	2b0f      	cmp	r3, #15
 8000b40:	d9eb      	bls.n	8000b1a <SDCard_TestWrite+0xfa>
		}
		printf("\r\n");
 8000b42:	480e      	ldr	r0, [pc, #56]	@ (8000b7c <SDCard_TestWrite+0x15c>)
 8000b44:	f003 fe18 	bl	8004778 <puts>
 8000b48:	e002      	b.n	8000b50 <SDCard_TestWrite+0x130>
	}
	else
		printf("Write to block 6, fail ***. \r\n");
 8000b4a:	480d      	ldr	r0, [pc, #52]	@ (8000b80 <SDCard_TestWrite+0x160>)
 8000b4c:	f003 fe14 	bl	8004778 <puts>
}
 8000b50:	f507 7705 	add.w	r7, r7, #532	@ 0x214
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b58:	08005958 	.word	0x08005958
 8000b5c:	08005a24 	.word	0x08005a24
 8000b60:	20000084 	.word	0x20000084
 8000b64:	08005978 	.word	0x08005978
 8000b68:	08005990 	.word	0x08005990
 8000b6c:	080059a8 	.word	0x080059a8
 8000b70:	080059c8 	.word	0x080059c8
 8000b74:	080059e0 	.word	0x080059e0
 8000b78:	080059f8 	.word	0x080059f8
 8000b7c:	08005a00 	.word	0x08005a00
 8000b80:	08005a04 	.word	0x08005a04

08000b84 <SDCard_TestRead>:

void SDCard_TestRead()			//TestRead
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 8000b8a:	af02      	add	r7, sp, #8
	printf("\r\n*** Reading blocks *** \r\n\r\n");
 8000b8c:	4831      	ldr	r0, [pc, #196]	@ (8000c54 <SDCard_TestRead+0xd0>)
 8000b8e:	f003 fdf3 	bl	8004778 <puts>

	uint8_t pData[BLOCKSIZE];	//BLOCKSIZE=512
	uint32_t BlockAddr=5;		//Block address
 8000b92:	2305      	movs	r3, #5
 8000b94:	f8c7 3208 	str.w	r3, [r7, #520]	@ 0x208
	uint32_t BlockCount=1;		//Number of blocks
 8000b98:	2301      	movs	r3, #1
 8000b9a:	f8c7 3204 	str.w	r3, [r7, #516]	@ 0x204
	uint32_t TimeOut=1000;		//Timeout waiting time, beat count
 8000b9e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ba2:	f8c7 3200 	str.w	r3, [r7, #512]	@ 0x200

	if (HAL_SD_ReadBlocks(&hsd,pData,BlockAddr,BlockCount,TimeOut)== HAL_OK)
 8000ba6:	4639      	mov	r1, r7
 8000ba8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8000bac:	9300      	str	r3, [sp, #0]
 8000bae:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 8000bb2:	f8d7 2208 	ldr.w	r2, [r7, #520]	@ 0x208
 8000bb6:	4828      	ldr	r0, [pc, #160]	@ (8000c58 <SDCard_TestRead+0xd4>)
 8000bb8:	f001 fadc 	bl	8002174 <HAL_SD_ReadBlocks>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d119      	bne.n	8000bf6 <SDCard_TestRead+0x72>
	{
		printf("Read block 5, OK. \r\n");
 8000bc2:	4826      	ldr	r0, [pc, #152]	@ (8000c5c <SDCard_TestRead+0xd8>)
 8000bc4:	f003 fdd8 	bl	8004778 <puts>
		printf("The string is: %s \r\n", pData);
 8000bc8:	463b      	mov	r3, r7
 8000bca:	4619      	mov	r1, r3
 8000bcc:	4824      	ldr	r0, [pc, #144]	@ (8000c60 <SDCard_TestRead+0xdc>)
 8000bce:	f003 fd6b 	bl	80046a8 <iprintf>
	{
		printf("Read block 5, fail ***. \r\n");
		return;
	}

	BlockAddr=6;    //Block address
 8000bd2:	2306      	movs	r3, #6
 8000bd4:	f8c7 3208 	str.w	r3, [r7, #520]	@ 0x208
	if (HAL_SD_ReadBlocks(&hsd,pData,BlockAddr,BlockCount,TimeOut)== HAL_OK)
 8000bd8:	4639      	mov	r1, r7
 8000bda:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8000bde:	9300      	str	r3, [sp, #0]
 8000be0:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 8000be4:	f8d7 2208 	ldr.w	r2, [r7, #520]	@ 0x208
 8000be8:	481b      	ldr	r0, [pc, #108]	@ (8000c58 <SDCard_TestRead+0xd4>)
 8000bea:	f001 fac3 	bl	8002174 <HAL_SD_ReadBlocks>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d12b      	bne.n	8000c4c <SDCard_TestRead+0xc8>
 8000bf4:	e003      	b.n	8000bfe <SDCard_TestRead+0x7a>
		printf("Read block 5, fail ***. \r\n");
 8000bf6:	481b      	ldr	r0, [pc, #108]	@ (8000c64 <SDCard_TestRead+0xe0>)
 8000bf8:	f003 fdbe 	bl	8004778 <puts>
 8000bfc:	e026      	b.n	8000c4c <SDCard_TestRead+0xc8>
	{
		printf("Read block 6, OK. \r\n");
 8000bfe:	481a      	ldr	r0, [pc, #104]	@ (8000c68 <SDCard_TestRead+0xe4>)
 8000c00:	f003 fdba 	bl	8004778 <puts>
		printf("Data in [10:15] is: %d ", pData[10]);
 8000c04:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000c08:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8000c0c:	7a9b      	ldrb	r3, [r3, #10]
 8000c0e:	4619      	mov	r1, r3
 8000c10:	4816      	ldr	r0, [pc, #88]	@ (8000c6c <SDCard_TestRead+0xe8>)
 8000c12:	f003 fd49 	bl	80046a8 <iprintf>

		for (uint16_t j=11; j<=15;j++)
 8000c16:	230b      	movs	r3, #11
 8000c18:	f8a7 320e 	strh.w	r3, [r7, #526]	@ 0x20e
 8000c1c:	e00f      	b.n	8000c3e <SDCard_TestRead+0xba>
		{
			printf(", %d", pData[j]);
 8000c1e:	f8b7 320e 	ldrh.w	r3, [r7, #526]	@ 0x20e
 8000c22:	f507 7204 	add.w	r2, r7, #528	@ 0x210
 8000c26:	f5a2 7204 	sub.w	r2, r2, #528	@ 0x210
 8000c2a:	5cd3      	ldrb	r3, [r2, r3]
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	4810      	ldr	r0, [pc, #64]	@ (8000c70 <SDCard_TestRead+0xec>)
 8000c30:	f003 fd3a 	bl	80046a8 <iprintf>
		for (uint16_t j=11; j<=15;j++)
 8000c34:	f8b7 320e 	ldrh.w	r3, [r7, #526]	@ 0x20e
 8000c38:	3301      	adds	r3, #1
 8000c3a:	f8a7 320e 	strh.w	r3, [r7, #526]	@ 0x20e
 8000c3e:	f8b7 320e 	ldrh.w	r3, [r7, #526]	@ 0x20e
 8000c42:	2b0f      	cmp	r3, #15
 8000c44:	d9eb      	bls.n	8000c1e <SDCard_TestRead+0x9a>
		}
		printf("\r\n");
 8000c46:	480b      	ldr	r0, [pc, #44]	@ (8000c74 <SDCard_TestRead+0xf0>)
 8000c48:	f003 fd96 	bl	8004778 <puts>
	}
}
 8000c4c:	f507 7704 	add.w	r7, r7, #528	@ 0x210
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	08005a40 	.word	0x08005a40
 8000c58:	20000084 	.word	0x20000084
 8000c5c:	08005a60 	.word	0x08005a60
 8000c60:	08005990 	.word	0x08005990
 8000c64:	08005a74 	.word	0x08005a74
 8000c68:	08005a90 	.word	0x08005a90
 8000c6c:	080059e0 	.word	0x080059e0
 8000c70:	080059f8 	.word	0x080059f8
 8000c74:	08005a00 	.word	0x08005a00

08000c78 <__io_putchar>:


int __io_putchar(int ch)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart6,(uint8_t*)&ch,1,0xFFFF);
 8000c80:	1d39      	adds	r1, r7, #4
 8000c82:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c86:	2201      	movs	r2, #1
 8000c88:	4803      	ldr	r0, [pc, #12]	@ (8000c98 <__io_putchar+0x20>)
 8000c8a:	f002 fa77 	bl	800317c <HAL_UART_Transmit>
	return ch;
 8000c8e:	687b      	ldr	r3, [r7, #4]
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	3708      	adds	r7, #8
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	2000010c 	.word	0x2000010c

08000c9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ca0:	b672      	cpsid	i
}
 8000ca2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ca4:	bf00      	nop
 8000ca6:	e7fd      	b.n	8000ca4 <Error_Handler+0x8>

08000ca8 <MX_SDIO_SD_Init>:
SD_HandleTypeDef hsd;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8000cac:	4b0f      	ldr	r3, [pc, #60]	@ (8000cec <MX_SDIO_SD_Init+0x44>)
 8000cae:	4a10      	ldr	r2, [pc, #64]	@ (8000cf0 <MX_SDIO_SD_Init+0x48>)
 8000cb0:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000cb2:	4b0e      	ldr	r3, [pc, #56]	@ (8000cec <MX_SDIO_SD_Init+0x44>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000cb8:	4b0c      	ldr	r3, [pc, #48]	@ (8000cec <MX_SDIO_SD_Init+0x44>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000cbe:	4b0b      	ldr	r3, [pc, #44]	@ (8000cec <MX_SDIO_SD_Init+0x44>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000cc4:	4b09      	ldr	r3, [pc, #36]	@ (8000cec <MX_SDIO_SD_Init+0x44>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000cca:	4b08      	ldr	r3, [pc, #32]	@ (8000cec <MX_SDIO_SD_Init+0x44>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 255;
 8000cd0:	4b06      	ldr	r3, [pc, #24]	@ (8000cec <MX_SDIO_SD_Init+0x44>)
 8000cd2:	22ff      	movs	r2, #255	@ 0xff
 8000cd4:	619a      	str	r2, [r3, #24]
  if (HAL_SD_Init(&hsd) != HAL_OK)
 8000cd6:	4805      	ldr	r0, [pc, #20]	@ (8000cec <MX_SDIO_SD_Init+0x44>)
 8000cd8:	f001 f9a4 	bl	8002024 <HAL_SD_Init>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d001      	beq.n	8000ce6 <MX_SDIO_SD_Init+0x3e>
  {
    Error_Handler();
 8000ce2:	f7ff ffdb 	bl	8000c9c <Error_Handler>
  }
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8000ce6:	bf00      	nop
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	20000084 	.word	0x20000084
 8000cf0:	40012c00 	.word	0x40012c00

08000cf4 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b08a      	sub	sp, #40	@ 0x28
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cfc:	f107 0314 	add.w	r3, r7, #20
 8000d00:	2200      	movs	r2, #0
 8000d02:	601a      	str	r2, [r3, #0]
 8000d04:	605a      	str	r2, [r3, #4]
 8000d06:	609a      	str	r2, [r3, #8]
 8000d08:	60da      	str	r2, [r3, #12]
 8000d0a:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4a28      	ldr	r2, [pc, #160]	@ (8000db4 <HAL_SD_MspInit+0xc0>)
 8000d12:	4293      	cmp	r3, r2
 8000d14:	d14a      	bne.n	8000dac <HAL_SD_MspInit+0xb8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8000d16:	2300      	movs	r3, #0
 8000d18:	613b      	str	r3, [r7, #16]
 8000d1a:	4b27      	ldr	r3, [pc, #156]	@ (8000db8 <HAL_SD_MspInit+0xc4>)
 8000d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d1e:	4a26      	ldr	r2, [pc, #152]	@ (8000db8 <HAL_SD_MspInit+0xc4>)
 8000d20:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000d24:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d26:	4b24      	ldr	r3, [pc, #144]	@ (8000db8 <HAL_SD_MspInit+0xc4>)
 8000d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d2a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000d2e:	613b      	str	r3, [r7, #16]
 8000d30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d32:	2300      	movs	r3, #0
 8000d34:	60fb      	str	r3, [r7, #12]
 8000d36:	4b20      	ldr	r3, [pc, #128]	@ (8000db8 <HAL_SD_MspInit+0xc4>)
 8000d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d3a:	4a1f      	ldr	r2, [pc, #124]	@ (8000db8 <HAL_SD_MspInit+0xc4>)
 8000d3c:	f043 0304 	orr.w	r3, r3, #4
 8000d40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d42:	4b1d      	ldr	r3, [pc, #116]	@ (8000db8 <HAL_SD_MspInit+0xc4>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d46:	f003 0304 	and.w	r3, r3, #4
 8000d4a:	60fb      	str	r3, [r7, #12]
 8000d4c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d4e:	2300      	movs	r3, #0
 8000d50:	60bb      	str	r3, [r7, #8]
 8000d52:	4b19      	ldr	r3, [pc, #100]	@ (8000db8 <HAL_SD_MspInit+0xc4>)
 8000d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d56:	4a18      	ldr	r2, [pc, #96]	@ (8000db8 <HAL_SD_MspInit+0xc4>)
 8000d58:	f043 0308 	orr.w	r3, r3, #8
 8000d5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d5e:	4b16      	ldr	r3, [pc, #88]	@ (8000db8 <HAL_SD_MspInit+0xc4>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d62:	f003 0308 	and.w	r3, r3, #8
 8000d66:	60bb      	str	r3, [r7, #8]
 8000d68:	68bb      	ldr	r3, [r7, #8]
    /**SDIO GPIO Configuration
    PC8     ------> SDIO_D0
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 8000d6a:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 8000d6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d70:	2302      	movs	r3, #2
 8000d72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d74:	2300      	movs	r3, #0
 8000d76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d78:	2303      	movs	r3, #3
 8000d7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8000d7c:	230c      	movs	r3, #12
 8000d7e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d80:	f107 0314 	add.w	r3, r7, #20
 8000d84:	4619      	mov	r1, r3
 8000d86:	480d      	ldr	r0, [pc, #52]	@ (8000dbc <HAL_SD_MspInit+0xc8>)
 8000d88:	f000 fb40 	bl	800140c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000d8c:	2304      	movs	r3, #4
 8000d8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d90:	2302      	movs	r3, #2
 8000d92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d94:	2300      	movs	r3, #0
 8000d96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d98:	2303      	movs	r3, #3
 8000d9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8000d9c:	230c      	movs	r3, #12
 8000d9e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000da0:	f107 0314 	add.w	r3, r7, #20
 8000da4:	4619      	mov	r1, r3
 8000da6:	4806      	ldr	r0, [pc, #24]	@ (8000dc0 <HAL_SD_MspInit+0xcc>)
 8000da8:	f000 fb30 	bl	800140c <HAL_GPIO_Init>

  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 8000dac:	bf00      	nop
 8000dae:	3728      	adds	r7, #40	@ 0x28
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	40012c00 	.word	0x40012c00
 8000db8:	40023800 	.word	0x40023800
 8000dbc:	40020800 	.word	0x40020800
 8000dc0:	40020c00 	.word	0x40020c00

08000dc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b083      	sub	sp, #12
 8000dc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dca:	2300      	movs	r3, #0
 8000dcc:	607b      	str	r3, [r7, #4]
 8000dce:	4b10      	ldr	r3, [pc, #64]	@ (8000e10 <HAL_MspInit+0x4c>)
 8000dd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dd2:	4a0f      	ldr	r2, [pc, #60]	@ (8000e10 <HAL_MspInit+0x4c>)
 8000dd4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dd8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000dda:	4b0d      	ldr	r3, [pc, #52]	@ (8000e10 <HAL_MspInit+0x4c>)
 8000ddc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000de2:	607b      	str	r3, [r7, #4]
 8000de4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000de6:	2300      	movs	r3, #0
 8000de8:	603b      	str	r3, [r7, #0]
 8000dea:	4b09      	ldr	r3, [pc, #36]	@ (8000e10 <HAL_MspInit+0x4c>)
 8000dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dee:	4a08      	ldr	r2, [pc, #32]	@ (8000e10 <HAL_MspInit+0x4c>)
 8000df0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000df4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000df6:	4b06      	ldr	r3, [pc, #24]	@ (8000e10 <HAL_MspInit+0x4c>)
 8000df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dfe:	603b      	str	r3, [r7, #0]
 8000e00:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e02:	bf00      	nop
 8000e04:	370c      	adds	r7, #12
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop
 8000e10:	40023800 	.word	0x40023800

08000e14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e18:	bf00      	nop
 8000e1a:	e7fd      	b.n	8000e18 <NMI_Handler+0x4>

08000e1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e20:	bf00      	nop
 8000e22:	e7fd      	b.n	8000e20 <HardFault_Handler+0x4>

08000e24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e28:	bf00      	nop
 8000e2a:	e7fd      	b.n	8000e28 <MemManage_Handler+0x4>

08000e2c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e30:	bf00      	nop
 8000e32:	e7fd      	b.n	8000e30 <BusFault_Handler+0x4>

08000e34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e38:	bf00      	nop
 8000e3a:	e7fd      	b.n	8000e38 <UsageFault_Handler+0x4>

08000e3c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e40:	bf00      	nop
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr

08000e4a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e4a:	b480      	push	{r7}
 8000e4c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e4e:	bf00      	nop
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr

08000e58 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e5c:	bf00      	nop
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr

08000e66 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e66:	b580      	push	{r7, lr}
 8000e68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e6a:	f000 f9a5 	bl	80011b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e6e:	bf00      	nop
 8000e70:	bd80      	pop	{r7, pc}

08000e72 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e72:	b580      	push	{r7, lr}
 8000e74:	b086      	sub	sp, #24
 8000e76:	af00      	add	r7, sp, #0
 8000e78:	60f8      	str	r0, [r7, #12]
 8000e7a:	60b9      	str	r1, [r7, #8]
 8000e7c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e7e:	2300      	movs	r3, #0
 8000e80:	617b      	str	r3, [r7, #20]
 8000e82:	e00a      	b.n	8000e9a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e84:	f3af 8000 	nop.w
 8000e88:	4601      	mov	r1, r0
 8000e8a:	68bb      	ldr	r3, [r7, #8]
 8000e8c:	1c5a      	adds	r2, r3, #1
 8000e8e:	60ba      	str	r2, [r7, #8]
 8000e90:	b2ca      	uxtb	r2, r1
 8000e92:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e94:	697b      	ldr	r3, [r7, #20]
 8000e96:	3301      	adds	r3, #1
 8000e98:	617b      	str	r3, [r7, #20]
 8000e9a:	697a      	ldr	r2, [r7, #20]
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	429a      	cmp	r2, r3
 8000ea0:	dbf0      	blt.n	8000e84 <_read+0x12>
  }

  return len;
 8000ea2:	687b      	ldr	r3, [r7, #4]
}
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	3718      	adds	r7, #24
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}

08000eac <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b086      	sub	sp, #24
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eb8:	2300      	movs	r3, #0
 8000eba:	617b      	str	r3, [r7, #20]
 8000ebc:	e009      	b.n	8000ed2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ebe:	68bb      	ldr	r3, [r7, #8]
 8000ec0:	1c5a      	adds	r2, r3, #1
 8000ec2:	60ba      	str	r2, [r7, #8]
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f7ff fed6 	bl	8000c78 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	3301      	adds	r3, #1
 8000ed0:	617b      	str	r3, [r7, #20]
 8000ed2:	697a      	ldr	r2, [r7, #20]
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	429a      	cmp	r2, r3
 8000ed8:	dbf1      	blt.n	8000ebe <_write+0x12>
  }
  return len;
 8000eda:	687b      	ldr	r3, [r7, #4]
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	3718      	adds	r7, #24
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}

08000ee4 <_close>:

int _close(int file)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000eec:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	370c      	adds	r7, #12
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr

08000efc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b083      	sub	sp, #12
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
 8000f04:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f0c:	605a      	str	r2, [r3, #4]
  return 0;
 8000f0e:	2300      	movs	r3, #0
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	370c      	adds	r7, #12
 8000f14:	46bd      	mov	sp, r7
 8000f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1a:	4770      	bx	lr

08000f1c <_isatty>:

int _isatty(int file)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b083      	sub	sp, #12
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f24:	2301      	movs	r3, #1
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	370c      	adds	r7, #12
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f30:	4770      	bx	lr

08000f32 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f32:	b480      	push	{r7}
 8000f34:	b085      	sub	sp, #20
 8000f36:	af00      	add	r7, sp, #0
 8000f38:	60f8      	str	r0, [r7, #12]
 8000f3a:	60b9      	str	r1, [r7, #8]
 8000f3c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f3e:	2300      	movs	r3, #0
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	3714      	adds	r7, #20
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr

08000f4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b086      	sub	sp, #24
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f54:	4a14      	ldr	r2, [pc, #80]	@ (8000fa8 <_sbrk+0x5c>)
 8000f56:	4b15      	ldr	r3, [pc, #84]	@ (8000fac <_sbrk+0x60>)
 8000f58:	1ad3      	subs	r3, r2, r3
 8000f5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f60:	4b13      	ldr	r3, [pc, #76]	@ (8000fb0 <_sbrk+0x64>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d102      	bne.n	8000f6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f68:	4b11      	ldr	r3, [pc, #68]	@ (8000fb0 <_sbrk+0x64>)
 8000f6a:	4a12      	ldr	r2, [pc, #72]	@ (8000fb4 <_sbrk+0x68>)
 8000f6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f6e:	4b10      	ldr	r3, [pc, #64]	@ (8000fb0 <_sbrk+0x64>)
 8000f70:	681a      	ldr	r2, [r3, #0]
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	4413      	add	r3, r2
 8000f76:	693a      	ldr	r2, [r7, #16]
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	d207      	bcs.n	8000f8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f7c:	f003 fd2a 	bl	80049d4 <__errno>
 8000f80:	4603      	mov	r3, r0
 8000f82:	220c      	movs	r2, #12
 8000f84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f86:	f04f 33ff 	mov.w	r3, #4294967295
 8000f8a:	e009      	b.n	8000fa0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f8c:	4b08      	ldr	r3, [pc, #32]	@ (8000fb0 <_sbrk+0x64>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f92:	4b07      	ldr	r3, [pc, #28]	@ (8000fb0 <_sbrk+0x64>)
 8000f94:	681a      	ldr	r2, [r3, #0]
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	4413      	add	r3, r2
 8000f9a:	4a05      	ldr	r2, [pc, #20]	@ (8000fb0 <_sbrk+0x64>)
 8000f9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f9e:	68fb      	ldr	r3, [r7, #12]
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3718      	adds	r7, #24
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	20020000 	.word	0x20020000
 8000fac:	00000400 	.word	0x00000400
 8000fb0:	20000108 	.word	0x20000108
 8000fb4:	200002a8 	.word	0x200002a8

08000fb8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fbc:	4b06      	ldr	r3, [pc, #24]	@ (8000fd8 <SystemInit+0x20>)
 8000fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fc2:	4a05      	ldr	r2, [pc, #20]	@ (8000fd8 <SystemInit+0x20>)
 8000fc4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000fc8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fcc:	bf00      	nop
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	e000ed00 	.word	0xe000ed00

08000fdc <MX_USART6_UART_Init>:
UART_HandleTypeDef huart6;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000fe0:	4b11      	ldr	r3, [pc, #68]	@ (8001028 <MX_USART6_UART_Init+0x4c>)
 8000fe2:	4a12      	ldr	r2, [pc, #72]	@ (800102c <MX_USART6_UART_Init+0x50>)
 8000fe4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8000fe6:	4b10      	ldr	r3, [pc, #64]	@ (8001028 <MX_USART6_UART_Init+0x4c>)
 8000fe8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000fec:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000fee:	4b0e      	ldr	r3, [pc, #56]	@ (8001028 <MX_USART6_UART_Init+0x4c>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000ff4:	4b0c      	ldr	r3, [pc, #48]	@ (8001028 <MX_USART6_UART_Init+0x4c>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000ffa:	4b0b      	ldr	r3, [pc, #44]	@ (8001028 <MX_USART6_UART_Init+0x4c>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001000:	4b09      	ldr	r3, [pc, #36]	@ (8001028 <MX_USART6_UART_Init+0x4c>)
 8001002:	220c      	movs	r2, #12
 8001004:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001006:	4b08      	ldr	r3, [pc, #32]	@ (8001028 <MX_USART6_UART_Init+0x4c>)
 8001008:	2200      	movs	r2, #0
 800100a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800100c:	4b06      	ldr	r3, [pc, #24]	@ (8001028 <MX_USART6_UART_Init+0x4c>)
 800100e:	2200      	movs	r2, #0
 8001010:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001012:	4805      	ldr	r0, [pc, #20]	@ (8001028 <MX_USART6_UART_Init+0x4c>)
 8001014:	f002 f862 	bl	80030dc <HAL_UART_Init>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800101e:	f7ff fe3d 	bl	8000c9c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001022:	bf00      	nop
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	2000010c 	.word	0x2000010c
 800102c:	40011400 	.word	0x40011400

08001030 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b08a      	sub	sp, #40	@ 0x28
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001038:	f107 0314 	add.w	r3, r7, #20
 800103c:	2200      	movs	r2, #0
 800103e:	601a      	str	r2, [r3, #0]
 8001040:	605a      	str	r2, [r3, #4]
 8001042:	609a      	str	r2, [r3, #8]
 8001044:	60da      	str	r2, [r3, #12]
 8001046:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a19      	ldr	r2, [pc, #100]	@ (80010b4 <HAL_UART_MspInit+0x84>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d12c      	bne.n	80010ac <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001052:	2300      	movs	r3, #0
 8001054:	613b      	str	r3, [r7, #16]
 8001056:	4b18      	ldr	r3, [pc, #96]	@ (80010b8 <HAL_UART_MspInit+0x88>)
 8001058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800105a:	4a17      	ldr	r2, [pc, #92]	@ (80010b8 <HAL_UART_MspInit+0x88>)
 800105c:	f043 0320 	orr.w	r3, r3, #32
 8001060:	6453      	str	r3, [r2, #68]	@ 0x44
 8001062:	4b15      	ldr	r3, [pc, #84]	@ (80010b8 <HAL_UART_MspInit+0x88>)
 8001064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001066:	f003 0320 	and.w	r3, r3, #32
 800106a:	613b      	str	r3, [r7, #16]
 800106c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 800106e:	2300      	movs	r3, #0
 8001070:	60fb      	str	r3, [r7, #12]
 8001072:	4b11      	ldr	r3, [pc, #68]	@ (80010b8 <HAL_UART_MspInit+0x88>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001076:	4a10      	ldr	r2, [pc, #64]	@ (80010b8 <HAL_UART_MspInit+0x88>)
 8001078:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800107c:	6313      	str	r3, [r2, #48]	@ 0x30
 800107e:	4b0e      	ldr	r3, [pc, #56]	@ (80010b8 <HAL_UART_MspInit+0x88>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001082:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001086:	60fb      	str	r3, [r7, #12]
 8001088:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PG9     ------> USART6_RX
    PG14     ------> USART6_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 800108a:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 800108e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001090:	2302      	movs	r3, #2
 8001092:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001094:	2300      	movs	r3, #0
 8001096:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001098:	2303      	movs	r3, #3
 800109a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800109c:	2308      	movs	r3, #8
 800109e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80010a0:	f107 0314 	add.w	r3, r7, #20
 80010a4:	4619      	mov	r1, r3
 80010a6:	4805      	ldr	r0, [pc, #20]	@ (80010bc <HAL_UART_MspInit+0x8c>)
 80010a8:	f000 f9b0 	bl	800140c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80010ac:	bf00      	nop
 80010ae:	3728      	adds	r7, #40	@ 0x28
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	40011400 	.word	0x40011400
 80010b8:	40023800 	.word	0x40023800
 80010bc:	40021800 	.word	0x40021800

080010c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80010c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80010f8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80010c4:	f7ff ff78 	bl	8000fb8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80010c8:	480c      	ldr	r0, [pc, #48]	@ (80010fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80010ca:	490d      	ldr	r1, [pc, #52]	@ (8001100 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80010cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001104 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80010ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010d0:	e002      	b.n	80010d8 <LoopCopyDataInit>

080010d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010d6:	3304      	adds	r3, #4

080010d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010dc:	d3f9      	bcc.n	80010d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010de:	4a0a      	ldr	r2, [pc, #40]	@ (8001108 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80010e0:	4c0a      	ldr	r4, [pc, #40]	@ (800110c <LoopFillZerobss+0x22>)
  movs r3, #0
 80010e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010e4:	e001      	b.n	80010ea <LoopFillZerobss>

080010e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010e8:	3204      	adds	r2, #4

080010ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010ec:	d3fb      	bcc.n	80010e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010ee:	f003 fc77 	bl	80049e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010f2:	f7ff fb0f 	bl	8000714 <main>
  bx  lr    
 80010f6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80010f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80010fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001100:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001104:	08005b00 	.word	0x08005b00
  ldr r2, =_sbss
 8001108:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800110c:	200002a4 	.word	0x200002a4

08001110 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001110:	e7fe      	b.n	8001110 <ADC_IRQHandler>
	...

08001114 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001118:	4b0e      	ldr	r3, [pc, #56]	@ (8001154 <HAL_Init+0x40>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a0d      	ldr	r2, [pc, #52]	@ (8001154 <HAL_Init+0x40>)
 800111e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001122:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001124:	4b0b      	ldr	r3, [pc, #44]	@ (8001154 <HAL_Init+0x40>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a0a      	ldr	r2, [pc, #40]	@ (8001154 <HAL_Init+0x40>)
 800112a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800112e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001130:	4b08      	ldr	r3, [pc, #32]	@ (8001154 <HAL_Init+0x40>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4a07      	ldr	r2, [pc, #28]	@ (8001154 <HAL_Init+0x40>)
 8001136:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800113a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800113c:	2003      	movs	r0, #3
 800113e:	f000 f931 	bl	80013a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001142:	2000      	movs	r0, #0
 8001144:	f000 f808 	bl	8001158 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001148:	f7ff fe3c 	bl	8000dc4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800114c:	2300      	movs	r3, #0
}
 800114e:	4618      	mov	r0, r3
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	40023c00 	.word	0x40023c00

08001158 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001160:	4b12      	ldr	r3, [pc, #72]	@ (80011ac <HAL_InitTick+0x54>)
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	4b12      	ldr	r3, [pc, #72]	@ (80011b0 <HAL_InitTick+0x58>)
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	4619      	mov	r1, r3
 800116a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800116e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001172:	fbb2 f3f3 	udiv	r3, r2, r3
 8001176:	4618      	mov	r0, r3
 8001178:	f000 f93b 	bl	80013f2 <HAL_SYSTICK_Config>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e00e      	b.n	80011a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2b0f      	cmp	r3, #15
 800118a:	d80a      	bhi.n	80011a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800118c:	2200      	movs	r2, #0
 800118e:	6879      	ldr	r1, [r7, #4]
 8001190:	f04f 30ff 	mov.w	r0, #4294967295
 8001194:	f000 f911 	bl	80013ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001198:	4a06      	ldr	r2, [pc, #24]	@ (80011b4 <HAL_InitTick+0x5c>)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800119e:	2300      	movs	r3, #0
 80011a0:	e000      	b.n	80011a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011a2:	2301      	movs	r3, #1
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	3708      	adds	r7, #8
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	20000000 	.word	0x20000000
 80011b0:	20000008 	.word	0x20000008
 80011b4:	20000004 	.word	0x20000004

080011b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011bc:	4b06      	ldr	r3, [pc, #24]	@ (80011d8 <HAL_IncTick+0x20>)
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	461a      	mov	r2, r3
 80011c2:	4b06      	ldr	r3, [pc, #24]	@ (80011dc <HAL_IncTick+0x24>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	4413      	add	r3, r2
 80011c8:	4a04      	ldr	r2, [pc, #16]	@ (80011dc <HAL_IncTick+0x24>)
 80011ca:	6013      	str	r3, [r2, #0]
}
 80011cc:	bf00      	nop
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	20000008 	.word	0x20000008
 80011dc:	20000154 	.word	0x20000154

080011e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  return uwTick;
 80011e4:	4b03      	ldr	r3, [pc, #12]	@ (80011f4 <HAL_GetTick+0x14>)
 80011e6:	681b      	ldr	r3, [r3, #0]
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	20000154 	.word	0x20000154

080011f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001200:	f7ff ffee 	bl	80011e0 <HAL_GetTick>
 8001204:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001210:	d005      	beq.n	800121e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001212:	4b0a      	ldr	r3, [pc, #40]	@ (800123c <HAL_Delay+0x44>)
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	461a      	mov	r2, r3
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	4413      	add	r3, r2
 800121c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800121e:	bf00      	nop
 8001220:	f7ff ffde 	bl	80011e0 <HAL_GetTick>
 8001224:	4602      	mov	r2, r0
 8001226:	68bb      	ldr	r3, [r7, #8]
 8001228:	1ad3      	subs	r3, r2, r3
 800122a:	68fa      	ldr	r2, [r7, #12]
 800122c:	429a      	cmp	r2, r3
 800122e:	d8f7      	bhi.n	8001220 <HAL_Delay+0x28>
  {
  }
}
 8001230:	bf00      	nop
 8001232:	bf00      	nop
 8001234:	3710      	adds	r7, #16
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	20000008 	.word	0x20000008

08001240 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001240:	b480      	push	{r7}
 8001242:	b085      	sub	sp, #20
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	f003 0307 	and.w	r3, r3, #7
 800124e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001250:	4b0c      	ldr	r3, [pc, #48]	@ (8001284 <__NVIC_SetPriorityGrouping+0x44>)
 8001252:	68db      	ldr	r3, [r3, #12]
 8001254:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001256:	68ba      	ldr	r2, [r7, #8]
 8001258:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800125c:	4013      	ands	r3, r2
 800125e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001268:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800126c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001270:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001272:	4a04      	ldr	r2, [pc, #16]	@ (8001284 <__NVIC_SetPriorityGrouping+0x44>)
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	60d3      	str	r3, [r2, #12]
}
 8001278:	bf00      	nop
 800127a:	3714      	adds	r7, #20
 800127c:	46bd      	mov	sp, r7
 800127e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001282:	4770      	bx	lr
 8001284:	e000ed00 	.word	0xe000ed00

08001288 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800128c:	4b04      	ldr	r3, [pc, #16]	@ (80012a0 <__NVIC_GetPriorityGrouping+0x18>)
 800128e:	68db      	ldr	r3, [r3, #12]
 8001290:	0a1b      	lsrs	r3, r3, #8
 8001292:	f003 0307 	and.w	r3, r3, #7
}
 8001296:	4618      	mov	r0, r3
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr
 80012a0:	e000ed00 	.word	0xe000ed00

080012a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	6039      	str	r1, [r7, #0]
 80012ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	db0a      	blt.n	80012ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	b2da      	uxtb	r2, r3
 80012bc:	490c      	ldr	r1, [pc, #48]	@ (80012f0 <__NVIC_SetPriority+0x4c>)
 80012be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012c2:	0112      	lsls	r2, r2, #4
 80012c4:	b2d2      	uxtb	r2, r2
 80012c6:	440b      	add	r3, r1
 80012c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012cc:	e00a      	b.n	80012e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	b2da      	uxtb	r2, r3
 80012d2:	4908      	ldr	r1, [pc, #32]	@ (80012f4 <__NVIC_SetPriority+0x50>)
 80012d4:	79fb      	ldrb	r3, [r7, #7]
 80012d6:	f003 030f 	and.w	r3, r3, #15
 80012da:	3b04      	subs	r3, #4
 80012dc:	0112      	lsls	r2, r2, #4
 80012de:	b2d2      	uxtb	r2, r2
 80012e0:	440b      	add	r3, r1
 80012e2:	761a      	strb	r2, [r3, #24]
}
 80012e4:	bf00      	nop
 80012e6:	370c      	adds	r7, #12
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr
 80012f0:	e000e100 	.word	0xe000e100
 80012f4:	e000ed00 	.word	0xe000ed00

080012f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b089      	sub	sp, #36	@ 0x24
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	60f8      	str	r0, [r7, #12]
 8001300:	60b9      	str	r1, [r7, #8]
 8001302:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	f003 0307 	and.w	r3, r3, #7
 800130a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800130c:	69fb      	ldr	r3, [r7, #28]
 800130e:	f1c3 0307 	rsb	r3, r3, #7
 8001312:	2b04      	cmp	r3, #4
 8001314:	bf28      	it	cs
 8001316:	2304      	movcs	r3, #4
 8001318:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800131a:	69fb      	ldr	r3, [r7, #28]
 800131c:	3304      	adds	r3, #4
 800131e:	2b06      	cmp	r3, #6
 8001320:	d902      	bls.n	8001328 <NVIC_EncodePriority+0x30>
 8001322:	69fb      	ldr	r3, [r7, #28]
 8001324:	3b03      	subs	r3, #3
 8001326:	e000      	b.n	800132a <NVIC_EncodePriority+0x32>
 8001328:	2300      	movs	r3, #0
 800132a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800132c:	f04f 32ff 	mov.w	r2, #4294967295
 8001330:	69bb      	ldr	r3, [r7, #24]
 8001332:	fa02 f303 	lsl.w	r3, r2, r3
 8001336:	43da      	mvns	r2, r3
 8001338:	68bb      	ldr	r3, [r7, #8]
 800133a:	401a      	ands	r2, r3
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001340:	f04f 31ff 	mov.w	r1, #4294967295
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	fa01 f303 	lsl.w	r3, r1, r3
 800134a:	43d9      	mvns	r1, r3
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001350:	4313      	orrs	r3, r2
         );
}
 8001352:	4618      	mov	r0, r3
 8001354:	3724      	adds	r7, #36	@ 0x24
 8001356:	46bd      	mov	sp, r7
 8001358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135c:	4770      	bx	lr
	...

08001360 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	3b01      	subs	r3, #1
 800136c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001370:	d301      	bcc.n	8001376 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001372:	2301      	movs	r3, #1
 8001374:	e00f      	b.n	8001396 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001376:	4a0a      	ldr	r2, [pc, #40]	@ (80013a0 <SysTick_Config+0x40>)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	3b01      	subs	r3, #1
 800137c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800137e:	210f      	movs	r1, #15
 8001380:	f04f 30ff 	mov.w	r0, #4294967295
 8001384:	f7ff ff8e 	bl	80012a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001388:	4b05      	ldr	r3, [pc, #20]	@ (80013a0 <SysTick_Config+0x40>)
 800138a:	2200      	movs	r2, #0
 800138c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800138e:	4b04      	ldr	r3, [pc, #16]	@ (80013a0 <SysTick_Config+0x40>)
 8001390:	2207      	movs	r2, #7
 8001392:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001394:	2300      	movs	r3, #0
}
 8001396:	4618      	mov	r0, r3
 8001398:	3708      	adds	r7, #8
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	e000e010 	.word	0xe000e010

080013a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013ac:	6878      	ldr	r0, [r7, #4]
 80013ae:	f7ff ff47 	bl	8001240 <__NVIC_SetPriorityGrouping>
}
 80013b2:	bf00      	nop
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}

080013ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013ba:	b580      	push	{r7, lr}
 80013bc:	b086      	sub	sp, #24
 80013be:	af00      	add	r7, sp, #0
 80013c0:	4603      	mov	r3, r0
 80013c2:	60b9      	str	r1, [r7, #8]
 80013c4:	607a      	str	r2, [r7, #4]
 80013c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013c8:	2300      	movs	r3, #0
 80013ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013cc:	f7ff ff5c 	bl	8001288 <__NVIC_GetPriorityGrouping>
 80013d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013d2:	687a      	ldr	r2, [r7, #4]
 80013d4:	68b9      	ldr	r1, [r7, #8]
 80013d6:	6978      	ldr	r0, [r7, #20]
 80013d8:	f7ff ff8e 	bl	80012f8 <NVIC_EncodePriority>
 80013dc:	4602      	mov	r2, r0
 80013de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013e2:	4611      	mov	r1, r2
 80013e4:	4618      	mov	r0, r3
 80013e6:	f7ff ff5d 	bl	80012a4 <__NVIC_SetPriority>
}
 80013ea:	bf00      	nop
 80013ec:	3718      	adds	r7, #24
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}

080013f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013f2:	b580      	push	{r7, lr}
 80013f4:	b082      	sub	sp, #8
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013fa:	6878      	ldr	r0, [r7, #4]
 80013fc:	f7ff ffb0 	bl	8001360 <SysTick_Config>
 8001400:	4603      	mov	r3, r0
}
 8001402:	4618      	mov	r0, r3
 8001404:	3708      	adds	r7, #8
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
	...

0800140c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800140c:	b480      	push	{r7}
 800140e:	b089      	sub	sp, #36	@ 0x24
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001416:	2300      	movs	r3, #0
 8001418:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800141a:	2300      	movs	r3, #0
 800141c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800141e:	2300      	movs	r3, #0
 8001420:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001422:	2300      	movs	r3, #0
 8001424:	61fb      	str	r3, [r7, #28]
 8001426:	e16b      	b.n	8001700 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001428:	2201      	movs	r2, #1
 800142a:	69fb      	ldr	r3, [r7, #28]
 800142c:	fa02 f303 	lsl.w	r3, r2, r3
 8001430:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	697a      	ldr	r2, [r7, #20]
 8001438:	4013      	ands	r3, r2
 800143a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800143c:	693a      	ldr	r2, [r7, #16]
 800143e:	697b      	ldr	r3, [r7, #20]
 8001440:	429a      	cmp	r2, r3
 8001442:	f040 815a 	bne.w	80016fa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	f003 0303 	and.w	r3, r3, #3
 800144e:	2b01      	cmp	r3, #1
 8001450:	d005      	beq.n	800145e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800145a:	2b02      	cmp	r3, #2
 800145c:	d130      	bne.n	80014c0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	689b      	ldr	r3, [r3, #8]
 8001462:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001464:	69fb      	ldr	r3, [r7, #28]
 8001466:	005b      	lsls	r3, r3, #1
 8001468:	2203      	movs	r2, #3
 800146a:	fa02 f303 	lsl.w	r3, r2, r3
 800146e:	43db      	mvns	r3, r3
 8001470:	69ba      	ldr	r2, [r7, #24]
 8001472:	4013      	ands	r3, r2
 8001474:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	68da      	ldr	r2, [r3, #12]
 800147a:	69fb      	ldr	r3, [r7, #28]
 800147c:	005b      	lsls	r3, r3, #1
 800147e:	fa02 f303 	lsl.w	r3, r2, r3
 8001482:	69ba      	ldr	r2, [r7, #24]
 8001484:	4313      	orrs	r3, r2
 8001486:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	69ba      	ldr	r2, [r7, #24]
 800148c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	685b      	ldr	r3, [r3, #4]
 8001492:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001494:	2201      	movs	r2, #1
 8001496:	69fb      	ldr	r3, [r7, #28]
 8001498:	fa02 f303 	lsl.w	r3, r2, r3
 800149c:	43db      	mvns	r3, r3
 800149e:	69ba      	ldr	r2, [r7, #24]
 80014a0:	4013      	ands	r3, r2
 80014a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	091b      	lsrs	r3, r3, #4
 80014aa:	f003 0201 	and.w	r2, r3, #1
 80014ae:	69fb      	ldr	r3, [r7, #28]
 80014b0:	fa02 f303 	lsl.w	r3, r2, r3
 80014b4:	69ba      	ldr	r2, [r7, #24]
 80014b6:	4313      	orrs	r3, r2
 80014b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	69ba      	ldr	r2, [r7, #24]
 80014be:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	f003 0303 	and.w	r3, r3, #3
 80014c8:	2b03      	cmp	r3, #3
 80014ca:	d017      	beq.n	80014fc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	68db      	ldr	r3, [r3, #12]
 80014d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80014d2:	69fb      	ldr	r3, [r7, #28]
 80014d4:	005b      	lsls	r3, r3, #1
 80014d6:	2203      	movs	r2, #3
 80014d8:	fa02 f303 	lsl.w	r3, r2, r3
 80014dc:	43db      	mvns	r3, r3
 80014de:	69ba      	ldr	r2, [r7, #24]
 80014e0:	4013      	ands	r3, r2
 80014e2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	689a      	ldr	r2, [r3, #8]
 80014e8:	69fb      	ldr	r3, [r7, #28]
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	fa02 f303 	lsl.w	r3, r2, r3
 80014f0:	69ba      	ldr	r2, [r7, #24]
 80014f2:	4313      	orrs	r3, r2
 80014f4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	69ba      	ldr	r2, [r7, #24]
 80014fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	f003 0303 	and.w	r3, r3, #3
 8001504:	2b02      	cmp	r3, #2
 8001506:	d123      	bne.n	8001550 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001508:	69fb      	ldr	r3, [r7, #28]
 800150a:	08da      	lsrs	r2, r3, #3
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	3208      	adds	r2, #8
 8001510:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001514:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001516:	69fb      	ldr	r3, [r7, #28]
 8001518:	f003 0307 	and.w	r3, r3, #7
 800151c:	009b      	lsls	r3, r3, #2
 800151e:	220f      	movs	r2, #15
 8001520:	fa02 f303 	lsl.w	r3, r2, r3
 8001524:	43db      	mvns	r3, r3
 8001526:	69ba      	ldr	r2, [r7, #24]
 8001528:	4013      	ands	r3, r2
 800152a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	691a      	ldr	r2, [r3, #16]
 8001530:	69fb      	ldr	r3, [r7, #28]
 8001532:	f003 0307 	and.w	r3, r3, #7
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	fa02 f303 	lsl.w	r3, r2, r3
 800153c:	69ba      	ldr	r2, [r7, #24]
 800153e:	4313      	orrs	r3, r2
 8001540:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001542:	69fb      	ldr	r3, [r7, #28]
 8001544:	08da      	lsrs	r2, r3, #3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	3208      	adds	r2, #8
 800154a:	69b9      	ldr	r1, [r7, #24]
 800154c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	005b      	lsls	r3, r3, #1
 800155a:	2203      	movs	r2, #3
 800155c:	fa02 f303 	lsl.w	r3, r2, r3
 8001560:	43db      	mvns	r3, r3
 8001562:	69ba      	ldr	r2, [r7, #24]
 8001564:	4013      	ands	r3, r2
 8001566:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	f003 0203 	and.w	r2, r3, #3
 8001570:	69fb      	ldr	r3, [r7, #28]
 8001572:	005b      	lsls	r3, r3, #1
 8001574:	fa02 f303 	lsl.w	r3, r2, r3
 8001578:	69ba      	ldr	r2, [r7, #24]
 800157a:	4313      	orrs	r3, r2
 800157c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	69ba      	ldr	r2, [r7, #24]
 8001582:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800158c:	2b00      	cmp	r3, #0
 800158e:	f000 80b4 	beq.w	80016fa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	60fb      	str	r3, [r7, #12]
 8001596:	4b60      	ldr	r3, [pc, #384]	@ (8001718 <HAL_GPIO_Init+0x30c>)
 8001598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800159a:	4a5f      	ldr	r2, [pc, #380]	@ (8001718 <HAL_GPIO_Init+0x30c>)
 800159c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80015a2:	4b5d      	ldr	r3, [pc, #372]	@ (8001718 <HAL_GPIO_Init+0x30c>)
 80015a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015aa:	60fb      	str	r3, [r7, #12]
 80015ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80015ae:	4a5b      	ldr	r2, [pc, #364]	@ (800171c <HAL_GPIO_Init+0x310>)
 80015b0:	69fb      	ldr	r3, [r7, #28]
 80015b2:	089b      	lsrs	r3, r3, #2
 80015b4:	3302      	adds	r3, #2
 80015b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80015bc:	69fb      	ldr	r3, [r7, #28]
 80015be:	f003 0303 	and.w	r3, r3, #3
 80015c2:	009b      	lsls	r3, r3, #2
 80015c4:	220f      	movs	r2, #15
 80015c6:	fa02 f303 	lsl.w	r3, r2, r3
 80015ca:	43db      	mvns	r3, r3
 80015cc:	69ba      	ldr	r2, [r7, #24]
 80015ce:	4013      	ands	r3, r2
 80015d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4a52      	ldr	r2, [pc, #328]	@ (8001720 <HAL_GPIO_Init+0x314>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d02b      	beq.n	8001632 <HAL_GPIO_Init+0x226>
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	4a51      	ldr	r2, [pc, #324]	@ (8001724 <HAL_GPIO_Init+0x318>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d025      	beq.n	800162e <HAL_GPIO_Init+0x222>
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	4a50      	ldr	r2, [pc, #320]	@ (8001728 <HAL_GPIO_Init+0x31c>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d01f      	beq.n	800162a <HAL_GPIO_Init+0x21e>
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	4a4f      	ldr	r2, [pc, #316]	@ (800172c <HAL_GPIO_Init+0x320>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d019      	beq.n	8001626 <HAL_GPIO_Init+0x21a>
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4a4e      	ldr	r2, [pc, #312]	@ (8001730 <HAL_GPIO_Init+0x324>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d013      	beq.n	8001622 <HAL_GPIO_Init+0x216>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	4a4d      	ldr	r2, [pc, #308]	@ (8001734 <HAL_GPIO_Init+0x328>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d00d      	beq.n	800161e <HAL_GPIO_Init+0x212>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4a4c      	ldr	r2, [pc, #304]	@ (8001738 <HAL_GPIO_Init+0x32c>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d007      	beq.n	800161a <HAL_GPIO_Init+0x20e>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4a4b      	ldr	r2, [pc, #300]	@ (800173c <HAL_GPIO_Init+0x330>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d101      	bne.n	8001616 <HAL_GPIO_Init+0x20a>
 8001612:	2307      	movs	r3, #7
 8001614:	e00e      	b.n	8001634 <HAL_GPIO_Init+0x228>
 8001616:	2308      	movs	r3, #8
 8001618:	e00c      	b.n	8001634 <HAL_GPIO_Init+0x228>
 800161a:	2306      	movs	r3, #6
 800161c:	e00a      	b.n	8001634 <HAL_GPIO_Init+0x228>
 800161e:	2305      	movs	r3, #5
 8001620:	e008      	b.n	8001634 <HAL_GPIO_Init+0x228>
 8001622:	2304      	movs	r3, #4
 8001624:	e006      	b.n	8001634 <HAL_GPIO_Init+0x228>
 8001626:	2303      	movs	r3, #3
 8001628:	e004      	b.n	8001634 <HAL_GPIO_Init+0x228>
 800162a:	2302      	movs	r3, #2
 800162c:	e002      	b.n	8001634 <HAL_GPIO_Init+0x228>
 800162e:	2301      	movs	r3, #1
 8001630:	e000      	b.n	8001634 <HAL_GPIO_Init+0x228>
 8001632:	2300      	movs	r3, #0
 8001634:	69fa      	ldr	r2, [r7, #28]
 8001636:	f002 0203 	and.w	r2, r2, #3
 800163a:	0092      	lsls	r2, r2, #2
 800163c:	4093      	lsls	r3, r2
 800163e:	69ba      	ldr	r2, [r7, #24]
 8001640:	4313      	orrs	r3, r2
 8001642:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001644:	4935      	ldr	r1, [pc, #212]	@ (800171c <HAL_GPIO_Init+0x310>)
 8001646:	69fb      	ldr	r3, [r7, #28]
 8001648:	089b      	lsrs	r3, r3, #2
 800164a:	3302      	adds	r3, #2
 800164c:	69ba      	ldr	r2, [r7, #24]
 800164e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001652:	4b3b      	ldr	r3, [pc, #236]	@ (8001740 <HAL_GPIO_Init+0x334>)
 8001654:	689b      	ldr	r3, [r3, #8]
 8001656:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	43db      	mvns	r3, r3
 800165c:	69ba      	ldr	r2, [r7, #24]
 800165e:	4013      	ands	r3, r2
 8001660:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800166a:	2b00      	cmp	r3, #0
 800166c:	d003      	beq.n	8001676 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800166e:	69ba      	ldr	r2, [r7, #24]
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	4313      	orrs	r3, r2
 8001674:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001676:	4a32      	ldr	r2, [pc, #200]	@ (8001740 <HAL_GPIO_Init+0x334>)
 8001678:	69bb      	ldr	r3, [r7, #24]
 800167a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800167c:	4b30      	ldr	r3, [pc, #192]	@ (8001740 <HAL_GPIO_Init+0x334>)
 800167e:	68db      	ldr	r3, [r3, #12]
 8001680:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001682:	693b      	ldr	r3, [r7, #16]
 8001684:	43db      	mvns	r3, r3
 8001686:	69ba      	ldr	r2, [r7, #24]
 8001688:	4013      	ands	r3, r2
 800168a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001694:	2b00      	cmp	r3, #0
 8001696:	d003      	beq.n	80016a0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001698:	69ba      	ldr	r2, [r7, #24]
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	4313      	orrs	r3, r2
 800169e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80016a0:	4a27      	ldr	r2, [pc, #156]	@ (8001740 <HAL_GPIO_Init+0x334>)
 80016a2:	69bb      	ldr	r3, [r7, #24]
 80016a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80016a6:	4b26      	ldr	r3, [pc, #152]	@ (8001740 <HAL_GPIO_Init+0x334>)
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016ac:	693b      	ldr	r3, [r7, #16]
 80016ae:	43db      	mvns	r3, r3
 80016b0:	69ba      	ldr	r2, [r7, #24]
 80016b2:	4013      	ands	r3, r2
 80016b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d003      	beq.n	80016ca <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80016c2:	69ba      	ldr	r2, [r7, #24]
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	4313      	orrs	r3, r2
 80016c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80016ca:	4a1d      	ldr	r2, [pc, #116]	@ (8001740 <HAL_GPIO_Init+0x334>)
 80016cc:	69bb      	ldr	r3, [r7, #24]
 80016ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80016d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001740 <HAL_GPIO_Init+0x334>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	43db      	mvns	r3, r3
 80016da:	69ba      	ldr	r2, [r7, #24]
 80016dc:	4013      	ands	r3, r2
 80016de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d003      	beq.n	80016f4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80016ec:	69ba      	ldr	r2, [r7, #24]
 80016ee:	693b      	ldr	r3, [r7, #16]
 80016f0:	4313      	orrs	r3, r2
 80016f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80016f4:	4a12      	ldr	r2, [pc, #72]	@ (8001740 <HAL_GPIO_Init+0x334>)
 80016f6:	69bb      	ldr	r3, [r7, #24]
 80016f8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016fa:	69fb      	ldr	r3, [r7, #28]
 80016fc:	3301      	adds	r3, #1
 80016fe:	61fb      	str	r3, [r7, #28]
 8001700:	69fb      	ldr	r3, [r7, #28]
 8001702:	2b0f      	cmp	r3, #15
 8001704:	f67f ae90 	bls.w	8001428 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001708:	bf00      	nop
 800170a:	bf00      	nop
 800170c:	3724      	adds	r7, #36	@ 0x24
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr
 8001716:	bf00      	nop
 8001718:	40023800 	.word	0x40023800
 800171c:	40013800 	.word	0x40013800
 8001720:	40020000 	.word	0x40020000
 8001724:	40020400 	.word	0x40020400
 8001728:	40020800 	.word	0x40020800
 800172c:	40020c00 	.word	0x40020c00
 8001730:	40021000 	.word	0x40021000
 8001734:	40021400 	.word	0x40021400
 8001738:	40021800 	.word	0x40021800
 800173c:	40021c00 	.word	0x40021c00
 8001740:	40013c00 	.word	0x40013c00

08001744 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001744:	b480      	push	{r7}
 8001746:	b085      	sub	sp, #20
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	460b      	mov	r3, r1
 800174e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	691a      	ldr	r2, [r3, #16]
 8001754:	887b      	ldrh	r3, [r7, #2]
 8001756:	4013      	ands	r3, r2
 8001758:	2b00      	cmp	r3, #0
 800175a:	d002      	beq.n	8001762 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800175c:	2301      	movs	r3, #1
 800175e:	73fb      	strb	r3, [r7, #15]
 8001760:	e001      	b.n	8001766 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001762:	2300      	movs	r3, #0
 8001764:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001766:	7bfb      	ldrb	r3, [r7, #15]
}
 8001768:	4618      	mov	r0, r3
 800176a:	3714      	adds	r7, #20
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr

08001774 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b086      	sub	sp, #24
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d101      	bne.n	8001786 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001782:	2301      	movs	r3, #1
 8001784:	e267      	b.n	8001c56 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f003 0301 	and.w	r3, r3, #1
 800178e:	2b00      	cmp	r3, #0
 8001790:	d075      	beq.n	800187e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001792:	4b88      	ldr	r3, [pc, #544]	@ (80019b4 <HAL_RCC_OscConfig+0x240>)
 8001794:	689b      	ldr	r3, [r3, #8]
 8001796:	f003 030c 	and.w	r3, r3, #12
 800179a:	2b04      	cmp	r3, #4
 800179c:	d00c      	beq.n	80017b8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800179e:	4b85      	ldr	r3, [pc, #532]	@ (80019b4 <HAL_RCC_OscConfig+0x240>)
 80017a0:	689b      	ldr	r3, [r3, #8]
 80017a2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80017a6:	2b08      	cmp	r3, #8
 80017a8:	d112      	bne.n	80017d0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017aa:	4b82      	ldr	r3, [pc, #520]	@ (80019b4 <HAL_RCC_OscConfig+0x240>)
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80017b6:	d10b      	bne.n	80017d0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017b8:	4b7e      	ldr	r3, [pc, #504]	@ (80019b4 <HAL_RCC_OscConfig+0x240>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d05b      	beq.n	800187c <HAL_RCC_OscConfig+0x108>
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d157      	bne.n	800187c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80017cc:	2301      	movs	r3, #1
 80017ce:	e242      	b.n	8001c56 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017d8:	d106      	bne.n	80017e8 <HAL_RCC_OscConfig+0x74>
 80017da:	4b76      	ldr	r3, [pc, #472]	@ (80019b4 <HAL_RCC_OscConfig+0x240>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4a75      	ldr	r2, [pc, #468]	@ (80019b4 <HAL_RCC_OscConfig+0x240>)
 80017e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017e4:	6013      	str	r3, [r2, #0]
 80017e6:	e01d      	b.n	8001824 <HAL_RCC_OscConfig+0xb0>
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80017f0:	d10c      	bne.n	800180c <HAL_RCC_OscConfig+0x98>
 80017f2:	4b70      	ldr	r3, [pc, #448]	@ (80019b4 <HAL_RCC_OscConfig+0x240>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a6f      	ldr	r2, [pc, #444]	@ (80019b4 <HAL_RCC_OscConfig+0x240>)
 80017f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017fc:	6013      	str	r3, [r2, #0]
 80017fe:	4b6d      	ldr	r3, [pc, #436]	@ (80019b4 <HAL_RCC_OscConfig+0x240>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4a6c      	ldr	r2, [pc, #432]	@ (80019b4 <HAL_RCC_OscConfig+0x240>)
 8001804:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001808:	6013      	str	r3, [r2, #0]
 800180a:	e00b      	b.n	8001824 <HAL_RCC_OscConfig+0xb0>
 800180c:	4b69      	ldr	r3, [pc, #420]	@ (80019b4 <HAL_RCC_OscConfig+0x240>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a68      	ldr	r2, [pc, #416]	@ (80019b4 <HAL_RCC_OscConfig+0x240>)
 8001812:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001816:	6013      	str	r3, [r2, #0]
 8001818:	4b66      	ldr	r3, [pc, #408]	@ (80019b4 <HAL_RCC_OscConfig+0x240>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a65      	ldr	r2, [pc, #404]	@ (80019b4 <HAL_RCC_OscConfig+0x240>)
 800181e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001822:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d013      	beq.n	8001854 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800182c:	f7ff fcd8 	bl	80011e0 <HAL_GetTick>
 8001830:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001832:	e008      	b.n	8001846 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001834:	f7ff fcd4 	bl	80011e0 <HAL_GetTick>
 8001838:	4602      	mov	r2, r0
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	1ad3      	subs	r3, r2, r3
 800183e:	2b64      	cmp	r3, #100	@ 0x64
 8001840:	d901      	bls.n	8001846 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001842:	2303      	movs	r3, #3
 8001844:	e207      	b.n	8001c56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001846:	4b5b      	ldr	r3, [pc, #364]	@ (80019b4 <HAL_RCC_OscConfig+0x240>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800184e:	2b00      	cmp	r3, #0
 8001850:	d0f0      	beq.n	8001834 <HAL_RCC_OscConfig+0xc0>
 8001852:	e014      	b.n	800187e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001854:	f7ff fcc4 	bl	80011e0 <HAL_GetTick>
 8001858:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800185a:	e008      	b.n	800186e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800185c:	f7ff fcc0 	bl	80011e0 <HAL_GetTick>
 8001860:	4602      	mov	r2, r0
 8001862:	693b      	ldr	r3, [r7, #16]
 8001864:	1ad3      	subs	r3, r2, r3
 8001866:	2b64      	cmp	r3, #100	@ 0x64
 8001868:	d901      	bls.n	800186e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800186a:	2303      	movs	r3, #3
 800186c:	e1f3      	b.n	8001c56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800186e:	4b51      	ldr	r3, [pc, #324]	@ (80019b4 <HAL_RCC_OscConfig+0x240>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001876:	2b00      	cmp	r3, #0
 8001878:	d1f0      	bne.n	800185c <HAL_RCC_OscConfig+0xe8>
 800187a:	e000      	b.n	800187e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800187c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f003 0302 	and.w	r3, r3, #2
 8001886:	2b00      	cmp	r3, #0
 8001888:	d063      	beq.n	8001952 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800188a:	4b4a      	ldr	r3, [pc, #296]	@ (80019b4 <HAL_RCC_OscConfig+0x240>)
 800188c:	689b      	ldr	r3, [r3, #8]
 800188e:	f003 030c 	and.w	r3, r3, #12
 8001892:	2b00      	cmp	r3, #0
 8001894:	d00b      	beq.n	80018ae <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001896:	4b47      	ldr	r3, [pc, #284]	@ (80019b4 <HAL_RCC_OscConfig+0x240>)
 8001898:	689b      	ldr	r3, [r3, #8]
 800189a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800189e:	2b08      	cmp	r3, #8
 80018a0:	d11c      	bne.n	80018dc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80018a2:	4b44      	ldr	r3, [pc, #272]	@ (80019b4 <HAL_RCC_OscConfig+0x240>)
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d116      	bne.n	80018dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018ae:	4b41      	ldr	r3, [pc, #260]	@ (80019b4 <HAL_RCC_OscConfig+0x240>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f003 0302 	and.w	r3, r3, #2
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d005      	beq.n	80018c6 <HAL_RCC_OscConfig+0x152>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	68db      	ldr	r3, [r3, #12]
 80018be:	2b01      	cmp	r3, #1
 80018c0:	d001      	beq.n	80018c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80018c2:	2301      	movs	r3, #1
 80018c4:	e1c7      	b.n	8001c56 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018c6:	4b3b      	ldr	r3, [pc, #236]	@ (80019b4 <HAL_RCC_OscConfig+0x240>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	691b      	ldr	r3, [r3, #16]
 80018d2:	00db      	lsls	r3, r3, #3
 80018d4:	4937      	ldr	r1, [pc, #220]	@ (80019b4 <HAL_RCC_OscConfig+0x240>)
 80018d6:	4313      	orrs	r3, r2
 80018d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018da:	e03a      	b.n	8001952 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d020      	beq.n	8001926 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018e4:	4b34      	ldr	r3, [pc, #208]	@ (80019b8 <HAL_RCC_OscConfig+0x244>)
 80018e6:	2201      	movs	r2, #1
 80018e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018ea:	f7ff fc79 	bl	80011e0 <HAL_GetTick>
 80018ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018f0:	e008      	b.n	8001904 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018f2:	f7ff fc75 	bl	80011e0 <HAL_GetTick>
 80018f6:	4602      	mov	r2, r0
 80018f8:	693b      	ldr	r3, [r7, #16]
 80018fa:	1ad3      	subs	r3, r2, r3
 80018fc:	2b02      	cmp	r3, #2
 80018fe:	d901      	bls.n	8001904 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001900:	2303      	movs	r3, #3
 8001902:	e1a8      	b.n	8001c56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001904:	4b2b      	ldr	r3, [pc, #172]	@ (80019b4 <HAL_RCC_OscConfig+0x240>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f003 0302 	and.w	r3, r3, #2
 800190c:	2b00      	cmp	r3, #0
 800190e:	d0f0      	beq.n	80018f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001910:	4b28      	ldr	r3, [pc, #160]	@ (80019b4 <HAL_RCC_OscConfig+0x240>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	691b      	ldr	r3, [r3, #16]
 800191c:	00db      	lsls	r3, r3, #3
 800191e:	4925      	ldr	r1, [pc, #148]	@ (80019b4 <HAL_RCC_OscConfig+0x240>)
 8001920:	4313      	orrs	r3, r2
 8001922:	600b      	str	r3, [r1, #0]
 8001924:	e015      	b.n	8001952 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001926:	4b24      	ldr	r3, [pc, #144]	@ (80019b8 <HAL_RCC_OscConfig+0x244>)
 8001928:	2200      	movs	r2, #0
 800192a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800192c:	f7ff fc58 	bl	80011e0 <HAL_GetTick>
 8001930:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001932:	e008      	b.n	8001946 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001934:	f7ff fc54 	bl	80011e0 <HAL_GetTick>
 8001938:	4602      	mov	r2, r0
 800193a:	693b      	ldr	r3, [r7, #16]
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	2b02      	cmp	r3, #2
 8001940:	d901      	bls.n	8001946 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001942:	2303      	movs	r3, #3
 8001944:	e187      	b.n	8001c56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001946:	4b1b      	ldr	r3, [pc, #108]	@ (80019b4 <HAL_RCC_OscConfig+0x240>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f003 0302 	and.w	r3, r3, #2
 800194e:	2b00      	cmp	r3, #0
 8001950:	d1f0      	bne.n	8001934 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f003 0308 	and.w	r3, r3, #8
 800195a:	2b00      	cmp	r3, #0
 800195c:	d036      	beq.n	80019cc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	695b      	ldr	r3, [r3, #20]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d016      	beq.n	8001994 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001966:	4b15      	ldr	r3, [pc, #84]	@ (80019bc <HAL_RCC_OscConfig+0x248>)
 8001968:	2201      	movs	r2, #1
 800196a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800196c:	f7ff fc38 	bl	80011e0 <HAL_GetTick>
 8001970:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001972:	e008      	b.n	8001986 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001974:	f7ff fc34 	bl	80011e0 <HAL_GetTick>
 8001978:	4602      	mov	r2, r0
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	2b02      	cmp	r3, #2
 8001980:	d901      	bls.n	8001986 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001982:	2303      	movs	r3, #3
 8001984:	e167      	b.n	8001c56 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001986:	4b0b      	ldr	r3, [pc, #44]	@ (80019b4 <HAL_RCC_OscConfig+0x240>)
 8001988:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800198a:	f003 0302 	and.w	r3, r3, #2
 800198e:	2b00      	cmp	r3, #0
 8001990:	d0f0      	beq.n	8001974 <HAL_RCC_OscConfig+0x200>
 8001992:	e01b      	b.n	80019cc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001994:	4b09      	ldr	r3, [pc, #36]	@ (80019bc <HAL_RCC_OscConfig+0x248>)
 8001996:	2200      	movs	r2, #0
 8001998:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800199a:	f7ff fc21 	bl	80011e0 <HAL_GetTick>
 800199e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019a0:	e00e      	b.n	80019c0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019a2:	f7ff fc1d 	bl	80011e0 <HAL_GetTick>
 80019a6:	4602      	mov	r2, r0
 80019a8:	693b      	ldr	r3, [r7, #16]
 80019aa:	1ad3      	subs	r3, r2, r3
 80019ac:	2b02      	cmp	r3, #2
 80019ae:	d907      	bls.n	80019c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80019b0:	2303      	movs	r3, #3
 80019b2:	e150      	b.n	8001c56 <HAL_RCC_OscConfig+0x4e2>
 80019b4:	40023800 	.word	0x40023800
 80019b8:	42470000 	.word	0x42470000
 80019bc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019c0:	4b88      	ldr	r3, [pc, #544]	@ (8001be4 <HAL_RCC_OscConfig+0x470>)
 80019c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80019c4:	f003 0302 	and.w	r3, r3, #2
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d1ea      	bne.n	80019a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f003 0304 	and.w	r3, r3, #4
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	f000 8097 	beq.w	8001b08 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019da:	2300      	movs	r3, #0
 80019dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019de:	4b81      	ldr	r3, [pc, #516]	@ (8001be4 <HAL_RCC_OscConfig+0x470>)
 80019e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d10f      	bne.n	8001a0a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019ea:	2300      	movs	r3, #0
 80019ec:	60bb      	str	r3, [r7, #8]
 80019ee:	4b7d      	ldr	r3, [pc, #500]	@ (8001be4 <HAL_RCC_OscConfig+0x470>)
 80019f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f2:	4a7c      	ldr	r2, [pc, #496]	@ (8001be4 <HAL_RCC_OscConfig+0x470>)
 80019f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80019fa:	4b7a      	ldr	r3, [pc, #488]	@ (8001be4 <HAL_RCC_OscConfig+0x470>)
 80019fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a02:	60bb      	str	r3, [r7, #8]
 8001a04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a06:	2301      	movs	r3, #1
 8001a08:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a0a:	4b77      	ldr	r3, [pc, #476]	@ (8001be8 <HAL_RCC_OscConfig+0x474>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d118      	bne.n	8001a48 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a16:	4b74      	ldr	r3, [pc, #464]	@ (8001be8 <HAL_RCC_OscConfig+0x474>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a73      	ldr	r2, [pc, #460]	@ (8001be8 <HAL_RCC_OscConfig+0x474>)
 8001a1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a22:	f7ff fbdd 	bl	80011e0 <HAL_GetTick>
 8001a26:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a28:	e008      	b.n	8001a3c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a2a:	f7ff fbd9 	bl	80011e0 <HAL_GetTick>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	1ad3      	subs	r3, r2, r3
 8001a34:	2b02      	cmp	r3, #2
 8001a36:	d901      	bls.n	8001a3c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001a38:	2303      	movs	r3, #3
 8001a3a:	e10c      	b.n	8001c56 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a3c:	4b6a      	ldr	r3, [pc, #424]	@ (8001be8 <HAL_RCC_OscConfig+0x474>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d0f0      	beq.n	8001a2a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	2b01      	cmp	r3, #1
 8001a4e:	d106      	bne.n	8001a5e <HAL_RCC_OscConfig+0x2ea>
 8001a50:	4b64      	ldr	r3, [pc, #400]	@ (8001be4 <HAL_RCC_OscConfig+0x470>)
 8001a52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a54:	4a63      	ldr	r2, [pc, #396]	@ (8001be4 <HAL_RCC_OscConfig+0x470>)
 8001a56:	f043 0301 	orr.w	r3, r3, #1
 8001a5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a5c:	e01c      	b.n	8001a98 <HAL_RCC_OscConfig+0x324>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	689b      	ldr	r3, [r3, #8]
 8001a62:	2b05      	cmp	r3, #5
 8001a64:	d10c      	bne.n	8001a80 <HAL_RCC_OscConfig+0x30c>
 8001a66:	4b5f      	ldr	r3, [pc, #380]	@ (8001be4 <HAL_RCC_OscConfig+0x470>)
 8001a68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a6a:	4a5e      	ldr	r2, [pc, #376]	@ (8001be4 <HAL_RCC_OscConfig+0x470>)
 8001a6c:	f043 0304 	orr.w	r3, r3, #4
 8001a70:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a72:	4b5c      	ldr	r3, [pc, #368]	@ (8001be4 <HAL_RCC_OscConfig+0x470>)
 8001a74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a76:	4a5b      	ldr	r2, [pc, #364]	@ (8001be4 <HAL_RCC_OscConfig+0x470>)
 8001a78:	f043 0301 	orr.w	r3, r3, #1
 8001a7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a7e:	e00b      	b.n	8001a98 <HAL_RCC_OscConfig+0x324>
 8001a80:	4b58      	ldr	r3, [pc, #352]	@ (8001be4 <HAL_RCC_OscConfig+0x470>)
 8001a82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a84:	4a57      	ldr	r2, [pc, #348]	@ (8001be4 <HAL_RCC_OscConfig+0x470>)
 8001a86:	f023 0301 	bic.w	r3, r3, #1
 8001a8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a8c:	4b55      	ldr	r3, [pc, #340]	@ (8001be4 <HAL_RCC_OscConfig+0x470>)
 8001a8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a90:	4a54      	ldr	r2, [pc, #336]	@ (8001be4 <HAL_RCC_OscConfig+0x470>)
 8001a92:	f023 0304 	bic.w	r3, r3, #4
 8001a96:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	689b      	ldr	r3, [r3, #8]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d015      	beq.n	8001acc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001aa0:	f7ff fb9e 	bl	80011e0 <HAL_GetTick>
 8001aa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001aa6:	e00a      	b.n	8001abe <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001aa8:	f7ff fb9a 	bl	80011e0 <HAL_GetTick>
 8001aac:	4602      	mov	r2, r0
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d901      	bls.n	8001abe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001aba:	2303      	movs	r3, #3
 8001abc:	e0cb      	b.n	8001c56 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001abe:	4b49      	ldr	r3, [pc, #292]	@ (8001be4 <HAL_RCC_OscConfig+0x470>)
 8001ac0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ac2:	f003 0302 	and.w	r3, r3, #2
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d0ee      	beq.n	8001aa8 <HAL_RCC_OscConfig+0x334>
 8001aca:	e014      	b.n	8001af6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001acc:	f7ff fb88 	bl	80011e0 <HAL_GetTick>
 8001ad0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ad2:	e00a      	b.n	8001aea <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ad4:	f7ff fb84 	bl	80011e0 <HAL_GetTick>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	693b      	ldr	r3, [r7, #16]
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d901      	bls.n	8001aea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	e0b5      	b.n	8001c56 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001aea:	4b3e      	ldr	r3, [pc, #248]	@ (8001be4 <HAL_RCC_OscConfig+0x470>)
 8001aec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001aee:	f003 0302 	and.w	r3, r3, #2
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d1ee      	bne.n	8001ad4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001af6:	7dfb      	ldrb	r3, [r7, #23]
 8001af8:	2b01      	cmp	r3, #1
 8001afa:	d105      	bne.n	8001b08 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001afc:	4b39      	ldr	r3, [pc, #228]	@ (8001be4 <HAL_RCC_OscConfig+0x470>)
 8001afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b00:	4a38      	ldr	r2, [pc, #224]	@ (8001be4 <HAL_RCC_OscConfig+0x470>)
 8001b02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b06:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	699b      	ldr	r3, [r3, #24]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	f000 80a1 	beq.w	8001c54 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001b12:	4b34      	ldr	r3, [pc, #208]	@ (8001be4 <HAL_RCC_OscConfig+0x470>)
 8001b14:	689b      	ldr	r3, [r3, #8]
 8001b16:	f003 030c 	and.w	r3, r3, #12
 8001b1a:	2b08      	cmp	r3, #8
 8001b1c:	d05c      	beq.n	8001bd8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	699b      	ldr	r3, [r3, #24]
 8001b22:	2b02      	cmp	r3, #2
 8001b24:	d141      	bne.n	8001baa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b26:	4b31      	ldr	r3, [pc, #196]	@ (8001bec <HAL_RCC_OscConfig+0x478>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b2c:	f7ff fb58 	bl	80011e0 <HAL_GetTick>
 8001b30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b32:	e008      	b.n	8001b46 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b34:	f7ff fb54 	bl	80011e0 <HAL_GetTick>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	2b02      	cmp	r3, #2
 8001b40:	d901      	bls.n	8001b46 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001b42:	2303      	movs	r3, #3
 8001b44:	e087      	b.n	8001c56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b46:	4b27      	ldr	r3, [pc, #156]	@ (8001be4 <HAL_RCC_OscConfig+0x470>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d1f0      	bne.n	8001b34 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	69da      	ldr	r2, [r3, #28]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6a1b      	ldr	r3, [r3, #32]
 8001b5a:	431a      	orrs	r2, r3
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b60:	019b      	lsls	r3, r3, #6
 8001b62:	431a      	orrs	r2, r3
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b68:	085b      	lsrs	r3, r3, #1
 8001b6a:	3b01      	subs	r3, #1
 8001b6c:	041b      	lsls	r3, r3, #16
 8001b6e:	431a      	orrs	r2, r3
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b74:	061b      	lsls	r3, r3, #24
 8001b76:	491b      	ldr	r1, [pc, #108]	@ (8001be4 <HAL_RCC_OscConfig+0x470>)
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001bec <HAL_RCC_OscConfig+0x478>)
 8001b7e:	2201      	movs	r2, #1
 8001b80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b82:	f7ff fb2d 	bl	80011e0 <HAL_GetTick>
 8001b86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b88:	e008      	b.n	8001b9c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b8a:	f7ff fb29 	bl	80011e0 <HAL_GetTick>
 8001b8e:	4602      	mov	r2, r0
 8001b90:	693b      	ldr	r3, [r7, #16]
 8001b92:	1ad3      	subs	r3, r2, r3
 8001b94:	2b02      	cmp	r3, #2
 8001b96:	d901      	bls.n	8001b9c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001b98:	2303      	movs	r3, #3
 8001b9a:	e05c      	b.n	8001c56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b9c:	4b11      	ldr	r3, [pc, #68]	@ (8001be4 <HAL_RCC_OscConfig+0x470>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d0f0      	beq.n	8001b8a <HAL_RCC_OscConfig+0x416>
 8001ba8:	e054      	b.n	8001c54 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001baa:	4b10      	ldr	r3, [pc, #64]	@ (8001bec <HAL_RCC_OscConfig+0x478>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb0:	f7ff fb16 	bl	80011e0 <HAL_GetTick>
 8001bb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bb6:	e008      	b.n	8001bca <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bb8:	f7ff fb12 	bl	80011e0 <HAL_GetTick>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	2b02      	cmp	r3, #2
 8001bc4:	d901      	bls.n	8001bca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	e045      	b.n	8001c56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bca:	4b06      	ldr	r3, [pc, #24]	@ (8001be4 <HAL_RCC_OscConfig+0x470>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d1f0      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x444>
 8001bd6:	e03d      	b.n	8001c54 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	699b      	ldr	r3, [r3, #24]
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d107      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001be0:	2301      	movs	r3, #1
 8001be2:	e038      	b.n	8001c56 <HAL_RCC_OscConfig+0x4e2>
 8001be4:	40023800 	.word	0x40023800
 8001be8:	40007000 	.word	0x40007000
 8001bec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001bf0:	4b1b      	ldr	r3, [pc, #108]	@ (8001c60 <HAL_RCC_OscConfig+0x4ec>)
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	699b      	ldr	r3, [r3, #24]
 8001bfa:	2b01      	cmp	r3, #1
 8001bfc:	d028      	beq.n	8001c50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d121      	bne.n	8001c50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d11a      	bne.n	8001c50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c1a:	68fa      	ldr	r2, [r7, #12]
 8001c1c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001c20:	4013      	ands	r3, r2
 8001c22:	687a      	ldr	r2, [r7, #4]
 8001c24:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001c26:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d111      	bne.n	8001c50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c36:	085b      	lsrs	r3, r3, #1
 8001c38:	3b01      	subs	r3, #1
 8001c3a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c3c:	429a      	cmp	r2, r3
 8001c3e:	d107      	bne.n	8001c50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c4a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d001      	beq.n	8001c54 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001c50:	2301      	movs	r3, #1
 8001c52:	e000      	b.n	8001c56 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001c54:	2300      	movs	r3, #0
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3718      	adds	r7, #24
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	40023800 	.word	0x40023800

08001c64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b084      	sub	sp, #16
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
 8001c6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d101      	bne.n	8001c78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c74:	2301      	movs	r3, #1
 8001c76:	e0cc      	b.n	8001e12 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c78:	4b68      	ldr	r3, [pc, #416]	@ (8001e1c <HAL_RCC_ClockConfig+0x1b8>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f003 0307 	and.w	r3, r3, #7
 8001c80:	683a      	ldr	r2, [r7, #0]
 8001c82:	429a      	cmp	r2, r3
 8001c84:	d90c      	bls.n	8001ca0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c86:	4b65      	ldr	r3, [pc, #404]	@ (8001e1c <HAL_RCC_ClockConfig+0x1b8>)
 8001c88:	683a      	ldr	r2, [r7, #0]
 8001c8a:	b2d2      	uxtb	r2, r2
 8001c8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c8e:	4b63      	ldr	r3, [pc, #396]	@ (8001e1c <HAL_RCC_ClockConfig+0x1b8>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f003 0307 	and.w	r3, r3, #7
 8001c96:	683a      	ldr	r2, [r7, #0]
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d001      	beq.n	8001ca0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	e0b8      	b.n	8001e12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f003 0302 	and.w	r3, r3, #2
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d020      	beq.n	8001cee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f003 0304 	and.w	r3, r3, #4
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d005      	beq.n	8001cc4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001cb8:	4b59      	ldr	r3, [pc, #356]	@ (8001e20 <HAL_RCC_ClockConfig+0x1bc>)
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	4a58      	ldr	r2, [pc, #352]	@ (8001e20 <HAL_RCC_ClockConfig+0x1bc>)
 8001cbe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001cc2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 0308 	and.w	r3, r3, #8
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d005      	beq.n	8001cdc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001cd0:	4b53      	ldr	r3, [pc, #332]	@ (8001e20 <HAL_RCC_ClockConfig+0x1bc>)
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	4a52      	ldr	r2, [pc, #328]	@ (8001e20 <HAL_RCC_ClockConfig+0x1bc>)
 8001cd6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001cda:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cdc:	4b50      	ldr	r3, [pc, #320]	@ (8001e20 <HAL_RCC_ClockConfig+0x1bc>)
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	689b      	ldr	r3, [r3, #8]
 8001ce8:	494d      	ldr	r1, [pc, #308]	@ (8001e20 <HAL_RCC_ClockConfig+0x1bc>)
 8001cea:	4313      	orrs	r3, r2
 8001cec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f003 0301 	and.w	r3, r3, #1
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d044      	beq.n	8001d84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	2b01      	cmp	r3, #1
 8001d00:	d107      	bne.n	8001d12 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d02:	4b47      	ldr	r3, [pc, #284]	@ (8001e20 <HAL_RCC_ClockConfig+0x1bc>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d119      	bne.n	8001d42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e07f      	b.n	8001e12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	d003      	beq.n	8001d22 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d1e:	2b03      	cmp	r3, #3
 8001d20:	d107      	bne.n	8001d32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d22:	4b3f      	ldr	r3, [pc, #252]	@ (8001e20 <HAL_RCC_ClockConfig+0x1bc>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d109      	bne.n	8001d42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e06f      	b.n	8001e12 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d32:	4b3b      	ldr	r3, [pc, #236]	@ (8001e20 <HAL_RCC_ClockConfig+0x1bc>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f003 0302 	and.w	r3, r3, #2
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d101      	bne.n	8001d42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e067      	b.n	8001e12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d42:	4b37      	ldr	r3, [pc, #220]	@ (8001e20 <HAL_RCC_ClockConfig+0x1bc>)
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	f023 0203 	bic.w	r2, r3, #3
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	4934      	ldr	r1, [pc, #208]	@ (8001e20 <HAL_RCC_ClockConfig+0x1bc>)
 8001d50:	4313      	orrs	r3, r2
 8001d52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d54:	f7ff fa44 	bl	80011e0 <HAL_GetTick>
 8001d58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d5a:	e00a      	b.n	8001d72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d5c:	f7ff fa40 	bl	80011e0 <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d901      	bls.n	8001d72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	e04f      	b.n	8001e12 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d72:	4b2b      	ldr	r3, [pc, #172]	@ (8001e20 <HAL_RCC_ClockConfig+0x1bc>)
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	f003 020c 	and.w	r2, r3, #12
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	009b      	lsls	r3, r3, #2
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d1eb      	bne.n	8001d5c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d84:	4b25      	ldr	r3, [pc, #148]	@ (8001e1c <HAL_RCC_ClockConfig+0x1b8>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 0307 	and.w	r3, r3, #7
 8001d8c:	683a      	ldr	r2, [r7, #0]
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	d20c      	bcs.n	8001dac <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d92:	4b22      	ldr	r3, [pc, #136]	@ (8001e1c <HAL_RCC_ClockConfig+0x1b8>)
 8001d94:	683a      	ldr	r2, [r7, #0]
 8001d96:	b2d2      	uxtb	r2, r2
 8001d98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d9a:	4b20      	ldr	r3, [pc, #128]	@ (8001e1c <HAL_RCC_ClockConfig+0x1b8>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 0307 	and.w	r3, r3, #7
 8001da2:	683a      	ldr	r2, [r7, #0]
 8001da4:	429a      	cmp	r2, r3
 8001da6:	d001      	beq.n	8001dac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001da8:	2301      	movs	r3, #1
 8001daa:	e032      	b.n	8001e12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f003 0304 	and.w	r3, r3, #4
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d008      	beq.n	8001dca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001db8:	4b19      	ldr	r3, [pc, #100]	@ (8001e20 <HAL_RCC_ClockConfig+0x1bc>)
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	68db      	ldr	r3, [r3, #12]
 8001dc4:	4916      	ldr	r1, [pc, #88]	@ (8001e20 <HAL_RCC_ClockConfig+0x1bc>)
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 0308 	and.w	r3, r3, #8
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d009      	beq.n	8001dea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001dd6:	4b12      	ldr	r3, [pc, #72]	@ (8001e20 <HAL_RCC_ClockConfig+0x1bc>)
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	691b      	ldr	r3, [r3, #16]
 8001de2:	00db      	lsls	r3, r3, #3
 8001de4:	490e      	ldr	r1, [pc, #56]	@ (8001e20 <HAL_RCC_ClockConfig+0x1bc>)
 8001de6:	4313      	orrs	r3, r2
 8001de8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001dea:	f000 f821 	bl	8001e30 <HAL_RCC_GetSysClockFreq>
 8001dee:	4602      	mov	r2, r0
 8001df0:	4b0b      	ldr	r3, [pc, #44]	@ (8001e20 <HAL_RCC_ClockConfig+0x1bc>)
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	091b      	lsrs	r3, r3, #4
 8001df6:	f003 030f 	and.w	r3, r3, #15
 8001dfa:	490a      	ldr	r1, [pc, #40]	@ (8001e24 <HAL_RCC_ClockConfig+0x1c0>)
 8001dfc:	5ccb      	ldrb	r3, [r1, r3]
 8001dfe:	fa22 f303 	lsr.w	r3, r2, r3
 8001e02:	4a09      	ldr	r2, [pc, #36]	@ (8001e28 <HAL_RCC_ClockConfig+0x1c4>)
 8001e04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001e06:	4b09      	ldr	r3, [pc, #36]	@ (8001e2c <HAL_RCC_ClockConfig+0x1c8>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f7ff f9a4 	bl	8001158 <HAL_InitTick>

  return HAL_OK;
 8001e10:	2300      	movs	r3, #0
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3710      	adds	r7, #16
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	40023c00 	.word	0x40023c00
 8001e20:	40023800 	.word	0x40023800
 8001e24:	08005aa4 	.word	0x08005aa4
 8001e28:	20000000 	.word	0x20000000
 8001e2c:	20000004 	.word	0x20000004

08001e30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e34:	b090      	sub	sp, #64	@ 0x40
 8001e36:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8001e40:	2300      	movs	r3, #0
 8001e42:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001e44:	2300      	movs	r3, #0
 8001e46:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e48:	4b59      	ldr	r3, [pc, #356]	@ (8001fb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f003 030c 	and.w	r3, r3, #12
 8001e50:	2b08      	cmp	r3, #8
 8001e52:	d00d      	beq.n	8001e70 <HAL_RCC_GetSysClockFreq+0x40>
 8001e54:	2b08      	cmp	r3, #8
 8001e56:	f200 80a1 	bhi.w	8001f9c <HAL_RCC_GetSysClockFreq+0x16c>
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d002      	beq.n	8001e64 <HAL_RCC_GetSysClockFreq+0x34>
 8001e5e:	2b04      	cmp	r3, #4
 8001e60:	d003      	beq.n	8001e6a <HAL_RCC_GetSysClockFreq+0x3a>
 8001e62:	e09b      	b.n	8001f9c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001e64:	4b53      	ldr	r3, [pc, #332]	@ (8001fb4 <HAL_RCC_GetSysClockFreq+0x184>)
 8001e66:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001e68:	e09b      	b.n	8001fa2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001e6a:	4b53      	ldr	r3, [pc, #332]	@ (8001fb8 <HAL_RCC_GetSysClockFreq+0x188>)
 8001e6c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001e6e:	e098      	b.n	8001fa2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e70:	4b4f      	ldr	r3, [pc, #316]	@ (8001fb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001e78:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e7a:	4b4d      	ldr	r3, [pc, #308]	@ (8001fb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d028      	beq.n	8001ed8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e86:	4b4a      	ldr	r3, [pc, #296]	@ (8001fb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	099b      	lsrs	r3, r3, #6
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	623b      	str	r3, [r7, #32]
 8001e90:	627a      	str	r2, [r7, #36]	@ 0x24
 8001e92:	6a3b      	ldr	r3, [r7, #32]
 8001e94:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001e98:	2100      	movs	r1, #0
 8001e9a:	4b47      	ldr	r3, [pc, #284]	@ (8001fb8 <HAL_RCC_GetSysClockFreq+0x188>)
 8001e9c:	fb03 f201 	mul.w	r2, r3, r1
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	fb00 f303 	mul.w	r3, r0, r3
 8001ea6:	4413      	add	r3, r2
 8001ea8:	4a43      	ldr	r2, [pc, #268]	@ (8001fb8 <HAL_RCC_GetSysClockFreq+0x188>)
 8001eaa:	fba0 1202 	umull	r1, r2, r0, r2
 8001eae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001eb0:	460a      	mov	r2, r1
 8001eb2:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001eb4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001eb6:	4413      	add	r3, r2
 8001eb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001eba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	61bb      	str	r3, [r7, #24]
 8001ec0:	61fa      	str	r2, [r7, #28]
 8001ec2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ec6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001eca:	f7fe f9d1 	bl	8000270 <__aeabi_uldivmod>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	460b      	mov	r3, r1
 8001ed2:	4613      	mov	r3, r2
 8001ed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ed6:	e053      	b.n	8001f80 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ed8:	4b35      	ldr	r3, [pc, #212]	@ (8001fb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	099b      	lsrs	r3, r3, #6
 8001ede:	2200      	movs	r2, #0
 8001ee0:	613b      	str	r3, [r7, #16]
 8001ee2:	617a      	str	r2, [r7, #20]
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001eea:	f04f 0b00 	mov.w	fp, #0
 8001eee:	4652      	mov	r2, sl
 8001ef0:	465b      	mov	r3, fp
 8001ef2:	f04f 0000 	mov.w	r0, #0
 8001ef6:	f04f 0100 	mov.w	r1, #0
 8001efa:	0159      	lsls	r1, r3, #5
 8001efc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f00:	0150      	lsls	r0, r2, #5
 8001f02:	4602      	mov	r2, r0
 8001f04:	460b      	mov	r3, r1
 8001f06:	ebb2 080a 	subs.w	r8, r2, sl
 8001f0a:	eb63 090b 	sbc.w	r9, r3, fp
 8001f0e:	f04f 0200 	mov.w	r2, #0
 8001f12:	f04f 0300 	mov.w	r3, #0
 8001f16:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001f1a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001f1e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001f22:	ebb2 0408 	subs.w	r4, r2, r8
 8001f26:	eb63 0509 	sbc.w	r5, r3, r9
 8001f2a:	f04f 0200 	mov.w	r2, #0
 8001f2e:	f04f 0300 	mov.w	r3, #0
 8001f32:	00eb      	lsls	r3, r5, #3
 8001f34:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001f38:	00e2      	lsls	r2, r4, #3
 8001f3a:	4614      	mov	r4, r2
 8001f3c:	461d      	mov	r5, r3
 8001f3e:	eb14 030a 	adds.w	r3, r4, sl
 8001f42:	603b      	str	r3, [r7, #0]
 8001f44:	eb45 030b 	adc.w	r3, r5, fp
 8001f48:	607b      	str	r3, [r7, #4]
 8001f4a:	f04f 0200 	mov.w	r2, #0
 8001f4e:	f04f 0300 	mov.w	r3, #0
 8001f52:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001f56:	4629      	mov	r1, r5
 8001f58:	028b      	lsls	r3, r1, #10
 8001f5a:	4621      	mov	r1, r4
 8001f5c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001f60:	4621      	mov	r1, r4
 8001f62:	028a      	lsls	r2, r1, #10
 8001f64:	4610      	mov	r0, r2
 8001f66:	4619      	mov	r1, r3
 8001f68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	60bb      	str	r3, [r7, #8]
 8001f6e:	60fa      	str	r2, [r7, #12]
 8001f70:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f74:	f7fe f97c 	bl	8000270 <__aeabi_uldivmod>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	460b      	mov	r3, r1
 8001f7c:	4613      	mov	r3, r2
 8001f7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001f80:	4b0b      	ldr	r3, [pc, #44]	@ (8001fb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	0c1b      	lsrs	r3, r3, #16
 8001f86:	f003 0303 	and.w	r3, r3, #3
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	005b      	lsls	r3, r3, #1
 8001f8e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001f90:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001f92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f94:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f98:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001f9a:	e002      	b.n	8001fa2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001f9c:	4b05      	ldr	r3, [pc, #20]	@ (8001fb4 <HAL_RCC_GetSysClockFreq+0x184>)
 8001f9e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001fa0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001fa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	3740      	adds	r7, #64	@ 0x40
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001fae:	bf00      	nop
 8001fb0:	40023800 	.word	0x40023800
 8001fb4:	00f42400 	.word	0x00f42400
 8001fb8:	017d7840 	.word	0x017d7840

08001fbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fc0:	4b03      	ldr	r3, [pc, #12]	@ (8001fd0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop
 8001fd0:	20000000 	.word	0x20000000

08001fd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001fd8:	f7ff fff0 	bl	8001fbc <HAL_RCC_GetHCLKFreq>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	4b05      	ldr	r3, [pc, #20]	@ (8001ff4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	0a9b      	lsrs	r3, r3, #10
 8001fe4:	f003 0307 	and.w	r3, r3, #7
 8001fe8:	4903      	ldr	r1, [pc, #12]	@ (8001ff8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001fea:	5ccb      	ldrb	r3, [r1, r3]
 8001fec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	40023800 	.word	0x40023800
 8001ff8:	08005ab4 	.word	0x08005ab4

08001ffc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002000:	f7ff ffdc 	bl	8001fbc <HAL_RCC_GetHCLKFreq>
 8002004:	4602      	mov	r2, r0
 8002006:	4b05      	ldr	r3, [pc, #20]	@ (800201c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	0b5b      	lsrs	r3, r3, #13
 800200c:	f003 0307 	and.w	r3, r3, #7
 8002010:	4903      	ldr	r1, [pc, #12]	@ (8002020 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002012:	5ccb      	ldrb	r3, [r1, r3]
 8002014:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002018:	4618      	mov	r0, r3
 800201a:	bd80      	pop	{r7, pc}
 800201c:	40023800 	.word	0x40023800
 8002020:	08005ab4 	.word	0x08005ab4

08002024 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d101      	bne.n	8002036 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8002032:	2301      	movs	r3, #1
 8002034:	e022      	b.n	800207c <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800203c:	b2db      	uxtb	r3, r3
 800203e:	2b00      	cmp	r3, #0
 8002040:	d105      	bne.n	800204e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2200      	movs	r2, #0
 8002046:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8002048:	6878      	ldr	r0, [r7, #4]
 800204a:	f7fe fe53 	bl	8000cf4 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2203      	movs	r2, #3
 8002052:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f000 f814 	bl	8002084 <HAL_SD_InitCard>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e00a      	b.n	800207c <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2200      	movs	r2, #0
 800206a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2200      	movs	r2, #0
 8002070:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2201      	movs	r2, #1
 8002076:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800207a:	2300      	movs	r3, #0
}
 800207c:	4618      	mov	r0, r3
 800207e:	3708      	adds	r7, #8
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}

08002084 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8002084:	b5b0      	push	{r4, r5, r7, lr}
 8002086:	b08e      	sub	sp, #56	@ 0x38
 8002088:	af04      	add	r7, sp, #16
 800208a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800208c:	2300      	movs	r3, #0
 800208e:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8002090:	2300      	movs	r3, #0
 8002092:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002094:	2300      	movs	r3, #0
 8002096:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8002098:	2300      	movs	r3, #0
 800209a:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800209c:	2300      	movs	r3, #0
 800209e:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80020a0:	2376      	movs	r3, #118	@ 0x76
 80020a2:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681d      	ldr	r5, [r3, #0]
 80020a8:	466c      	mov	r4, sp
 80020aa:	f107 0318 	add.w	r3, r7, #24
 80020ae:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80020b2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80020b6:	f107 030c 	add.w	r3, r7, #12
 80020ba:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020bc:	4628      	mov	r0, r5
 80020be:	f001 fc19 	bl	80038f4 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80020c2:	4b2a      	ldr	r3, [pc, #168]	@ (800216c <HAL_SD_InitCard+0xe8>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4618      	mov	r0, r3
 80020ce:	f001 fc5a 	bl	8003986 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80020d2:	4b26      	ldr	r3, [pc, #152]	@ (800216c <HAL_SD_InitCard+0xe8>)
 80020d4:	2201      	movs	r2, #1
 80020d6:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 80020d8:	2002      	movs	r0, #2
 80020da:	f7ff f88d 	bl	80011f8 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80020de:	6878      	ldr	r0, [r7, #4]
 80020e0:	f000 ff46 	bl	8002f70 <SD_PowerON>
 80020e4:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80020e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d00b      	beq.n	8002104 <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2201      	movs	r2, #1
 80020f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80020f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020fa:	431a      	orrs	r2, r3
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8002100:	2301      	movs	r3, #1
 8002102:	e02e      	b.n	8002162 <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8002104:	6878      	ldr	r0, [r7, #4]
 8002106:	f000 fe65 	bl	8002dd4 <SD_InitCard>
 800210a:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800210c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800210e:	2b00      	cmp	r3, #0
 8002110:	d00b      	beq.n	800212a <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2201      	movs	r2, #1
 8002116:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800211e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002120:	431a      	orrs	r2, r3
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e01b      	b.n	8002162 <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002132:	4618      	mov	r0, r3
 8002134:	f001 fcb9 	bl	8003aaa <SDMMC_CmdBlockLength>
 8002138:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800213a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800213c:	2b00      	cmp	r3, #0
 800213e:	d00f      	beq.n	8002160 <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a0a      	ldr	r2, [pc, #40]	@ (8002170 <HAL_SD_InitCard+0xec>)
 8002146:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800214c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800214e:	431a      	orrs	r2, r3
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2201      	movs	r2, #1
 8002158:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	e000      	b.n	8002162 <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 8002160:	2300      	movs	r3, #0
}
 8002162:	4618      	mov	r0, r3
 8002164:	3728      	adds	r7, #40	@ 0x28
 8002166:	46bd      	mov	sp, r7
 8002168:	bdb0      	pop	{r4, r5, r7, pc}
 800216a:	bf00      	nop
 800216c:	422580a0 	.word	0x422580a0
 8002170:	004005ff 	.word	0x004005ff

08002174 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b092      	sub	sp, #72	@ 0x48
 8002178:	af00      	add	r7, sp, #0
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	607a      	str	r2, [r7, #4]
 8002180:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8002182:	f7ff f82d 	bl	80011e0 <HAL_GetTick>
 8002186:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d107      	bne.n	80021a6 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800219a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e1c5      	b.n	8002532 <HAL_SD_ReadBlocks+0x3be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	f040 81b8 	bne.w	8002524 <HAL_SD_ReadBlocks+0x3b0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	2200      	movs	r2, #0
 80021b8:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80021ba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	441a      	add	r2, r3
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d907      	bls.n	80021d8 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021cc:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 80021d4:	2301      	movs	r3, #1
 80021d6:	e1ac      	b.n	8002532 <HAL_SD_ReadBlocks+0x3be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	2203      	movs	r2, #3
 80021dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	2200      	movs	r2, #0
 80021e6:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d002      	beq.n	80021f6 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 80021f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80021f2:	025b      	lsls	r3, r3, #9
 80021f4:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80021f6:	f04f 33ff 	mov.w	r3, #4294967295
 80021fa:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	025b      	lsls	r3, r3, #9
 8002200:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8002202:	2390      	movs	r3, #144	@ 0x90
 8002204:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8002206:	2302      	movs	r3, #2
 8002208:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800220a:	2300      	movs	r3, #0
 800220c:	627b      	str	r3, [r7, #36]	@ 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 800220e:	2301      	movs	r3, #1
 8002210:	62bb      	str	r3, [r7, #40]	@ 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f107 0214 	add.w	r2, r7, #20
 800221a:	4611      	mov	r1, r2
 800221c:	4618      	mov	r0, r3
 800221e:	f001 fc18 	bl	8003a52 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	2b01      	cmp	r3, #1
 8002226:	d90a      	bls.n	800223e <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	2202      	movs	r2, #2
 800222c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002234:	4618      	mov	r0, r3
 8002236:	f001 fc7c 	bl	8003b32 <SDMMC_CmdReadMultiBlock>
 800223a:	6478      	str	r0, [r7, #68]	@ 0x44
 800223c:	e009      	b.n	8002252 <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	2201      	movs	r2, #1
 8002242:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800224a:	4618      	mov	r0, r3
 800224c:	f001 fc4f 	bl	8003aee <SDMMC_CmdReadSingleBlock>
 8002250:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8002252:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002254:	2b00      	cmp	r3, #0
 8002256:	d012      	beq.n	800227e <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a7e      	ldr	r2, [pc, #504]	@ (8002458 <HAL_SD_ReadBlocks+0x2e4>)
 800225e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002264:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002266:	431a      	orrs	r2, r3
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	2201      	movs	r2, #1
 8002270:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	2200      	movs	r2, #0
 8002278:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	e159      	b.n	8002532 <HAL_SD_ReadBlocks+0x3be>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 800227e:	69bb      	ldr	r3, [r7, #24]
 8002280:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8002282:	e061      	b.n	8002348 <HAL_SD_ReadBlocks+0x1d4>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800228a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800228e:	2b00      	cmp	r3, #0
 8002290:	d03c      	beq.n	800230c <HAL_SD_ReadBlocks+0x198>
 8002292:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002294:	2b00      	cmp	r3, #0
 8002296:	d039      	beq.n	800230c <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8002298:	2300      	movs	r3, #0
 800229a:	643b      	str	r3, [r7, #64]	@ 0x40
 800229c:	e033      	b.n	8002306 <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4618      	mov	r0, r3
 80022a4:	f001 fb51 	bl	800394a <SDIO_ReadFIFO>
 80022a8:	62f8      	str	r0, [r7, #44]	@ 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 80022aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022ac:	b2da      	uxtb	r2, r3
 80022ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022b0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80022b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022b4:	3301      	adds	r3, #1
 80022b6:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80022b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022ba:	3b01      	subs	r3, #1
 80022bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80022be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022c0:	0a1b      	lsrs	r3, r3, #8
 80022c2:	b2da      	uxtb	r2, r3
 80022c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022c6:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80022c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022ca:	3301      	adds	r3, #1
 80022cc:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80022ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022d0:	3b01      	subs	r3, #1
 80022d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80022d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022d6:	0c1b      	lsrs	r3, r3, #16
 80022d8:	b2da      	uxtb	r2, r3
 80022da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022dc:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80022de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022e0:	3301      	adds	r3, #1
 80022e2:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80022e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022e6:	3b01      	subs	r3, #1
 80022e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80022ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022ec:	0e1b      	lsrs	r3, r3, #24
 80022ee:	b2da      	uxtb	r2, r3
 80022f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022f2:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80022f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022f6:	3301      	adds	r3, #1
 80022f8:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80022fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022fc:	3b01      	subs	r3, #1
 80022fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for(count = 0U; count < 8U; count++)
 8002300:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002302:	3301      	adds	r3, #1
 8002304:	643b      	str	r3, [r7, #64]	@ 0x40
 8002306:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002308:	2b07      	cmp	r3, #7
 800230a:	d9c8      	bls.n	800229e <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800230c:	f7fe ff68 	bl	80011e0 <HAL_GetTick>
 8002310:	4602      	mov	r2, r0
 8002312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002314:	1ad3      	subs	r3, r2, r3
 8002316:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002318:	429a      	cmp	r2, r3
 800231a:	d902      	bls.n	8002322 <HAL_SD_ReadBlocks+0x1ae>
 800231c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800231e:	2b00      	cmp	r3, #0
 8002320:	d112      	bne.n	8002348 <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a4c      	ldr	r2, [pc, #304]	@ (8002458 <HAL_SD_ReadBlocks+0x2e4>)
 8002328:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800232e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2201      	movs	r2, #1
 800233a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	2200      	movs	r2, #0
 8002342:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 8002344:	2303      	movs	r3, #3
 8002346:	e0f4      	b.n	8002532 <HAL_SD_ReadBlocks+0x3be>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800234e:	f240 332a 	movw	r3, #810	@ 0x32a
 8002352:	4013      	ands	r3, r2
 8002354:	2b00      	cmp	r3, #0
 8002356:	d095      	beq.n	8002284 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800235e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002362:	2b00      	cmp	r3, #0
 8002364:	d022      	beq.n	80023ac <HAL_SD_ReadBlocks+0x238>
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	2b01      	cmp	r3, #1
 800236a:	d91f      	bls.n	80023ac <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002370:	2b03      	cmp	r3, #3
 8002372:	d01b      	beq.n	80023ac <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4618      	mov	r0, r3
 800237a:	f001 fca5 	bl	8003cc8 <SDMMC_CmdStopTransfer>
 800237e:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8002380:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002382:	2b00      	cmp	r3, #0
 8002384:	d012      	beq.n	80023ac <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a33      	ldr	r2, [pc, #204]	@ (8002458 <HAL_SD_ReadBlocks+0x2e4>)
 800238c:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002392:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002394:	431a      	orrs	r2, r3
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	2201      	movs	r2, #1
 800239e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	2200      	movs	r2, #0
 80023a6:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 80023a8:	2301      	movs	r3, #1
 80023aa:	e0c2      	b.n	8002532 <HAL_SD_ReadBlocks+0x3be>
      }
    }

    /* Get error state */
#if defined(SDIO_STA_STBITERR)
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023b2:	f003 0308 	and.w	r3, r3, #8
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d106      	bne.n	80023c8 <HAL_SD_ReadBlocks+0x254>
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d012      	beq.n	80023ee <HAL_SD_ReadBlocks+0x27a>
#else /* SDIO_STA_STBITERR not defined */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a22      	ldr	r2, [pc, #136]	@ (8002458 <HAL_SD_ReadBlocks+0x2e4>)
 80023ce:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023d4:	f043 0208 	orr.w	r2, r3, #8
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	2201      	movs	r2, #1
 80023e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	2200      	movs	r2, #0
 80023e8:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e0a1      	b.n	8002532 <HAL_SD_ReadBlocks+0x3be>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023f4:	f003 0302 	and.w	r3, r3, #2
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d012      	beq.n	8002422 <HAL_SD_ReadBlocks+0x2ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a15      	ldr	r2, [pc, #84]	@ (8002458 <HAL_SD_ReadBlocks+0x2e4>)
 8002402:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002408:	f043 0202 	orr.w	r2, r3, #2
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2201      	movs	r2, #1
 8002414:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	2200      	movs	r2, #0
 800241c:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e087      	b.n	8002532 <HAL_SD_ReadBlocks+0x3be>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002428:	f003 0320 	and.w	r3, r3, #32
 800242c:	2b00      	cmp	r3, #0
 800242e:	d064      	beq.n	80024fa <HAL_SD_ReadBlocks+0x386>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a08      	ldr	r2, [pc, #32]	@ (8002458 <HAL_SD_ReadBlocks+0x2e4>)
 8002436:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800243c:	f043 0220 	orr.w	r2, r3, #32
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	2201      	movs	r2, #1
 8002448:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	2200      	movs	r2, #0
 8002450:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	e06d      	b.n	8002532 <HAL_SD_ReadBlocks+0x3be>
 8002456:	bf00      	nop
 8002458:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4618      	mov	r0, r3
 8002462:	f001 fa72 	bl	800394a <SDIO_ReadFIFO>
 8002466:	62f8      	str	r0, [r7, #44]	@ 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8002468:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800246a:	b2da      	uxtb	r2, r3
 800246c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800246e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8002470:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002472:	3301      	adds	r3, #1
 8002474:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8002476:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002478:	3b01      	subs	r3, #1
 800247a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800247c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800247e:	0a1b      	lsrs	r3, r3, #8
 8002480:	b2da      	uxtb	r2, r3
 8002482:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002484:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8002486:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002488:	3301      	adds	r3, #1
 800248a:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800248c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800248e:	3b01      	subs	r3, #1
 8002490:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8002492:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002494:	0c1b      	lsrs	r3, r3, #16
 8002496:	b2da      	uxtb	r2, r3
 8002498:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800249a:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800249c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800249e:	3301      	adds	r3, #1
 80024a0:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 80024a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80024a4:	3b01      	subs	r3, #1
 80024a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80024a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024aa:	0e1b      	lsrs	r3, r3, #24
 80024ac:	b2da      	uxtb	r2, r3
 80024ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024b0:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80024b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024b4:	3301      	adds	r3, #1
 80024b6:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 80024b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80024ba:	3b01      	subs	r3, #1
 80024bc:	63fb      	str	r3, [r7, #60]	@ 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80024be:	f7fe fe8f 	bl	80011e0 <HAL_GetTick>
 80024c2:	4602      	mov	r2, r0
 80024c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024c6:	1ad3      	subs	r3, r2, r3
 80024c8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80024ca:	429a      	cmp	r2, r3
 80024cc:	d902      	bls.n	80024d4 <HAL_SD_ReadBlocks+0x360>
 80024ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d112      	bne.n	80024fa <HAL_SD_ReadBlocks+0x386>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a18      	ldr	r2, [pc, #96]	@ (800253c <HAL_SD_ReadBlocks+0x3c8>)
 80024da:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024e0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	2201      	movs	r2, #1
 80024ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	2200      	movs	r2, #0
 80024f4:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	e01b      	b.n	8002532 <HAL_SD_ReadBlocks+0x3be>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002500:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002504:	2b00      	cmp	r3, #0
 8002506:	d002      	beq.n	800250e <HAL_SD_ReadBlocks+0x39a>
 8002508:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800250a:	2b00      	cmp	r3, #0
 800250c:	d1a6      	bne.n	800245c <HAL_SD_ReadBlocks+0x2e8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f240 523a 	movw	r2, #1338	@ 0x53a
 8002516:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2201      	movs	r2, #1
 800251c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 8002520:	2300      	movs	r3, #0
 8002522:	e006      	b.n	8002532 <HAL_SD_ReadBlocks+0x3be>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002528:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
  }
}
 8002532:	4618      	mov	r0, r3
 8002534:	3748      	adds	r7, #72	@ 0x48
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	004005ff 	.word	0x004005ff

08002540 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b092      	sub	sp, #72	@ 0x48
 8002544:	af00      	add	r7, sp, #0
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	60b9      	str	r1, [r7, #8]
 800254a:	607a      	str	r2, [r7, #4]
 800254c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800254e:	f7fe fe47 	bl	80011e0 <HAL_GetTick>
 8002552:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d107      	bne.n	8002572 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002566:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e16d      	b.n	800284e <HAL_SD_WriteBlocks+0x30e>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002578:	b2db      	uxtb	r3, r3
 800257a:	2b01      	cmp	r3, #1
 800257c:	f040 8160 	bne.w	8002840 <HAL_SD_WriteBlocks+0x300>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	2200      	movs	r2, #0
 8002584:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002586:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	441a      	add	r2, r3
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002590:	429a      	cmp	r2, r3
 8002592:	d907      	bls.n	80025a4 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002598:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	e154      	b.n	800284e <HAL_SD_WriteBlocks+0x30e>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	2203      	movs	r2, #3
 80025a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	2200      	movs	r2, #0
 80025b2:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025b8:	2b01      	cmp	r3, #1
 80025ba:	d002      	beq.n	80025c2 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 80025bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025be:	025b      	lsls	r3, r3, #9
 80025c0:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80025c2:	f04f 33ff 	mov.w	r3, #4294967295
 80025c6:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	025b      	lsls	r3, r3, #9
 80025cc:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80025ce:	2390      	movs	r3, #144	@ 0x90
 80025d0:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80025d2:	2300      	movs	r3, #0
 80025d4:	627b      	str	r3, [r7, #36]	@ 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80025d6:	2300      	movs	r3, #0
 80025d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 80025da:	2301      	movs	r3, #1
 80025dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f107 0218 	add.w	r2, r7, #24
 80025e6:	4611      	mov	r1, r2
 80025e8:	4618      	mov	r0, r3
 80025ea:	f001 fa32 	bl	8003a52 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d90a      	bls.n	800260a <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	2220      	movs	r2, #32
 80025f8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002600:	4618      	mov	r0, r3
 8002602:	f001 fada 	bl	8003bba <SDMMC_CmdWriteMultiBlock>
 8002606:	6478      	str	r0, [r7, #68]	@ 0x44
 8002608:	e009      	b.n	800261e <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2210      	movs	r2, #16
 800260e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002616:	4618      	mov	r0, r3
 8002618:	f001 faad 	bl	8003b76 <SDMMC_CmdWriteSingleBlock>
 800261c:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800261e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002620:	2b00      	cmp	r3, #0
 8002622:	d012      	beq.n	800264a <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a8b      	ldr	r2, [pc, #556]	@ (8002858 <HAL_SD_WriteBlocks+0x318>)
 800262a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002630:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002632:	431a      	orrs	r2, r3
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	2201      	movs	r2, #1
 800263c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2200      	movs	r2, #0
 8002644:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e101      	b.n	800284e <HAL_SD_WriteBlocks+0x30e>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 800264a:	69fb      	ldr	r3, [r7, #28]
 800264c:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800264e:	e065      	b.n	800271c <HAL_SD_WriteBlocks+0x1dc>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002656:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800265a:	2b00      	cmp	r3, #0
 800265c:	d040      	beq.n	80026e0 <HAL_SD_WriteBlocks+0x1a0>
 800265e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002660:	2b00      	cmp	r3, #0
 8002662:	d03d      	beq.n	80026e0 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8002664:	2300      	movs	r3, #0
 8002666:	643b      	str	r3, [r7, #64]	@ 0x40
 8002668:	e037      	b.n	80026da <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 800266a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8002670:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002672:	3301      	adds	r3, #1
 8002674:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8002676:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002678:	3b01      	subs	r3, #1
 800267a:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 800267c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800267e:	781b      	ldrb	r3, [r3, #0]
 8002680:	021a      	lsls	r2, r3, #8
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	4313      	orrs	r3, r2
 8002686:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8002688:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800268a:	3301      	adds	r3, #1
 800268c:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800268e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002690:	3b01      	subs	r3, #1
 8002692:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8002694:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002696:	781b      	ldrb	r3, [r3, #0]
 8002698:	041a      	lsls	r2, r3, #16
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	4313      	orrs	r3, r2
 800269e:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80026a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026a2:	3301      	adds	r3, #1
 80026a4:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80026a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80026a8:	3b01      	subs	r3, #1
 80026aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 80026ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026ae:	781b      	ldrb	r3, [r3, #0]
 80026b0:	061a      	lsls	r2, r3, #24
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	4313      	orrs	r3, r2
 80026b6:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80026b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026ba:	3301      	adds	r3, #1
 80026bc:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80026be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80026c0:	3b01      	subs	r3, #1
 80026c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f107 0214 	add.w	r2, r7, #20
 80026cc:	4611      	mov	r1, r2
 80026ce:	4618      	mov	r0, r3
 80026d0:	f001 f948 	bl	8003964 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 80026d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80026d6:	3301      	adds	r3, #1
 80026d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80026da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80026dc:	2b07      	cmp	r3, #7
 80026de:	d9c4      	bls.n	800266a <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80026e0:	f7fe fd7e 	bl	80011e0 <HAL_GetTick>
 80026e4:	4602      	mov	r2, r0
 80026e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80026ec:	429a      	cmp	r2, r3
 80026ee:	d902      	bls.n	80026f6 <HAL_SD_WriteBlocks+0x1b6>
 80026f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d112      	bne.n	800271c <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a57      	ldr	r2, [pc, #348]	@ (8002858 <HAL_SD_WriteBlocks+0x318>)
 80026fc:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002702:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002704:	431a      	orrs	r2, r3
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	2201      	movs	r2, #1
 800270e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2200      	movs	r2, #0
 8002716:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 8002718:	2303      	movs	r3, #3
 800271a:	e098      	b.n	800284e <HAL_SD_WriteBlocks+0x30e>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002722:	f240 331a 	movw	r3, #794	@ 0x31a
 8002726:	4013      	ands	r3, r2
 8002728:	2b00      	cmp	r3, #0
 800272a:	d091      	beq.n	8002650 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002732:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002736:	2b00      	cmp	r3, #0
 8002738:	d022      	beq.n	8002780 <HAL_SD_WriteBlocks+0x240>
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	2b01      	cmp	r3, #1
 800273e:	d91f      	bls.n	8002780 <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002744:	2b03      	cmp	r3, #3
 8002746:	d01b      	beq.n	8002780 <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4618      	mov	r0, r3
 800274e:	f001 fabb 	bl	8003cc8 <SDMMC_CmdStopTransfer>
 8002752:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8002754:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002756:	2b00      	cmp	r3, #0
 8002758:	d012      	beq.n	8002780 <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a3e      	ldr	r2, [pc, #248]	@ (8002858 <HAL_SD_WriteBlocks+0x318>)
 8002760:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002766:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002768:	431a      	orrs	r2, r3
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	2201      	movs	r2, #1
 8002772:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	2200      	movs	r2, #0
 800277a:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	e066      	b.n	800284e <HAL_SD_WriteBlocks+0x30e>
      }
    }

    /* Get error state */
#if defined(SDIO_STA_STBITERR)
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002786:	f003 0308 	and.w	r3, r3, #8
 800278a:	2b00      	cmp	r3, #0
 800278c:	d106      	bne.n	800279c <HAL_SD_WriteBlocks+0x25c>
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002794:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002798:	2b00      	cmp	r3, #0
 800279a:	d012      	beq.n	80027c2 <HAL_SD_WriteBlocks+0x282>
#else /* SDIO_STA_STBITERR not defined */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */		
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a2d      	ldr	r2, [pc, #180]	@ (8002858 <HAL_SD_WriteBlocks+0x318>)
 80027a2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027a8:	f043 0208 	orr.w	r2, r3, #8
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	2201      	movs	r2, #1
 80027b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	2200      	movs	r2, #0
 80027bc:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e045      	b.n	800284e <HAL_SD_WriteBlocks+0x30e>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027c8:	f003 0302 	and.w	r3, r3, #2
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d012      	beq.n	80027f6 <HAL_SD_WriteBlocks+0x2b6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a20      	ldr	r2, [pc, #128]	@ (8002858 <HAL_SD_WriteBlocks+0x318>)
 80027d6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027dc:	f043 0202 	orr.w	r2, r3, #2
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	2201      	movs	r2, #1
 80027e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	2200      	movs	r2, #0
 80027f0:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e02b      	b.n	800284e <HAL_SD_WriteBlocks+0x30e>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027fc:	f003 0310 	and.w	r3, r3, #16
 8002800:	2b00      	cmp	r3, #0
 8002802:	d012      	beq.n	800282a <HAL_SD_WriteBlocks+0x2ea>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a13      	ldr	r2, [pc, #76]	@ (8002858 <HAL_SD_WriteBlocks+0x318>)
 800280a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002810:	f043 0210 	orr.w	r2, r3, #16
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2201      	movs	r2, #1
 800281c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	2200      	movs	r2, #0
 8002824:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e011      	b.n	800284e <HAL_SD_WriteBlocks+0x30e>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f240 523a 	movw	r2, #1338	@ 0x53a
 8002832:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	2201      	movs	r2, #1
 8002838:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 800283c:	2300      	movs	r3, #0
 800283e:	e006      	b.n	800284e <HAL_SD_WriteBlocks+0x30e>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002844:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800284c:	2301      	movs	r3, #1
  }
}
 800284e:	4618      	mov	r0, r3
 8002850:	3748      	adds	r7, #72	@ 0x48
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	004005ff 	.word	0x004005ff

0800285c <HAL_SD_Erase>:
  * @param  BlockStartAdd: Start Block address
  * @param  BlockEndAdd: End Block address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Erase(SD_HandleTypeDef *hsd, uint32_t BlockStartAdd, uint32_t BlockEndAdd)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b088      	sub	sp, #32
 8002860:	af00      	add	r7, sp, #0
 8002862:	60f8      	str	r0, [r7, #12]
 8002864:	60b9      	str	r1, [r7, #8]
 8002866:	607a      	str	r2, [r7, #4]
  uint32_t errorstate;
  uint32_t start_add = BlockStartAdd;
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	61fb      	str	r3, [r7, #28]
  uint32_t end_add = BlockEndAdd;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	61bb      	str	r3, [r7, #24]

  if(hsd->State == HAL_SD_STATE_READY)
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002876:	b2db      	uxtb	r3, r3
 8002878:	2b01      	cmp	r3, #1
 800287a:	f040 80b3 	bne.w	80029e4 <HAL_SD_Erase+0x188>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	2200      	movs	r2, #0
 8002882:	639a      	str	r2, [r3, #56]	@ 0x38

    if(end_add < start_add)
 8002884:	69ba      	ldr	r2, [r7, #24]
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	429a      	cmp	r2, r3
 800288a:	d207      	bcs.n	800289c <HAL_SD_Erase+0x40>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002890:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e0a4      	b.n	80029e6 <HAL_SD_Erase+0x18a>
    }

    if(end_add > (hsd->SdCard.LogBlockNbr))
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028a0:	69ba      	ldr	r2, [r7, #24]
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d907      	bls.n	80028b6 <HAL_SD_Erase+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028aa:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e097      	b.n	80029e6 <HAL_SD_Erase+0x18a>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	2203      	movs	r2, #3
 80028ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Check if the card command class supports erase command */
    if(((hsd->SdCard.Class) & SDIO_CCCC_ERASE) == 0U)
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028c2:	f003 0320 	and.w	r3, r3, #32
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d10f      	bne.n	80028ea <HAL_SD_Erase+0x8e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a48      	ldr	r2, [pc, #288]	@ (80029f0 <HAL_SD_Erase+0x194>)
 80028d0:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028d6:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	2201      	movs	r2, #1
 80028e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e07d      	b.n	80029e6 <HAL_SD_Erase+0x18a>
    }

    if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	2100      	movs	r1, #0
 80028f0:	4618      	mov	r0, r3
 80028f2:	f001 f89b 	bl	8003a2c <SDIO_GetResponse>
 80028f6:	4603      	mov	r3, r0
 80028f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028fc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002900:	d10f      	bne.n	8002922 <HAL_SD_Erase+0xc6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a3a      	ldr	r2, [pc, #232]	@ (80029f0 <HAL_SD_Erase+0x194>)
 8002908:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800290e:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2201      	movs	r2, #1
 800291a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e061      	b.n	80029e6 <HAL_SD_Erase+0x18a>
    }

    /* Get start and end block for high capacity cards */
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002926:	2b01      	cmp	r3, #1
 8002928:	d005      	beq.n	8002936 <HAL_SD_Erase+0xda>
    {
      start_add *= 512U;
 800292a:	69fb      	ldr	r3, [r7, #28]
 800292c:	025b      	lsls	r3, r3, #9
 800292e:	61fb      	str	r3, [r7, #28]
      end_add   *= 512U;
 8002930:	69bb      	ldr	r3, [r7, #24]
 8002932:	025b      	lsls	r3, r3, #9
 8002934:	61bb      	str	r3, [r7, #24]
    }

    /* According to sd-card spec 1.0 ERASE_GROUP_START (CMD32) and erase_group_end(CMD33) */
    if(hsd->SdCard.CardType != CARD_SECURED)
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800293a:	2b03      	cmp	r3, #3
 800293c:	d033      	beq.n	80029a6 <HAL_SD_Erase+0x14a>
    {
      /* Send CMD32 SD_ERASE_GRP_START with argument as addr  */
      errorstate = SDMMC_CmdSDEraseStartAdd(hsd->Instance, start_add);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	69f9      	ldr	r1, [r7, #28]
 8002944:	4618      	mov	r0, r3
 8002946:	f001 f95a 	bl	8003bfe <SDMMC_CmdSDEraseStartAdd>
 800294a:	6178      	str	r0, [r7, #20]
      if(errorstate != HAL_SD_ERROR_NONE)
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d00f      	beq.n	8002972 <HAL_SD_Erase+0x116>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a26      	ldr	r2, [pc, #152]	@ (80029f0 <HAL_SD_Erase+0x194>)
 8002958:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	431a      	orrs	r2, r3
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2201      	movs	r2, #1
 800296a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        return HAL_ERROR;
 800296e:	2301      	movs	r3, #1
 8002970:	e039      	b.n	80029e6 <HAL_SD_Erase+0x18a>
      }

      /* Send CMD33 SD_ERASE_GRP_END with argument as addr  */
      errorstate = SDMMC_CmdSDEraseEndAdd(hsd->Instance, end_add);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	69b9      	ldr	r1, [r7, #24]
 8002978:	4618      	mov	r0, r3
 800297a:	f001 f962 	bl	8003c42 <SDMMC_CmdSDEraseEndAdd>
 800297e:	6178      	str	r0, [r7, #20]
      if(errorstate != HAL_SD_ERROR_NONE)
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d00f      	beq.n	80029a6 <HAL_SD_Erase+0x14a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a19      	ldr	r2, [pc, #100]	@ (80029f0 <HAL_SD_Erase+0x194>)
 800298c:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	431a      	orrs	r2, r3
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	2201      	movs	r2, #1
 800299e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e01f      	b.n	80029e6 <HAL_SD_Erase+0x18a>
      }
    }

    /* Send CMD38 ERASE */
    errorstate = SDMMC_CmdErase(hsd->Instance);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4618      	mov	r0, r3
 80029ac:	f001 f96b 	bl	8003c86 <SDMMC_CmdErase>
 80029b0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d00f      	beq.n	80029d8 <HAL_SD_Erase+0x17c>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a0c      	ldr	r2, [pc, #48]	@ (80029f0 <HAL_SD_Erase+0x194>)
 80029be:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	431a      	orrs	r2, r3
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	2201      	movs	r2, #1
 80029d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	e006      	b.n	80029e6 <HAL_SD_Erase+0x18a>
    }

    hsd->State = HAL_SD_STATE_READY;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	2201      	movs	r2, #1
 80029dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 80029e0:	2300      	movs	r3, #0
 80029e2:	e000      	b.n	80029e6 <HAL_SD_Erase+0x18a>
  }
  else
  {
    return HAL_BUSY;
 80029e4:	2302      	movs	r3, #2
  }
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	3720      	adds	r7, #32
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	004005ff 	.word	0x004005ff

080029f4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b083      	sub	sp, #12
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
 80029fc:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002a02:	0f9b      	lsrs	r3, r3, #30
 8002a04:	b2da      	uxtb	r2, r3
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002a0e:	0e9b      	lsrs	r3, r3, #26
 8002a10:	b2db      	uxtb	r3, r3
 8002a12:	f003 030f 	and.w	r3, r3, #15
 8002a16:	b2da      	uxtb	r2, r3
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002a20:	0e1b      	lsrs	r3, r3, #24
 8002a22:	b2db      	uxtb	r3, r3
 8002a24:	f003 0303 	and.w	r3, r3, #3
 8002a28:	b2da      	uxtb	r2, r3
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002a32:	0c1b      	lsrs	r3, r3, #16
 8002a34:	b2da      	uxtb	r2, r3
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002a3e:	0a1b      	lsrs	r3, r3, #8
 8002a40:	b2da      	uxtb	r2, r3
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002a4a:	b2da      	uxtb	r2, r3
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002a54:	0d1b      	lsrs	r3, r3, #20
 8002a56:	b29a      	uxth	r2, r3
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002a60:	0c1b      	lsrs	r3, r3, #16
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	f003 030f 	and.w	r3, r3, #15
 8002a68:	b2da      	uxtb	r2, r3
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002a72:	0bdb      	lsrs	r3, r3, #15
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	f003 0301 	and.w	r3, r3, #1
 8002a7a:	b2da      	uxtb	r2, r3
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002a84:	0b9b      	lsrs	r3, r3, #14
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	f003 0301 	and.w	r3, r3, #1
 8002a8c:	b2da      	uxtb	r2, r3
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002a96:	0b5b      	lsrs	r3, r3, #13
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	f003 0301 	and.w	r3, r3, #1
 8002a9e:	b2da      	uxtb	r2, r3
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002aa8:	0b1b      	lsrs	r3, r3, #12
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	f003 0301 	and.w	r3, r3, #1
 8002ab0:	b2da      	uxtb	r2, r3
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d163      	bne.n	8002b8c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ac8:	009a      	lsls	r2, r3, #2
 8002aca:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002ace:	4013      	ands	r3, r2
 8002ad0:	687a      	ldr	r2, [r7, #4]
 8002ad2:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8002ad4:	0f92      	lsrs	r2, r2, #30
 8002ad6:	431a      	orrs	r2, r3
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ae0:	0edb      	lsrs	r3, r3, #27
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	f003 0307 	and.w	r3, r3, #7
 8002ae8:	b2da      	uxtb	r2, r3
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002af2:	0e1b      	lsrs	r3, r3, #24
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	f003 0307 	and.w	r3, r3, #7
 8002afa:	b2da      	uxtb	r2, r3
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b04:	0d5b      	lsrs	r3, r3, #21
 8002b06:	b2db      	uxtb	r3, r3
 8002b08:	f003 0307 	and.w	r3, r3, #7
 8002b0c:	b2da      	uxtb	r2, r3
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b16:	0c9b      	lsrs	r3, r3, #18
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	f003 0307 	and.w	r3, r3, #7
 8002b1e:	b2da      	uxtb	r2, r3
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b28:	0bdb      	lsrs	r3, r3, #15
 8002b2a:	b2db      	uxtb	r3, r3
 8002b2c:	f003 0307 	and.w	r3, r3, #7
 8002b30:	b2da      	uxtb	r2, r3
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	691b      	ldr	r3, [r3, #16]
 8002b3a:	1c5a      	adds	r2, r3, #1
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	7e1b      	ldrb	r3, [r3, #24]
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	f003 0307 	and.w	r3, r3, #7
 8002b4a:	3302      	adds	r3, #2
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b52:	687a      	ldr	r2, [r7, #4]
 8002b54:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8002b56:	fb03 f202 	mul.w	r2, r3, r2
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	7a1b      	ldrb	r3, [r3, #8]
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	f003 030f 	and.w	r3, r3, #15
 8002b68:	2201      	movs	r2, #1
 8002b6a:	409a      	lsls	r2, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b74:	687a      	ldr	r2, [r7, #4]
 8002b76:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002b78:	0a52      	lsrs	r2, r2, #9
 8002b7a:	fb03 f202 	mul.w	r2, r3, r2
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b88:	661a      	str	r2, [r3, #96]	@ 0x60
 8002b8a:	e031      	b.n	8002bf0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d11d      	bne.n	8002bd0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002b98:	041b      	lsls	r3, r3, #16
 8002b9a:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ba2:	0c1b      	lsrs	r3, r3, #16
 8002ba4:	431a      	orrs	r2, r3
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	691b      	ldr	r3, [r3, #16]
 8002bae:	3301      	adds	r3, #1
 8002bb0:	029a      	lsls	r2, r3, #10
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bc4:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	661a      	str	r2, [r3, #96]	@ 0x60
 8002bce:	e00f      	b.n	8002bf0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a58      	ldr	r2, [pc, #352]	@ (8002d38 <HAL_SD_GetCardCSD+0x344>)
 8002bd6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bdc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2201      	movs	r2, #1
 8002be8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	e09d      	b.n	8002d2c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002bf4:	0b9b      	lsrs	r3, r3, #14
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	f003 0301 	and.w	r3, r3, #1
 8002bfc:	b2da      	uxtb	r2, r3
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c06:	09db      	lsrs	r3, r3, #7
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c0e:	b2da      	uxtb	r2, r3
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c1e:	b2da      	uxtb	r2, r3
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c28:	0fdb      	lsrs	r3, r3, #31
 8002c2a:	b2da      	uxtb	r2, r3
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c34:	0f5b      	lsrs	r3, r3, #29
 8002c36:	b2db      	uxtb	r3, r3
 8002c38:	f003 0303 	and.w	r3, r3, #3
 8002c3c:	b2da      	uxtb	r2, r3
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c46:	0e9b      	lsrs	r3, r3, #26
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	f003 0307 	and.w	r3, r3, #7
 8002c4e:	b2da      	uxtb	r2, r3
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c58:	0d9b      	lsrs	r3, r3, #22
 8002c5a:	b2db      	uxtb	r3, r3
 8002c5c:	f003 030f 	and.w	r3, r3, #15
 8002c60:	b2da      	uxtb	r2, r3
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c6a:	0d5b      	lsrs	r3, r3, #21
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	f003 0301 	and.w	r3, r3, #1
 8002c72:	b2da      	uxtb	r2, r3
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c86:	0c1b      	lsrs	r3, r3, #16
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	f003 0301 	and.w	r3, r3, #1
 8002c8e:	b2da      	uxtb	r2, r3
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c9a:	0bdb      	lsrs	r3, r3, #15
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	f003 0301 	and.w	r3, r3, #1
 8002ca2:	b2da      	uxtb	r2, r3
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cae:	0b9b      	lsrs	r3, r3, #14
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	f003 0301 	and.w	r3, r3, #1
 8002cb6:	b2da      	uxtb	r2, r3
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cc2:	0b5b      	lsrs	r3, r3, #13
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	f003 0301 	and.w	r3, r3, #1
 8002cca:	b2da      	uxtb	r2, r3
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cd6:	0b1b      	lsrs	r3, r3, #12
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	f003 0301 	and.w	r3, r3, #1
 8002cde:	b2da      	uxtb	r2, r3
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cea:	0a9b      	lsrs	r3, r3, #10
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	f003 0303 	and.w	r3, r3, #3
 8002cf2:	b2da      	uxtb	r2, r3
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cfe:	0a1b      	lsrs	r3, r3, #8
 8002d00:	b2db      	uxtb	r3, r3
 8002d02:	f003 0303 	and.w	r3, r3, #3
 8002d06:	b2da      	uxtb	r2, r3
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d12:	085b      	lsrs	r3, r3, #1
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d1a:	b2da      	uxtb	r2, r3
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	2201      	movs	r2, #1
 8002d26:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8002d2a:	2300      	movs	r3, #0
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	370c      	adds	r7, #12
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr
 8002d38:	004005ff 	.word	0x004005ff

08002d3c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b083      	sub	sp, #12
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
 8002d44:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8002d86:	2300      	movs	r3, #0
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	370c      	adds	r7, #12
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr

08002d94 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b086      	sub	sp, #24
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8002da0:	f107 030c 	add.w	r3, r7, #12
 8002da4:	4619      	mov	r1, r3
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	f000 f970 	bl	800308c <SD_SendStatus>
 8002dac:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d005      	beq.n	8002dc0 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	431a      	orrs	r2, r3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	0a5b      	lsrs	r3, r3, #9
 8002dc4:	f003 030f 	and.w	r3, r3, #15
 8002dc8:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8002dca:	693b      	ldr	r3, [r7, #16]
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	3718      	adds	r7, #24
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}

08002dd4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8002dd4:	b5b0      	push	{r4, r5, r7, lr}
 8002dd6:	b094      	sub	sp, #80	@ 0x50
 8002dd8:	af04      	add	r7, sp, #16
 8002dda:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8002ddc:	2301      	movs	r3, #1
 8002dde:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4618      	mov	r0, r3
 8002de6:	f000 fddc 	bl	80039a2 <SDIO_GetPowerState>
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d102      	bne.n	8002df6 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8002df0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002df4:	e0b8      	b.n	8002f68 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dfa:	2b03      	cmp	r3, #3
 8002dfc:	d02f      	beq.n	8002e5e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4618      	mov	r0, r3
 8002e04:	f001 f827 	bl	8003e56 <SDMMC_CmdSendCID>
 8002e08:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8002e0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d001      	beq.n	8002e14 <SD_InitCard+0x40>
    {
      return errorstate;
 8002e10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e12:	e0a9      	b.n	8002f68 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	2100      	movs	r1, #0
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f000 fe06 	bl	8003a2c <SDIO_GetResponse>
 8002e20:	4602      	mov	r2, r0
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	2104      	movs	r1, #4
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f000 fdfd 	bl	8003a2c <SDIO_GetResponse>
 8002e32:	4602      	mov	r2, r0
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	2108      	movs	r1, #8
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f000 fdf4 	bl	8003a2c <SDIO_GetResponse>
 8002e44:	4602      	mov	r2, r0
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	210c      	movs	r1, #12
 8002e50:	4618      	mov	r0, r3
 8002e52:	f000 fdeb 	bl	8003a2c <SDIO_GetResponse>
 8002e56:	4602      	mov	r2, r0
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e62:	2b03      	cmp	r3, #3
 8002e64:	d00d      	beq.n	8002e82 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f107 020e 	add.w	r2, r7, #14
 8002e6e:	4611      	mov	r1, r2
 8002e70:	4618      	mov	r0, r3
 8002e72:	f001 f82d 	bl	8003ed0 <SDMMC_CmdSetRelAdd>
 8002e76:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8002e78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d001      	beq.n	8002e82 <SD_InitCard+0xae>
    {
      return errorstate;
 8002e7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e80:	e072      	b.n	8002f68 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e86:	2b03      	cmp	r3, #3
 8002e88:	d036      	beq.n	8002ef8 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8002e8a:	89fb      	ldrh	r3, [r7, #14]
 8002e8c:	461a      	mov	r2, r3
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e9a:	041b      	lsls	r3, r3, #16
 8002e9c:	4619      	mov	r1, r3
 8002e9e:	4610      	mov	r0, r2
 8002ea0:	f000 fff7 	bl	8003e92 <SDMMC_CmdSendCSD>
 8002ea4:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8002ea6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d001      	beq.n	8002eb0 <SD_InitCard+0xdc>
    {
      return errorstate;
 8002eac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002eae:	e05b      	b.n	8002f68 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	2100      	movs	r1, #0
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f000 fdb8 	bl	8003a2c <SDIO_GetResponse>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2104      	movs	r1, #4
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f000 fdaf 	bl	8003a2c <SDIO_GetResponse>
 8002ece:	4602      	mov	r2, r0
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	2108      	movs	r1, #8
 8002eda:	4618      	mov	r0, r3
 8002edc:	f000 fda6 	bl	8003a2c <SDIO_GetResponse>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	210c      	movs	r1, #12
 8002eec:	4618      	mov	r0, r3
 8002eee:	f000 fd9d 	bl	8003a2c <SDIO_GetResponse>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	2104      	movs	r1, #4
 8002efe:	4618      	mov	r0, r3
 8002f00:	f000 fd94 	bl	8003a2c <SDIO_GetResponse>
 8002f04:	4603      	mov	r3, r0
 8002f06:	0d1a      	lsrs	r2, r3, #20
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8002f0c:	f107 0310 	add.w	r3, r7, #16
 8002f10:	4619      	mov	r1, r3
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f7ff fd6e 	bl	80029f4 <HAL_SD_GetCardCSD>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d002      	beq.n	8002f24 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8002f1e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002f22:	e021      	b.n	8002f68 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6819      	ldr	r1, [r3, #0]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f2c:	041b      	lsls	r3, r3, #16
 8002f2e:	2200      	movs	r2, #0
 8002f30:	461c      	mov	r4, r3
 8002f32:	4615      	mov	r5, r2
 8002f34:	4622      	mov	r2, r4
 8002f36:	462b      	mov	r3, r5
 8002f38:	4608      	mov	r0, r1
 8002f3a:	f000 fee7 	bl	8003d0c <SDMMC_CmdSelDesel>
 8002f3e:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8002f40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d001      	beq.n	8002f4a <SD_InitCard+0x176>
  {
    return errorstate;
 8002f46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f48:	e00e      	b.n	8002f68 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681d      	ldr	r5, [r3, #0]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	466c      	mov	r4, sp
 8002f52:	f103 0210 	add.w	r2, r3, #16
 8002f56:	ca07      	ldmia	r2, {r0, r1, r2}
 8002f58:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002f5c:	3304      	adds	r3, #4
 8002f5e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f60:	4628      	mov	r0, r5
 8002f62:	f000 fcc7 	bl	80038f4 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8002f66:	2300      	movs	r3, #0
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	3740      	adds	r7, #64	@ 0x40
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bdb0      	pop	{r4, r5, r7, pc}

08002f70 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b086      	sub	sp, #24
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	617b      	str	r3, [r7, #20]
 8002f80:	2300      	movs	r3, #0
 8002f82:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f000 fee2 	bl	8003d52 <SDMMC_CmdGoIdleState>
 8002f8e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d001      	beq.n	8002f9a <SD_PowerON+0x2a>
  {
    return errorstate;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	e072      	b.n	8003080 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f000 fef5 	bl	8003d8e <SDMMC_CmdOperCond>
 8002fa4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d00d      	beq.n	8002fc8 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f000 fecb 	bl	8003d52 <SDMMC_CmdGoIdleState>
 8002fbc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d004      	beq.n	8002fce <SD_PowerON+0x5e>
    {
      return errorstate;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	e05b      	b.n	8003080 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2201      	movs	r2, #1
 8002fcc:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d137      	bne.n	8003046 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	2100      	movs	r1, #0
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f000 fef5 	bl	8003dcc <SDMMC_CmdAppCommand>
 8002fe2:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d02d      	beq.n	8003046 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8002fea:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002fee:	e047      	b.n	8003080 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	2100      	movs	r1, #0
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f000 fee8 	bl	8003dcc <SDMMC_CmdAppCommand>
 8002ffc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d001      	beq.n	8003008 <SD_PowerON+0x98>
    {
      return errorstate;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	e03b      	b.n	8003080 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	491e      	ldr	r1, [pc, #120]	@ (8003088 <SD_PowerON+0x118>)
 800300e:	4618      	mov	r0, r3
 8003010:	f000 fefe 	bl	8003e10 <SDMMC_CmdAppOperCommand>
 8003014:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d002      	beq.n	8003022 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800301c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8003020:	e02e      	b.n	8003080 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	2100      	movs	r1, #0
 8003028:	4618      	mov	r0, r3
 800302a:	f000 fcff 	bl	8003a2c <SDIO_GetResponse>
 800302e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	0fdb      	lsrs	r3, r3, #31
 8003034:	2b01      	cmp	r3, #1
 8003036:	d101      	bne.n	800303c <SD_PowerON+0xcc>
 8003038:	2301      	movs	r3, #1
 800303a:	e000      	b.n	800303e <SD_PowerON+0xce>
 800303c:	2300      	movs	r3, #0
 800303e:	613b      	str	r3, [r7, #16]

    count++;
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	3301      	adds	r3, #1
 8003044:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800304c:	4293      	cmp	r3, r2
 800304e:	d802      	bhi.n	8003056 <SD_PowerON+0xe6>
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d0cc      	beq.n	8002ff0 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800305c:	4293      	cmp	r3, r2
 800305e:	d902      	bls.n	8003066 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8003060:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003064:	e00c      	b.n	8003080 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800306c:	2b00      	cmp	r3, #0
 800306e:	d003      	beq.n	8003078 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2201      	movs	r2, #1
 8003074:	645a      	str	r2, [r3, #68]	@ 0x44
 8003076:	e002      	b.n	800307e <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2200      	movs	r2, #0
 800307c:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800307e:	2300      	movs	r3, #0
}
 8003080:	4618      	mov	r0, r3
 8003082:	3718      	adds	r7, #24
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}
 8003088:	c1100000 	.word	0xc1100000

0800308c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b084      	sub	sp, #16
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
 8003094:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d102      	bne.n	80030a2 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800309c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80030a0:	e018      	b.n	80030d4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030aa:	041b      	lsls	r3, r3, #16
 80030ac:	4619      	mov	r1, r3
 80030ae:	4610      	mov	r0, r2
 80030b0:	f000 ff2f 	bl	8003f12 <SDMMC_CmdSendStatus>
 80030b4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d001      	beq.n	80030c0 <SD_SendStatus+0x34>
  {
    return errorstate;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	e009      	b.n	80030d4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	2100      	movs	r1, #0
 80030c6:	4618      	mov	r0, r3
 80030c8:	f000 fcb0 	bl	8003a2c <SDIO_GetResponse>
 80030cc:	4602      	mov	r2, r0
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80030d2:	2300      	movs	r3, #0
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	3710      	adds	r7, #16
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}

080030dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d101      	bne.n	80030ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	e042      	b.n	8003174 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d106      	bne.n	8003108 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2200      	movs	r2, #0
 80030fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f7fd ff94 	bl	8001030 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2224      	movs	r2, #36	@ 0x24
 800310c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	68da      	ldr	r2, [r3, #12]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800311e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	f000 f973 	bl	800340c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	691a      	ldr	r2, [r3, #16]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003134:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	695a      	ldr	r2, [r3, #20]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003144:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	68da      	ldr	r2, [r3, #12]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003154:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2200      	movs	r2, #0
 800315a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2220      	movs	r2, #32
 8003160:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2220      	movs	r2, #32
 8003168:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2200      	movs	r2, #0
 8003170:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003172:	2300      	movs	r3, #0
}
 8003174:	4618      	mov	r0, r3
 8003176:	3708      	adds	r7, #8
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}

0800317c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b08a      	sub	sp, #40	@ 0x28
 8003180:	af02      	add	r7, sp, #8
 8003182:	60f8      	str	r0, [r7, #12]
 8003184:	60b9      	str	r1, [r7, #8]
 8003186:	603b      	str	r3, [r7, #0]
 8003188:	4613      	mov	r3, r2
 800318a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800318c:	2300      	movs	r3, #0
 800318e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003196:	b2db      	uxtb	r3, r3
 8003198:	2b20      	cmp	r3, #32
 800319a:	d175      	bne.n	8003288 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d002      	beq.n	80031a8 <HAL_UART_Transmit+0x2c>
 80031a2:	88fb      	ldrh	r3, [r7, #6]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d101      	bne.n	80031ac <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e06e      	b.n	800328a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2200      	movs	r2, #0
 80031b0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2221      	movs	r2, #33	@ 0x21
 80031b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80031ba:	f7fe f811 	bl	80011e0 <HAL_GetTick>
 80031be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	88fa      	ldrh	r2, [r7, #6]
 80031c4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	88fa      	ldrh	r2, [r7, #6]
 80031ca:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031d4:	d108      	bne.n	80031e8 <HAL_UART_Transmit+0x6c>
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	691b      	ldr	r3, [r3, #16]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d104      	bne.n	80031e8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80031de:	2300      	movs	r3, #0
 80031e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	61bb      	str	r3, [r7, #24]
 80031e6:	e003      	b.n	80031f0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80031ec:	2300      	movs	r3, #0
 80031ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80031f0:	e02e      	b.n	8003250 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	9300      	str	r3, [sp, #0]
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	2200      	movs	r2, #0
 80031fa:	2180      	movs	r1, #128	@ 0x80
 80031fc:	68f8      	ldr	r0, [r7, #12]
 80031fe:	f000 f848 	bl	8003292 <UART_WaitOnFlagUntilTimeout>
 8003202:	4603      	mov	r3, r0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d005      	beq.n	8003214 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2220      	movs	r2, #32
 800320c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003210:	2303      	movs	r3, #3
 8003212:	e03a      	b.n	800328a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003214:	69fb      	ldr	r3, [r7, #28]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d10b      	bne.n	8003232 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800321a:	69bb      	ldr	r3, [r7, #24]
 800321c:	881b      	ldrh	r3, [r3, #0]
 800321e:	461a      	mov	r2, r3
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003228:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800322a:	69bb      	ldr	r3, [r7, #24]
 800322c:	3302      	adds	r3, #2
 800322e:	61bb      	str	r3, [r7, #24]
 8003230:	e007      	b.n	8003242 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003232:	69fb      	ldr	r3, [r7, #28]
 8003234:	781a      	ldrb	r2, [r3, #0]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800323c:	69fb      	ldr	r3, [r7, #28]
 800323e:	3301      	adds	r3, #1
 8003240:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003246:	b29b      	uxth	r3, r3
 8003248:	3b01      	subs	r3, #1
 800324a:	b29a      	uxth	r2, r3
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003254:	b29b      	uxth	r3, r3
 8003256:	2b00      	cmp	r3, #0
 8003258:	d1cb      	bne.n	80031f2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	9300      	str	r3, [sp, #0]
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	2200      	movs	r2, #0
 8003262:	2140      	movs	r1, #64	@ 0x40
 8003264:	68f8      	ldr	r0, [r7, #12]
 8003266:	f000 f814 	bl	8003292 <UART_WaitOnFlagUntilTimeout>
 800326a:	4603      	mov	r3, r0
 800326c:	2b00      	cmp	r3, #0
 800326e:	d005      	beq.n	800327c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2220      	movs	r2, #32
 8003274:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	e006      	b.n	800328a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	2220      	movs	r2, #32
 8003280:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003284:	2300      	movs	r3, #0
 8003286:	e000      	b.n	800328a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003288:	2302      	movs	r3, #2
  }
}
 800328a:	4618      	mov	r0, r3
 800328c:	3720      	adds	r7, #32
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}

08003292 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003292:	b580      	push	{r7, lr}
 8003294:	b086      	sub	sp, #24
 8003296:	af00      	add	r7, sp, #0
 8003298:	60f8      	str	r0, [r7, #12]
 800329a:	60b9      	str	r1, [r7, #8]
 800329c:	603b      	str	r3, [r7, #0]
 800329e:	4613      	mov	r3, r2
 80032a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032a2:	e03b      	b.n	800331c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032a4:	6a3b      	ldr	r3, [r7, #32]
 80032a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032aa:	d037      	beq.n	800331c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032ac:	f7fd ff98 	bl	80011e0 <HAL_GetTick>
 80032b0:	4602      	mov	r2, r0
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	6a3a      	ldr	r2, [r7, #32]
 80032b8:	429a      	cmp	r2, r3
 80032ba:	d302      	bcc.n	80032c2 <UART_WaitOnFlagUntilTimeout+0x30>
 80032bc:	6a3b      	ldr	r3, [r7, #32]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d101      	bne.n	80032c6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80032c2:	2303      	movs	r3, #3
 80032c4:	e03a      	b.n	800333c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	f003 0304 	and.w	r3, r3, #4
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d023      	beq.n	800331c <UART_WaitOnFlagUntilTimeout+0x8a>
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	2b80      	cmp	r3, #128	@ 0x80
 80032d8:	d020      	beq.n	800331c <UART_WaitOnFlagUntilTimeout+0x8a>
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	2b40      	cmp	r3, #64	@ 0x40
 80032de:	d01d      	beq.n	800331c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f003 0308 	and.w	r3, r3, #8
 80032ea:	2b08      	cmp	r3, #8
 80032ec:	d116      	bne.n	800331c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80032ee:	2300      	movs	r3, #0
 80032f0:	617b      	str	r3, [r7, #20]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	617b      	str	r3, [r7, #20]
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	617b      	str	r3, [r7, #20]
 8003302:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003304:	68f8      	ldr	r0, [r7, #12]
 8003306:	f000 f81d 	bl	8003344 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2208      	movs	r2, #8
 800330e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2200      	movs	r2, #0
 8003314:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	e00f      	b.n	800333c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	4013      	ands	r3, r2
 8003326:	68ba      	ldr	r2, [r7, #8]
 8003328:	429a      	cmp	r2, r3
 800332a:	bf0c      	ite	eq
 800332c:	2301      	moveq	r3, #1
 800332e:	2300      	movne	r3, #0
 8003330:	b2db      	uxtb	r3, r3
 8003332:	461a      	mov	r2, r3
 8003334:	79fb      	ldrb	r3, [r7, #7]
 8003336:	429a      	cmp	r2, r3
 8003338:	d0b4      	beq.n	80032a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800333a:	2300      	movs	r3, #0
}
 800333c:	4618      	mov	r0, r3
 800333e:	3718      	adds	r7, #24
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}

08003344 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003344:	b480      	push	{r7}
 8003346:	b095      	sub	sp, #84	@ 0x54
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	330c      	adds	r3, #12
 8003352:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003354:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003356:	e853 3f00 	ldrex	r3, [r3]
 800335a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800335c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800335e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003362:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	330c      	adds	r3, #12
 800336a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800336c:	643a      	str	r2, [r7, #64]	@ 0x40
 800336e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003370:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003372:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003374:	e841 2300 	strex	r3, r2, [r1]
 8003378:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800337a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800337c:	2b00      	cmp	r3, #0
 800337e:	d1e5      	bne.n	800334c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	3314      	adds	r3, #20
 8003386:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003388:	6a3b      	ldr	r3, [r7, #32]
 800338a:	e853 3f00 	ldrex	r3, [r3]
 800338e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	f023 0301 	bic.w	r3, r3, #1
 8003396:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	3314      	adds	r3, #20
 800339e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80033a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80033a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80033a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033a8:	e841 2300 	strex	r3, r2, [r1]
 80033ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80033ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d1e5      	bne.n	8003380 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d119      	bne.n	80033f0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	330c      	adds	r3, #12
 80033c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	e853 3f00 	ldrex	r3, [r3]
 80033ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	f023 0310 	bic.w	r3, r3, #16
 80033d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	330c      	adds	r3, #12
 80033da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80033dc:	61ba      	str	r2, [r7, #24]
 80033de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033e0:	6979      	ldr	r1, [r7, #20]
 80033e2:	69ba      	ldr	r2, [r7, #24]
 80033e4:	e841 2300 	strex	r3, r2, [r1]
 80033e8:	613b      	str	r3, [r7, #16]
   return(result);
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d1e5      	bne.n	80033bc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2220      	movs	r2, #32
 80033f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80033fe:	bf00      	nop
 8003400:	3754      	adds	r7, #84	@ 0x54
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr
	...

0800340c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800340c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003410:	b0c0      	sub	sp, #256	@ 0x100
 8003412:	af00      	add	r7, sp, #0
 8003414:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	691b      	ldr	r3, [r3, #16]
 8003420:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003424:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003428:	68d9      	ldr	r1, [r3, #12]
 800342a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	ea40 0301 	orr.w	r3, r0, r1
 8003434:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003436:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800343a:	689a      	ldr	r2, [r3, #8]
 800343c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003440:	691b      	ldr	r3, [r3, #16]
 8003442:	431a      	orrs	r2, r3
 8003444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003448:	695b      	ldr	r3, [r3, #20]
 800344a:	431a      	orrs	r2, r3
 800344c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003450:	69db      	ldr	r3, [r3, #28]
 8003452:	4313      	orrs	r3, r2
 8003454:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003458:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	68db      	ldr	r3, [r3, #12]
 8003460:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003464:	f021 010c 	bic.w	r1, r1, #12
 8003468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003472:	430b      	orrs	r3, r1
 8003474:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003476:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	695b      	ldr	r3, [r3, #20]
 800347e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003482:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003486:	6999      	ldr	r1, [r3, #24]
 8003488:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	ea40 0301 	orr.w	r3, r0, r1
 8003492:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003494:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	4b8f      	ldr	r3, [pc, #572]	@ (80036d8 <UART_SetConfig+0x2cc>)
 800349c:	429a      	cmp	r2, r3
 800349e:	d005      	beq.n	80034ac <UART_SetConfig+0xa0>
 80034a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	4b8d      	ldr	r3, [pc, #564]	@ (80036dc <UART_SetConfig+0x2d0>)
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d104      	bne.n	80034b6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80034ac:	f7fe fda6 	bl	8001ffc <HAL_RCC_GetPCLK2Freq>
 80034b0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80034b4:	e003      	b.n	80034be <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80034b6:	f7fe fd8d 	bl	8001fd4 <HAL_RCC_GetPCLK1Freq>
 80034ba:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80034be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034c2:	69db      	ldr	r3, [r3, #28]
 80034c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034c8:	f040 810c 	bne.w	80036e4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80034cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034d0:	2200      	movs	r2, #0
 80034d2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80034d6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80034da:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80034de:	4622      	mov	r2, r4
 80034e0:	462b      	mov	r3, r5
 80034e2:	1891      	adds	r1, r2, r2
 80034e4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80034e6:	415b      	adcs	r3, r3
 80034e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80034ea:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80034ee:	4621      	mov	r1, r4
 80034f0:	eb12 0801 	adds.w	r8, r2, r1
 80034f4:	4629      	mov	r1, r5
 80034f6:	eb43 0901 	adc.w	r9, r3, r1
 80034fa:	f04f 0200 	mov.w	r2, #0
 80034fe:	f04f 0300 	mov.w	r3, #0
 8003502:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003506:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800350a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800350e:	4690      	mov	r8, r2
 8003510:	4699      	mov	r9, r3
 8003512:	4623      	mov	r3, r4
 8003514:	eb18 0303 	adds.w	r3, r8, r3
 8003518:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800351c:	462b      	mov	r3, r5
 800351e:	eb49 0303 	adc.w	r3, r9, r3
 8003522:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003526:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	2200      	movs	r2, #0
 800352e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003532:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003536:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800353a:	460b      	mov	r3, r1
 800353c:	18db      	adds	r3, r3, r3
 800353e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003540:	4613      	mov	r3, r2
 8003542:	eb42 0303 	adc.w	r3, r2, r3
 8003546:	657b      	str	r3, [r7, #84]	@ 0x54
 8003548:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800354c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003550:	f7fc fe8e 	bl	8000270 <__aeabi_uldivmod>
 8003554:	4602      	mov	r2, r0
 8003556:	460b      	mov	r3, r1
 8003558:	4b61      	ldr	r3, [pc, #388]	@ (80036e0 <UART_SetConfig+0x2d4>)
 800355a:	fba3 2302 	umull	r2, r3, r3, r2
 800355e:	095b      	lsrs	r3, r3, #5
 8003560:	011c      	lsls	r4, r3, #4
 8003562:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003566:	2200      	movs	r2, #0
 8003568:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800356c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003570:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003574:	4642      	mov	r2, r8
 8003576:	464b      	mov	r3, r9
 8003578:	1891      	adds	r1, r2, r2
 800357a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800357c:	415b      	adcs	r3, r3
 800357e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003580:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003584:	4641      	mov	r1, r8
 8003586:	eb12 0a01 	adds.w	sl, r2, r1
 800358a:	4649      	mov	r1, r9
 800358c:	eb43 0b01 	adc.w	fp, r3, r1
 8003590:	f04f 0200 	mov.w	r2, #0
 8003594:	f04f 0300 	mov.w	r3, #0
 8003598:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800359c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80035a0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80035a4:	4692      	mov	sl, r2
 80035a6:	469b      	mov	fp, r3
 80035a8:	4643      	mov	r3, r8
 80035aa:	eb1a 0303 	adds.w	r3, sl, r3
 80035ae:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80035b2:	464b      	mov	r3, r9
 80035b4:	eb4b 0303 	adc.w	r3, fp, r3
 80035b8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80035bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	2200      	movs	r2, #0
 80035c4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80035c8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80035cc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80035d0:	460b      	mov	r3, r1
 80035d2:	18db      	adds	r3, r3, r3
 80035d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80035d6:	4613      	mov	r3, r2
 80035d8:	eb42 0303 	adc.w	r3, r2, r3
 80035dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80035de:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80035e2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80035e6:	f7fc fe43 	bl	8000270 <__aeabi_uldivmod>
 80035ea:	4602      	mov	r2, r0
 80035ec:	460b      	mov	r3, r1
 80035ee:	4611      	mov	r1, r2
 80035f0:	4b3b      	ldr	r3, [pc, #236]	@ (80036e0 <UART_SetConfig+0x2d4>)
 80035f2:	fba3 2301 	umull	r2, r3, r3, r1
 80035f6:	095b      	lsrs	r3, r3, #5
 80035f8:	2264      	movs	r2, #100	@ 0x64
 80035fa:	fb02 f303 	mul.w	r3, r2, r3
 80035fe:	1acb      	subs	r3, r1, r3
 8003600:	00db      	lsls	r3, r3, #3
 8003602:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003606:	4b36      	ldr	r3, [pc, #216]	@ (80036e0 <UART_SetConfig+0x2d4>)
 8003608:	fba3 2302 	umull	r2, r3, r3, r2
 800360c:	095b      	lsrs	r3, r3, #5
 800360e:	005b      	lsls	r3, r3, #1
 8003610:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003614:	441c      	add	r4, r3
 8003616:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800361a:	2200      	movs	r2, #0
 800361c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003620:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003624:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003628:	4642      	mov	r2, r8
 800362a:	464b      	mov	r3, r9
 800362c:	1891      	adds	r1, r2, r2
 800362e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003630:	415b      	adcs	r3, r3
 8003632:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003634:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003638:	4641      	mov	r1, r8
 800363a:	1851      	adds	r1, r2, r1
 800363c:	6339      	str	r1, [r7, #48]	@ 0x30
 800363e:	4649      	mov	r1, r9
 8003640:	414b      	adcs	r3, r1
 8003642:	637b      	str	r3, [r7, #52]	@ 0x34
 8003644:	f04f 0200 	mov.w	r2, #0
 8003648:	f04f 0300 	mov.w	r3, #0
 800364c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003650:	4659      	mov	r1, fp
 8003652:	00cb      	lsls	r3, r1, #3
 8003654:	4651      	mov	r1, sl
 8003656:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800365a:	4651      	mov	r1, sl
 800365c:	00ca      	lsls	r2, r1, #3
 800365e:	4610      	mov	r0, r2
 8003660:	4619      	mov	r1, r3
 8003662:	4603      	mov	r3, r0
 8003664:	4642      	mov	r2, r8
 8003666:	189b      	adds	r3, r3, r2
 8003668:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800366c:	464b      	mov	r3, r9
 800366e:	460a      	mov	r2, r1
 8003670:	eb42 0303 	adc.w	r3, r2, r3
 8003674:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	2200      	movs	r2, #0
 8003680:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003684:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003688:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800368c:	460b      	mov	r3, r1
 800368e:	18db      	adds	r3, r3, r3
 8003690:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003692:	4613      	mov	r3, r2
 8003694:	eb42 0303 	adc.w	r3, r2, r3
 8003698:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800369a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800369e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80036a2:	f7fc fde5 	bl	8000270 <__aeabi_uldivmod>
 80036a6:	4602      	mov	r2, r0
 80036a8:	460b      	mov	r3, r1
 80036aa:	4b0d      	ldr	r3, [pc, #52]	@ (80036e0 <UART_SetConfig+0x2d4>)
 80036ac:	fba3 1302 	umull	r1, r3, r3, r2
 80036b0:	095b      	lsrs	r3, r3, #5
 80036b2:	2164      	movs	r1, #100	@ 0x64
 80036b4:	fb01 f303 	mul.w	r3, r1, r3
 80036b8:	1ad3      	subs	r3, r2, r3
 80036ba:	00db      	lsls	r3, r3, #3
 80036bc:	3332      	adds	r3, #50	@ 0x32
 80036be:	4a08      	ldr	r2, [pc, #32]	@ (80036e0 <UART_SetConfig+0x2d4>)
 80036c0:	fba2 2303 	umull	r2, r3, r2, r3
 80036c4:	095b      	lsrs	r3, r3, #5
 80036c6:	f003 0207 	and.w	r2, r3, #7
 80036ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4422      	add	r2, r4
 80036d2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80036d4:	e106      	b.n	80038e4 <UART_SetConfig+0x4d8>
 80036d6:	bf00      	nop
 80036d8:	40011000 	.word	0x40011000
 80036dc:	40011400 	.word	0x40011400
 80036e0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80036e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80036e8:	2200      	movs	r2, #0
 80036ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80036ee:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80036f2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80036f6:	4642      	mov	r2, r8
 80036f8:	464b      	mov	r3, r9
 80036fa:	1891      	adds	r1, r2, r2
 80036fc:	6239      	str	r1, [r7, #32]
 80036fe:	415b      	adcs	r3, r3
 8003700:	627b      	str	r3, [r7, #36]	@ 0x24
 8003702:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003706:	4641      	mov	r1, r8
 8003708:	1854      	adds	r4, r2, r1
 800370a:	4649      	mov	r1, r9
 800370c:	eb43 0501 	adc.w	r5, r3, r1
 8003710:	f04f 0200 	mov.w	r2, #0
 8003714:	f04f 0300 	mov.w	r3, #0
 8003718:	00eb      	lsls	r3, r5, #3
 800371a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800371e:	00e2      	lsls	r2, r4, #3
 8003720:	4614      	mov	r4, r2
 8003722:	461d      	mov	r5, r3
 8003724:	4643      	mov	r3, r8
 8003726:	18e3      	adds	r3, r4, r3
 8003728:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800372c:	464b      	mov	r3, r9
 800372e:	eb45 0303 	adc.w	r3, r5, r3
 8003732:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003736:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	2200      	movs	r2, #0
 800373e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003742:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003746:	f04f 0200 	mov.w	r2, #0
 800374a:	f04f 0300 	mov.w	r3, #0
 800374e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003752:	4629      	mov	r1, r5
 8003754:	008b      	lsls	r3, r1, #2
 8003756:	4621      	mov	r1, r4
 8003758:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800375c:	4621      	mov	r1, r4
 800375e:	008a      	lsls	r2, r1, #2
 8003760:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003764:	f7fc fd84 	bl	8000270 <__aeabi_uldivmod>
 8003768:	4602      	mov	r2, r0
 800376a:	460b      	mov	r3, r1
 800376c:	4b60      	ldr	r3, [pc, #384]	@ (80038f0 <UART_SetConfig+0x4e4>)
 800376e:	fba3 2302 	umull	r2, r3, r3, r2
 8003772:	095b      	lsrs	r3, r3, #5
 8003774:	011c      	lsls	r4, r3, #4
 8003776:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800377a:	2200      	movs	r2, #0
 800377c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003780:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003784:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003788:	4642      	mov	r2, r8
 800378a:	464b      	mov	r3, r9
 800378c:	1891      	adds	r1, r2, r2
 800378e:	61b9      	str	r1, [r7, #24]
 8003790:	415b      	adcs	r3, r3
 8003792:	61fb      	str	r3, [r7, #28]
 8003794:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003798:	4641      	mov	r1, r8
 800379a:	1851      	adds	r1, r2, r1
 800379c:	6139      	str	r1, [r7, #16]
 800379e:	4649      	mov	r1, r9
 80037a0:	414b      	adcs	r3, r1
 80037a2:	617b      	str	r3, [r7, #20]
 80037a4:	f04f 0200 	mov.w	r2, #0
 80037a8:	f04f 0300 	mov.w	r3, #0
 80037ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80037b0:	4659      	mov	r1, fp
 80037b2:	00cb      	lsls	r3, r1, #3
 80037b4:	4651      	mov	r1, sl
 80037b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80037ba:	4651      	mov	r1, sl
 80037bc:	00ca      	lsls	r2, r1, #3
 80037be:	4610      	mov	r0, r2
 80037c0:	4619      	mov	r1, r3
 80037c2:	4603      	mov	r3, r0
 80037c4:	4642      	mov	r2, r8
 80037c6:	189b      	adds	r3, r3, r2
 80037c8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80037cc:	464b      	mov	r3, r9
 80037ce:	460a      	mov	r2, r1
 80037d0:	eb42 0303 	adc.w	r3, r2, r3
 80037d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80037d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80037e2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80037e4:	f04f 0200 	mov.w	r2, #0
 80037e8:	f04f 0300 	mov.w	r3, #0
 80037ec:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80037f0:	4649      	mov	r1, r9
 80037f2:	008b      	lsls	r3, r1, #2
 80037f4:	4641      	mov	r1, r8
 80037f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80037fa:	4641      	mov	r1, r8
 80037fc:	008a      	lsls	r2, r1, #2
 80037fe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003802:	f7fc fd35 	bl	8000270 <__aeabi_uldivmod>
 8003806:	4602      	mov	r2, r0
 8003808:	460b      	mov	r3, r1
 800380a:	4611      	mov	r1, r2
 800380c:	4b38      	ldr	r3, [pc, #224]	@ (80038f0 <UART_SetConfig+0x4e4>)
 800380e:	fba3 2301 	umull	r2, r3, r3, r1
 8003812:	095b      	lsrs	r3, r3, #5
 8003814:	2264      	movs	r2, #100	@ 0x64
 8003816:	fb02 f303 	mul.w	r3, r2, r3
 800381a:	1acb      	subs	r3, r1, r3
 800381c:	011b      	lsls	r3, r3, #4
 800381e:	3332      	adds	r3, #50	@ 0x32
 8003820:	4a33      	ldr	r2, [pc, #204]	@ (80038f0 <UART_SetConfig+0x4e4>)
 8003822:	fba2 2303 	umull	r2, r3, r2, r3
 8003826:	095b      	lsrs	r3, r3, #5
 8003828:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800382c:	441c      	add	r4, r3
 800382e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003832:	2200      	movs	r2, #0
 8003834:	673b      	str	r3, [r7, #112]	@ 0x70
 8003836:	677a      	str	r2, [r7, #116]	@ 0x74
 8003838:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800383c:	4642      	mov	r2, r8
 800383e:	464b      	mov	r3, r9
 8003840:	1891      	adds	r1, r2, r2
 8003842:	60b9      	str	r1, [r7, #8]
 8003844:	415b      	adcs	r3, r3
 8003846:	60fb      	str	r3, [r7, #12]
 8003848:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800384c:	4641      	mov	r1, r8
 800384e:	1851      	adds	r1, r2, r1
 8003850:	6039      	str	r1, [r7, #0]
 8003852:	4649      	mov	r1, r9
 8003854:	414b      	adcs	r3, r1
 8003856:	607b      	str	r3, [r7, #4]
 8003858:	f04f 0200 	mov.w	r2, #0
 800385c:	f04f 0300 	mov.w	r3, #0
 8003860:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003864:	4659      	mov	r1, fp
 8003866:	00cb      	lsls	r3, r1, #3
 8003868:	4651      	mov	r1, sl
 800386a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800386e:	4651      	mov	r1, sl
 8003870:	00ca      	lsls	r2, r1, #3
 8003872:	4610      	mov	r0, r2
 8003874:	4619      	mov	r1, r3
 8003876:	4603      	mov	r3, r0
 8003878:	4642      	mov	r2, r8
 800387a:	189b      	adds	r3, r3, r2
 800387c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800387e:	464b      	mov	r3, r9
 8003880:	460a      	mov	r2, r1
 8003882:	eb42 0303 	adc.w	r3, r2, r3
 8003886:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	663b      	str	r3, [r7, #96]	@ 0x60
 8003892:	667a      	str	r2, [r7, #100]	@ 0x64
 8003894:	f04f 0200 	mov.w	r2, #0
 8003898:	f04f 0300 	mov.w	r3, #0
 800389c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80038a0:	4649      	mov	r1, r9
 80038a2:	008b      	lsls	r3, r1, #2
 80038a4:	4641      	mov	r1, r8
 80038a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80038aa:	4641      	mov	r1, r8
 80038ac:	008a      	lsls	r2, r1, #2
 80038ae:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80038b2:	f7fc fcdd 	bl	8000270 <__aeabi_uldivmod>
 80038b6:	4602      	mov	r2, r0
 80038b8:	460b      	mov	r3, r1
 80038ba:	4b0d      	ldr	r3, [pc, #52]	@ (80038f0 <UART_SetConfig+0x4e4>)
 80038bc:	fba3 1302 	umull	r1, r3, r3, r2
 80038c0:	095b      	lsrs	r3, r3, #5
 80038c2:	2164      	movs	r1, #100	@ 0x64
 80038c4:	fb01 f303 	mul.w	r3, r1, r3
 80038c8:	1ad3      	subs	r3, r2, r3
 80038ca:	011b      	lsls	r3, r3, #4
 80038cc:	3332      	adds	r3, #50	@ 0x32
 80038ce:	4a08      	ldr	r2, [pc, #32]	@ (80038f0 <UART_SetConfig+0x4e4>)
 80038d0:	fba2 2303 	umull	r2, r3, r2, r3
 80038d4:	095b      	lsrs	r3, r3, #5
 80038d6:	f003 020f 	and.w	r2, r3, #15
 80038da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4422      	add	r2, r4
 80038e2:	609a      	str	r2, [r3, #8]
}
 80038e4:	bf00      	nop
 80038e6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80038ea:	46bd      	mov	sp, r7
 80038ec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80038f0:	51eb851f 	.word	0x51eb851f

080038f4 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80038f4:	b084      	sub	sp, #16
 80038f6:	b480      	push	{r7}
 80038f8:	b085      	sub	sp, #20
 80038fa:	af00      	add	r7, sp, #0
 80038fc:	6078      	str	r0, [r7, #4]
 80038fe:	f107 001c 	add.w	r0, r7, #28
 8003902:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8003906:	2300      	movs	r3, #0
 8003908:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800390a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800390c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800390e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8003910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 8003912:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8003914:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8003916:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8003918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800391a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800391c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800391e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8003920:	68fa      	ldr	r2, [r7, #12]
 8003922:	4313      	orrs	r3, r2
 8003924:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 800392e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8003932:	68fa      	ldr	r2, [r7, #12]
 8003934:	431a      	orrs	r2, r3
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800393a:	2300      	movs	r3, #0
}
 800393c:	4618      	mov	r0, r3
 800393e:	3714      	adds	r7, #20
 8003940:	46bd      	mov	sp, r7
 8003942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003946:	b004      	add	sp, #16
 8003948:	4770      	bx	lr

0800394a <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800394a:	b480      	push	{r7}
 800394c:	b083      	sub	sp, #12
 800394e:	af00      	add	r7, sp, #0
 8003950:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8003958:	4618      	mov	r0, r3
 800395a:	370c      	adds	r7, #12
 800395c:	46bd      	mov	sp, r7
 800395e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003962:	4770      	bx	lr

08003964 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8003964:	b480      	push	{r7}
 8003966:	b083      	sub	sp, #12
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
 800396c:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8003978:	2300      	movs	r3, #0
}
 800397a:	4618      	mov	r0, r3
 800397c:	370c      	adds	r7, #12
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr

08003986 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8003986:	b480      	push	{r7}
 8003988:	b083      	sub	sp, #12
 800398a:	af00      	add	r7, sp, #0
 800398c:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2203      	movs	r2, #3
 8003992:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003994:	2300      	movs	r3, #0
}
 8003996:	4618      	mov	r0, r3
 8003998:	370c      	adds	r7, #12
 800399a:	46bd      	mov	sp, r7
 800399c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a0:	4770      	bx	lr

080039a2 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 80039a2:	b480      	push	{r7}
 80039a4:	b083      	sub	sp, #12
 80039a6:	af00      	add	r7, sp, #0
 80039a8:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f003 0303 	and.w	r3, r3, #3
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	370c      	adds	r7, #12
 80039b6:	46bd      	mov	sp, r7
 80039b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039bc:	4770      	bx	lr

080039be <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80039be:	b480      	push	{r7}
 80039c0:	b085      	sub	sp, #20
 80039c2:	af00      	add	r7, sp, #0
 80039c4:	6078      	str	r0, [r7, #4]
 80039c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80039c8:	2300      	movs	r3, #0
 80039ca:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80039dc:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80039e2:	431a      	orrs	r2, r3
                       Command->CPSM);
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80039e8:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80039ea:	68fa      	ldr	r2, [r7, #12]
 80039ec:	4313      	orrs	r3, r2
 80039ee:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	68db      	ldr	r3, [r3, #12]
 80039f4:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80039f8:	f023 030f 	bic.w	r3, r3, #15
 80039fc:	68fa      	ldr	r2, [r7, #12]
 80039fe:	431a      	orrs	r2, r3
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8003a04:	2300      	movs	r3, #0
}
 8003a06:	4618      	mov	r0, r3
 8003a08:	3714      	adds	r7, #20
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a10:	4770      	bx	lr

08003a12 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8003a12:	b480      	push	{r7}
 8003a14:	b083      	sub	sp, #12
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	691b      	ldr	r3, [r3, #16]
 8003a1e:	b2db      	uxtb	r3, r3
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	370c      	adds	r7, #12
 8003a24:	46bd      	mov	sp, r7
 8003a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2a:	4770      	bx	lr

08003a2c <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b085      	sub	sp, #20
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	3314      	adds	r3, #20
 8003a3a:	461a      	mov	r2, r3
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	4413      	add	r3, r2
 8003a40:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
}  
 8003a46:	4618      	mov	r0, r3
 8003a48:	3714      	adds	r7, #20
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a50:	4770      	bx	lr

08003a52 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8003a52:	b480      	push	{r7}
 8003a54:	b085      	sub	sp, #20
 8003a56:	af00      	add	r7, sp, #0
 8003a58:	6078      	str	r0, [r7, #4]
 8003a5a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	685a      	ldr	r2, [r3, #4]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8003a78:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8003a7e:	431a      	orrs	r2, r3
                       Data->DPSM);
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8003a84:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8003a86:	68fa      	ldr	r2, [r7, #12]
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a90:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	431a      	orrs	r2, r3
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8003a9c:	2300      	movs	r3, #0

}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3714      	adds	r7, #20
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa8:	4770      	bx	lr

08003aaa <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8003aaa:	b580      	push	{r7, lr}
 8003aac:	b088      	sub	sp, #32
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	6078      	str	r0, [r7, #4]
 8003ab2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8003ab8:	2310      	movs	r3, #16
 8003aba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003abc:	2340      	movs	r3, #64	@ 0x40
 8003abe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003ac4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003ac8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003aca:	f107 0308 	add.w	r3, r7, #8
 8003ace:	4619      	mov	r1, r3
 8003ad0:	6878      	ldr	r0, [r7, #4]
 8003ad2:	f7ff ff74 	bl	80039be <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8003ad6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ada:	2110      	movs	r1, #16
 8003adc:	6878      	ldr	r0, [r7, #4]
 8003ade:	f000 fa3b 	bl	8003f58 <SDMMC_GetCmdResp1>
 8003ae2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003ae4:	69fb      	ldr	r3, [r7, #28]
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3720      	adds	r7, #32
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}

08003aee <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8003aee:	b580      	push	{r7, lr}
 8003af0:	b088      	sub	sp, #32
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	6078      	str	r0, [r7, #4]
 8003af6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8003afc:	2311      	movs	r3, #17
 8003afe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003b00:	2340      	movs	r3, #64	@ 0x40
 8003b02:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003b04:	2300      	movs	r3, #0
 8003b06:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003b08:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003b0c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003b0e:	f107 0308 	add.w	r3, r7, #8
 8003b12:	4619      	mov	r1, r3
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f7ff ff52 	bl	80039be <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8003b1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b1e:	2111      	movs	r1, #17
 8003b20:	6878      	ldr	r0, [r7, #4]
 8003b22:	f000 fa19 	bl	8003f58 <SDMMC_GetCmdResp1>
 8003b26:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003b28:	69fb      	ldr	r3, [r7, #28]
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3720      	adds	r7, #32
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}

08003b32 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8003b32:	b580      	push	{r7, lr}
 8003b34:	b088      	sub	sp, #32
 8003b36:	af00      	add	r7, sp, #0
 8003b38:	6078      	str	r0, [r7, #4]
 8003b3a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8003b40:	2312      	movs	r3, #18
 8003b42:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003b44:	2340      	movs	r3, #64	@ 0x40
 8003b46:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003b4c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003b50:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003b52:	f107 0308 	add.w	r3, r7, #8
 8003b56:	4619      	mov	r1, r3
 8003b58:	6878      	ldr	r0, [r7, #4]
 8003b5a:	f7ff ff30 	bl	80039be <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8003b5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b62:	2112      	movs	r1, #18
 8003b64:	6878      	ldr	r0, [r7, #4]
 8003b66:	f000 f9f7 	bl	8003f58 <SDMMC_GetCmdResp1>
 8003b6a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003b6c:	69fb      	ldr	r3, [r7, #28]
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3720      	adds	r7, #32
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}

08003b76 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8003b76:	b580      	push	{r7, lr}
 8003b78:	b088      	sub	sp, #32
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	6078      	str	r0, [r7, #4]
 8003b7e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8003b84:	2318      	movs	r3, #24
 8003b86:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003b88:	2340      	movs	r3, #64	@ 0x40
 8003b8a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003b90:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003b94:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003b96:	f107 0308 	add.w	r3, r7, #8
 8003b9a:	4619      	mov	r1, r3
 8003b9c:	6878      	ldr	r0, [r7, #4]
 8003b9e:	f7ff ff0e 	bl	80039be <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8003ba2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ba6:	2118      	movs	r1, #24
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	f000 f9d5 	bl	8003f58 <SDMMC_GetCmdResp1>
 8003bae:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003bb0:	69fb      	ldr	r3, [r7, #28]
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3720      	adds	r7, #32
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}

08003bba <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8003bba:	b580      	push	{r7, lr}
 8003bbc:	b088      	sub	sp, #32
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	6078      	str	r0, [r7, #4]
 8003bc2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8003bc8:	2319      	movs	r3, #25
 8003bca:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003bcc:	2340      	movs	r3, #64	@ 0x40
 8003bce:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003bd4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003bd8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003bda:	f107 0308 	add.w	r3, r7, #8
 8003bde:	4619      	mov	r1, r3
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	f7ff feec 	bl	80039be <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8003be6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bea:	2119      	movs	r1, #25
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	f000 f9b3 	bl	8003f58 <SDMMC_GetCmdResp1>
 8003bf2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003bf4:	69fb      	ldr	r3, [r7, #28]
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	3720      	adds	r7, #32
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}

08003bfe <SDMMC_CmdSDEraseStartAdd>:
  * @brief  Send the Start Address Erase command for SD and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSDEraseStartAdd(SDIO_TypeDef *SDIOx, uint32_t StartAdd)
{
 8003bfe:	b580      	push	{r7, lr}
 8003c00:	b088      	sub	sp, #32
 8003c02:	af00      	add	r7, sp, #0
 8003c04:	6078      	str	r0, [r7, #4]
 8003c06:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)StartAdd;
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_ERASE_GRP_START;
 8003c0c:	2320      	movs	r3, #32
 8003c0e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003c10:	2340      	movs	r3, #64	@ 0x40
 8003c12:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003c14:	2300      	movs	r3, #0
 8003c16:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003c18:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003c1c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003c1e:	f107 0308 	add.w	r3, r7, #8
 8003c22:	4619      	mov	r1, r3
 8003c24:	6878      	ldr	r0, [r7, #4]
 8003c26:	f7ff feca 	bl	80039be <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_ERASE_GRP_START, SDIO_CMDTIMEOUT);
 8003c2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c2e:	2120      	movs	r1, #32
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f000 f991 	bl	8003f58 <SDMMC_GetCmdResp1>
 8003c36:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003c38:	69fb      	ldr	r3, [r7, #28]
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3720      	adds	r7, #32
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}

08003c42 <SDMMC_CmdSDEraseEndAdd>:
  * @brief  Send the End Address Erase command for SD and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSDEraseEndAdd(SDIO_TypeDef *SDIOx, uint32_t EndAdd)
{
 8003c42:	b580      	push	{r7, lr}
 8003c44:	b088      	sub	sp, #32
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	6078      	str	r0, [r7, #4]
 8003c4a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)EndAdd;
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_ERASE_GRP_END;
 8003c50:	2321      	movs	r3, #33	@ 0x21
 8003c52:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003c54:	2340      	movs	r3, #64	@ 0x40
 8003c56:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003c5c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003c60:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003c62:	f107 0308 	add.w	r3, r7, #8
 8003c66:	4619      	mov	r1, r3
 8003c68:	6878      	ldr	r0, [r7, #4]
 8003c6a:	f7ff fea8 	bl	80039be <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_ERASE_GRP_END, SDIO_CMDTIMEOUT);
 8003c6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c72:	2121      	movs	r1, #33	@ 0x21
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	f000 f96f 	bl	8003f58 <SDMMC_GetCmdResp1>
 8003c7a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003c7c:	69fb      	ldr	r3, [r7, #28]
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3720      	adds	r7, #32
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}

08003c86 <SDMMC_CmdErase>:
  * @brief  Send the Erase command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdErase(SDIO_TypeDef *SDIOx)
{
 8003c86:	b580      	push	{r7, lr}
 8003c88:	b088      	sub	sp, #32
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = 0U;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ERASE;
 8003c92:	2326      	movs	r3, #38	@ 0x26
 8003c94:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003c96:	2340      	movs	r3, #64	@ 0x40
 8003c98:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003c9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003ca2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003ca4:	f107 0308 	add.w	r3, r7, #8
 8003ca8:	4619      	mov	r1, r3
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	f7ff fe87 	bl	80039be <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_ERASE, SDIO_MAXERASETIMEOUT);
 8003cb0:	f24f 6218 	movw	r2, #63000	@ 0xf618
 8003cb4:	2126      	movs	r1, #38	@ 0x26
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f000 f94e 	bl	8003f58 <SDMMC_GetCmdResp1>
 8003cbc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003cbe:	69fb      	ldr	r3, [r7, #28]
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3720      	adds	r7, #32
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}

08003cc8 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b088      	sub	sp, #32
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8003cd4:	230c      	movs	r3, #12
 8003cd6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003cd8:	2340      	movs	r3, #64	@ 0x40
 8003cda:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003ce0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003ce4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003ce6:	f107 0308 	add.w	r3, r7, #8
 8003cea:	4619      	mov	r1, r3
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f7ff fe66 	bl	80039be <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8003cf2:	4a05      	ldr	r2, [pc, #20]	@ (8003d08 <SDMMC_CmdStopTransfer+0x40>)
 8003cf4:	210c      	movs	r1, #12
 8003cf6:	6878      	ldr	r0, [r7, #4]
 8003cf8:	f000 f92e 	bl	8003f58 <SDMMC_GetCmdResp1>
 8003cfc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003cfe:	69fb      	ldr	r3, [r7, #28]
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	3720      	adds	r7, #32
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}
 8003d08:	05f5e100 	.word	0x05f5e100

08003d0c <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b08a      	sub	sp, #40	@ 0x28
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	60f8      	str	r0, [r7, #12]
 8003d14:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8003d1c:	2307      	movs	r3, #7
 8003d1e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003d20:	2340      	movs	r3, #64	@ 0x40
 8003d22:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003d24:	2300      	movs	r3, #0
 8003d26:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003d28:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003d2c:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003d2e:	f107 0310 	add.w	r3, r7, #16
 8003d32:	4619      	mov	r1, r3
 8003d34:	68f8      	ldr	r0, [r7, #12]
 8003d36:	f7ff fe42 	bl	80039be <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8003d3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d3e:	2107      	movs	r1, #7
 8003d40:	68f8      	ldr	r0, [r7, #12]
 8003d42:	f000 f909 	bl	8003f58 <SDMMC_GetCmdResp1>
 8003d46:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8003d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3728      	adds	r7, #40	@ 0x28
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}

08003d52 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8003d52:	b580      	push	{r7, lr}
 8003d54:	b088      	sub	sp, #32
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8003d62:	2300      	movs	r3, #0
 8003d64:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003d66:	2300      	movs	r3, #0
 8003d68:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003d6a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003d6e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003d70:	f107 0308 	add.w	r3, r7, #8
 8003d74:	4619      	mov	r1, r3
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f7ff fe21 	bl	80039be <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8003d7c:	6878      	ldr	r0, [r7, #4]
 8003d7e:	f000 fb23 	bl	80043c8 <SDMMC_GetCmdError>
 8003d82:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003d84:	69fb      	ldr	r3, [r7, #28]
}
 8003d86:	4618      	mov	r0, r3
 8003d88:	3720      	adds	r7, #32
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}

08003d8e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8003d8e:	b580      	push	{r7, lr}
 8003d90:	b088      	sub	sp, #32
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8003d96:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8003d9a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8003d9c:	2308      	movs	r3, #8
 8003d9e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003da0:	2340      	movs	r3, #64	@ 0x40
 8003da2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003da4:	2300      	movs	r3, #0
 8003da6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003da8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003dac:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003dae:	f107 0308 	add.w	r3, r7, #8
 8003db2:	4619      	mov	r1, r3
 8003db4:	6878      	ldr	r0, [r7, #4]
 8003db6:	f7ff fe02 	bl	80039be <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8003dba:	6878      	ldr	r0, [r7, #4]
 8003dbc:	f000 fab6 	bl	800432c <SDMMC_GetCmdResp7>
 8003dc0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003dc2:	69fb      	ldr	r3, [r7, #28]
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	3720      	adds	r7, #32
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}

08003dcc <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b088      	sub	sp, #32
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
 8003dd4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8003dda:	2337      	movs	r3, #55	@ 0x37
 8003ddc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003dde:	2340      	movs	r3, #64	@ 0x40
 8003de0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003de2:	2300      	movs	r3, #0
 8003de4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003de6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003dea:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003dec:	f107 0308 	add.w	r3, r7, #8
 8003df0:	4619      	mov	r1, r3
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f7ff fde3 	bl	80039be <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8003df8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dfc:	2137      	movs	r1, #55	@ 0x37
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f000 f8aa 	bl	8003f58 <SDMMC_GetCmdResp1>
 8003e04:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003e06:	69fb      	ldr	r3, [r7, #28]
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3720      	adds	r7, #32
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}

08003e10 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b088      	sub	sp, #32
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
 8003e18:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003e20:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e24:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8003e26:	2329      	movs	r3, #41	@ 0x29
 8003e28:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003e2a:	2340      	movs	r3, #64	@ 0x40
 8003e2c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003e32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003e36:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003e38:	f107 0308 	add.w	r3, r7, #8
 8003e3c:	4619      	mov	r1, r3
 8003e3e:	6878      	ldr	r0, [r7, #4]
 8003e40:	f7ff fdbd 	bl	80039be <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8003e44:	6878      	ldr	r0, [r7, #4]
 8003e46:	f000 f9bd 	bl	80041c4 <SDMMC_GetCmdResp3>
 8003e4a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003e4c:	69fb      	ldr	r3, [r7, #28]
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3720      	adds	r7, #32
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}

08003e56 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8003e56:	b580      	push	{r7, lr}
 8003e58:	b088      	sub	sp, #32
 8003e5a:	af00      	add	r7, sp, #0
 8003e5c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8003e62:	2302      	movs	r3, #2
 8003e64:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8003e66:	23c0      	movs	r3, #192	@ 0xc0
 8003e68:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003e6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003e72:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003e74:	f107 0308 	add.w	r3, r7, #8
 8003e78:	4619      	mov	r1, r3
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	f7ff fd9f 	bl	80039be <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8003e80:	6878      	ldr	r0, [r7, #4]
 8003e82:	f000 f957 	bl	8004134 <SDMMC_GetCmdResp2>
 8003e86:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003e88:	69fb      	ldr	r3, [r7, #28]
}
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	3720      	adds	r7, #32
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}

08003e92 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8003e92:	b580      	push	{r7, lr}
 8003e94:	b088      	sub	sp, #32
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	6078      	str	r0, [r7, #4]
 8003e9a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8003ea0:	2309      	movs	r3, #9
 8003ea2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8003ea4:	23c0      	movs	r3, #192	@ 0xc0
 8003ea6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003eac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003eb0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003eb2:	f107 0308 	add.w	r3, r7, #8
 8003eb6:	4619      	mov	r1, r3
 8003eb8:	6878      	ldr	r0, [r7, #4]
 8003eba:	f7ff fd80 	bl	80039be <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f000 f938 	bl	8004134 <SDMMC_GetCmdResp2>
 8003ec4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003ec6:	69fb      	ldr	r3, [r7, #28]
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3720      	adds	r7, #32
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}

08003ed0 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b088      	sub	sp, #32
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
 8003ed8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8003eda:	2300      	movs	r3, #0
 8003edc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8003ede:	2303      	movs	r3, #3
 8003ee0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003ee2:	2340      	movs	r3, #64	@ 0x40
 8003ee4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003eea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003eee:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003ef0:	f107 0308 	add.w	r3, r7, #8
 8003ef4:	4619      	mov	r1, r3
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f7ff fd61 	bl	80039be <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8003efc:	683a      	ldr	r2, [r7, #0]
 8003efe:	2103      	movs	r1, #3
 8003f00:	6878      	ldr	r0, [r7, #4]
 8003f02:	f000 f99d 	bl	8004240 <SDMMC_GetCmdResp6>
 8003f06:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003f08:	69fb      	ldr	r3, [r7, #28]
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3720      	adds	r7, #32
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}

08003f12 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8003f12:	b580      	push	{r7, lr}
 8003f14:	b088      	sub	sp, #32
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	6078      	str	r0, [r7, #4]
 8003f1a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8003f20:	230d      	movs	r3, #13
 8003f22:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003f24:	2340      	movs	r3, #64	@ 0x40
 8003f26:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003f2c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003f30:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003f32:	f107 0308 	add.w	r3, r7, #8
 8003f36:	4619      	mov	r1, r3
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	f7ff fd40 	bl	80039be <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8003f3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f42:	210d      	movs	r1, #13
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	f000 f807 	bl	8003f58 <SDMMC_GetCmdResp1>
 8003f4a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003f4c:	69fb      	ldr	r3, [r7, #28]
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	3720      	adds	r7, #32
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
	...

08003f58 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b088      	sub	sp, #32
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	60f8      	str	r0, [r7, #12]
 8003f60:	460b      	mov	r3, r1
 8003f62:	607a      	str	r2, [r7, #4]
 8003f64:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8003f66:	4b70      	ldr	r3, [pc, #448]	@ (8004128 <SDMMC_GetCmdResp1+0x1d0>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a70      	ldr	r2, [pc, #448]	@ (800412c <SDMMC_GetCmdResp1+0x1d4>)
 8003f6c:	fba2 2303 	umull	r2, r3, r2, r3
 8003f70:	0a5a      	lsrs	r2, r3, #9
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	fb02 f303 	mul.w	r3, r2, r3
 8003f78:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8003f7a:	69fb      	ldr	r3, [r7, #28]
 8003f7c:	1e5a      	subs	r2, r3, #1
 8003f7e:	61fa      	str	r2, [r7, #28]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d102      	bne.n	8003f8a <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8003f84:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8003f88:	e0c9      	b.n	800411e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f8e:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8003f90:	69bb      	ldr	r3, [r7, #24]
 8003f92:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d0ef      	beq.n	8003f7a <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8003f9a:	69bb      	ldr	r3, [r7, #24]
 8003f9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d1ea      	bne.n	8003f7a <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fa8:	f003 0304 	and.w	r3, r3, #4
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d004      	beq.n	8003fba <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2204      	movs	r2, #4
 8003fb4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8003fb6:	2304      	movs	r3, #4
 8003fb8:	e0b1      	b.n	800411e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fbe:	f003 0301 	and.w	r3, r3, #1
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d004      	beq.n	8003fd0 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2201      	movs	r2, #1
 8003fca:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e0a6      	b.n	800411e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	22c5      	movs	r2, #197	@ 0xc5
 8003fd4:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8003fd6:	68f8      	ldr	r0, [r7, #12]
 8003fd8:	f7ff fd1b 	bl	8003a12 <SDIO_GetCommandResponse>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	461a      	mov	r2, r3
 8003fe0:	7afb      	ldrb	r3, [r7, #11]
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d001      	beq.n	8003fea <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e099      	b.n	800411e <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8003fea:	2100      	movs	r1, #0
 8003fec:	68f8      	ldr	r0, [r7, #12]
 8003fee:	f7ff fd1d 	bl	8003a2c <SDIO_GetResponse>
 8003ff2:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8003ff4:	697a      	ldr	r2, [r7, #20]
 8003ff6:	4b4e      	ldr	r3, [pc, #312]	@ (8004130 <SDMMC_GetCmdResp1+0x1d8>)
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d101      	bne.n	8004002 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8003ffe:	2300      	movs	r3, #0
 8004000:	e08d      	b.n	800411e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	2b00      	cmp	r3, #0
 8004006:	da02      	bge.n	800400e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8004008:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800400c:	e087      	b.n	800411e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004014:	2b00      	cmp	r3, #0
 8004016:	d001      	beq.n	800401c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8004018:	2340      	movs	r3, #64	@ 0x40
 800401a:	e080      	b.n	800411e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800401c:	697b      	ldr	r3, [r7, #20]
 800401e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004022:	2b00      	cmp	r3, #0
 8004024:	d001      	beq.n	800402a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8004026:	2380      	movs	r3, #128	@ 0x80
 8004028:	e079      	b.n	800411e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004030:	2b00      	cmp	r3, #0
 8004032:	d002      	beq.n	800403a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8004034:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004038:	e071      	b.n	800411e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004040:	2b00      	cmp	r3, #0
 8004042:	d002      	beq.n	800404a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8004044:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004048:	e069      	b.n	800411e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004050:	2b00      	cmp	r3, #0
 8004052:	d002      	beq.n	800405a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8004054:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004058:	e061      	b.n	800411e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004060:	2b00      	cmp	r3, #0
 8004062:	d002      	beq.n	800406a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8004064:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004068:	e059      	b.n	800411e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800406a:	697b      	ldr	r3, [r7, #20]
 800406c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004070:	2b00      	cmp	r3, #0
 8004072:	d002      	beq.n	800407a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8004074:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004078:	e051      	b.n	800411e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004080:	2b00      	cmp	r3, #0
 8004082:	d002      	beq.n	800408a <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8004084:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004088:	e049      	b.n	800411e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004090:	2b00      	cmp	r3, #0
 8004092:	d002      	beq.n	800409a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8004094:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004098:	e041      	b.n	800411e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d002      	beq.n	80040aa <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80040a4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040a8:	e039      	b.n	800411e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d002      	beq.n	80040ba <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80040b4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80040b8:	e031      	b.n	800411e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d002      	beq.n	80040ca <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80040c4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80040c8:	e029      	b.n	800411e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d002      	beq.n	80040da <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80040d4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80040d8:	e021      	b.n	800411e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d002      	beq.n	80040ea <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80040e4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80040e8:	e019      	b.n	800411e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d002      	beq.n	80040fa <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80040f4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80040f8:	e011      	b.n	800411e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004100:	2b00      	cmp	r3, #0
 8004102:	d002      	beq.n	800410a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8004104:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004108:	e009      	b.n	800411e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	f003 0308 	and.w	r3, r3, #8
 8004110:	2b00      	cmp	r3, #0
 8004112:	d002      	beq.n	800411a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8004114:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8004118:	e001      	b.n	800411e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800411a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800411e:	4618      	mov	r0, r3
 8004120:	3720      	adds	r7, #32
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}
 8004126:	bf00      	nop
 8004128:	20000000 	.word	0x20000000
 800412c:	10624dd3 	.word	0x10624dd3
 8004130:	fdffe008 	.word	0xfdffe008

08004134 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8004134:	b480      	push	{r7}
 8004136:	b085      	sub	sp, #20
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800413c:	4b1f      	ldr	r3, [pc, #124]	@ (80041bc <SDMMC_GetCmdResp2+0x88>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a1f      	ldr	r2, [pc, #124]	@ (80041c0 <SDMMC_GetCmdResp2+0x8c>)
 8004142:	fba2 2303 	umull	r2, r3, r2, r3
 8004146:	0a5b      	lsrs	r3, r3, #9
 8004148:	f241 3288 	movw	r2, #5000	@ 0x1388
 800414c:	fb02 f303 	mul.w	r3, r2, r3
 8004150:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	1e5a      	subs	r2, r3, #1
 8004156:	60fa      	str	r2, [r7, #12]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d102      	bne.n	8004162 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800415c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8004160:	e026      	b.n	80041b0 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004166:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800416e:	2b00      	cmp	r3, #0
 8004170:	d0ef      	beq.n	8004152 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8004178:	2b00      	cmp	r3, #0
 800417a:	d1ea      	bne.n	8004152 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004180:	f003 0304 	and.w	r3, r3, #4
 8004184:	2b00      	cmp	r3, #0
 8004186:	d004      	beq.n	8004192 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2204      	movs	r2, #4
 800418c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800418e:	2304      	movs	r3, #4
 8004190:	e00e      	b.n	80041b0 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004196:	f003 0301 	and.w	r3, r3, #1
 800419a:	2b00      	cmp	r3, #0
 800419c:	d004      	beq.n	80041a8 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2201      	movs	r2, #1
 80041a2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80041a4:	2301      	movs	r3, #1
 80041a6:	e003      	b.n	80041b0 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	22c5      	movs	r2, #197	@ 0xc5
 80041ac:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 80041ae:	2300      	movs	r3, #0
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3714      	adds	r7, #20
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr
 80041bc:	20000000 	.word	0x20000000
 80041c0:	10624dd3 	.word	0x10624dd3

080041c4 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b085      	sub	sp, #20
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80041cc:	4b1a      	ldr	r3, [pc, #104]	@ (8004238 <SDMMC_GetCmdResp3+0x74>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a1a      	ldr	r2, [pc, #104]	@ (800423c <SDMMC_GetCmdResp3+0x78>)
 80041d2:	fba2 2303 	umull	r2, r3, r2, r3
 80041d6:	0a5b      	lsrs	r3, r3, #9
 80041d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041dc:	fb02 f303 	mul.w	r3, r2, r3
 80041e0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	1e5a      	subs	r2, r3, #1
 80041e6:	60fa      	str	r2, [r7, #12]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d102      	bne.n	80041f2 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80041ec:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80041f0:	e01b      	b.n	800422a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041f6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d0ef      	beq.n	80041e2 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8004208:	2b00      	cmp	r3, #0
 800420a:	d1ea      	bne.n	80041e2 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004210:	f003 0304 	and.w	r3, r3, #4
 8004214:	2b00      	cmp	r3, #0
 8004216:	d004      	beq.n	8004222 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2204      	movs	r2, #4
 800421c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800421e:	2304      	movs	r3, #4
 8004220:	e003      	b.n	800422a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	22c5      	movs	r2, #197	@ 0xc5
 8004226:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8004228:	2300      	movs	r3, #0
}
 800422a:	4618      	mov	r0, r3
 800422c:	3714      	adds	r7, #20
 800422e:	46bd      	mov	sp, r7
 8004230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004234:	4770      	bx	lr
 8004236:	bf00      	nop
 8004238:	20000000 	.word	0x20000000
 800423c:	10624dd3 	.word	0x10624dd3

08004240 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b088      	sub	sp, #32
 8004244:	af00      	add	r7, sp, #0
 8004246:	60f8      	str	r0, [r7, #12]
 8004248:	460b      	mov	r3, r1
 800424a:	607a      	str	r2, [r7, #4]
 800424c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800424e:	4b35      	ldr	r3, [pc, #212]	@ (8004324 <SDMMC_GetCmdResp6+0xe4>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a35      	ldr	r2, [pc, #212]	@ (8004328 <SDMMC_GetCmdResp6+0xe8>)
 8004254:	fba2 2303 	umull	r2, r3, r2, r3
 8004258:	0a5b      	lsrs	r3, r3, #9
 800425a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800425e:	fb02 f303 	mul.w	r3, r2, r3
 8004262:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8004264:	69fb      	ldr	r3, [r7, #28]
 8004266:	1e5a      	subs	r2, r3, #1
 8004268:	61fa      	str	r2, [r7, #28]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d102      	bne.n	8004274 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800426e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8004272:	e052      	b.n	800431a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004278:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800427a:	69bb      	ldr	r3, [r7, #24]
 800427c:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8004280:	2b00      	cmp	r3, #0
 8004282:	d0ef      	beq.n	8004264 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8004284:	69bb      	ldr	r3, [r7, #24]
 8004286:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800428a:	2b00      	cmp	r3, #0
 800428c:	d1ea      	bne.n	8004264 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004292:	f003 0304 	and.w	r3, r3, #4
 8004296:	2b00      	cmp	r3, #0
 8004298:	d004      	beq.n	80042a4 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2204      	movs	r2, #4
 800429e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80042a0:	2304      	movs	r3, #4
 80042a2:	e03a      	b.n	800431a <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042a8:	f003 0301 	and.w	r3, r3, #1
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d004      	beq.n	80042ba <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2201      	movs	r2, #1
 80042b4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e02f      	b.n	800431a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80042ba:	68f8      	ldr	r0, [r7, #12]
 80042bc:	f7ff fba9 	bl	8003a12 <SDIO_GetCommandResponse>
 80042c0:	4603      	mov	r3, r0
 80042c2:	461a      	mov	r2, r3
 80042c4:	7afb      	ldrb	r3, [r7, #11]
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d001      	beq.n	80042ce <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80042ca:	2301      	movs	r3, #1
 80042cc:	e025      	b.n	800431a <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	22c5      	movs	r2, #197	@ 0xc5
 80042d2:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80042d4:	2100      	movs	r1, #0
 80042d6:	68f8      	ldr	r0, [r7, #12]
 80042d8:	f7ff fba8 	bl	8003a2c <SDIO_GetResponse>
 80042dc:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d106      	bne.n	80042f6 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 80042e8:	697b      	ldr	r3, [r7, #20]
 80042ea:	0c1b      	lsrs	r3, r3, #16
 80042ec:	b29a      	uxth	r2, r3
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 80042f2:	2300      	movs	r3, #0
 80042f4:	e011      	b.n	800431a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d002      	beq.n	8004306 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8004300:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004304:	e009      	b.n	800431a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8004306:	697b      	ldr	r3, [r7, #20]
 8004308:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800430c:	2b00      	cmp	r3, #0
 800430e:	d002      	beq.n	8004316 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8004310:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004314:	e001      	b.n	800431a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8004316:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800431a:	4618      	mov	r0, r3
 800431c:	3720      	adds	r7, #32
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}
 8004322:	bf00      	nop
 8004324:	20000000 	.word	0x20000000
 8004328:	10624dd3 	.word	0x10624dd3

0800432c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800432c:	b480      	push	{r7}
 800432e:	b085      	sub	sp, #20
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004334:	4b22      	ldr	r3, [pc, #136]	@ (80043c0 <SDMMC_GetCmdResp7+0x94>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a22      	ldr	r2, [pc, #136]	@ (80043c4 <SDMMC_GetCmdResp7+0x98>)
 800433a:	fba2 2303 	umull	r2, r3, r2, r3
 800433e:	0a5b      	lsrs	r3, r3, #9
 8004340:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004344:	fb02 f303 	mul.w	r3, r2, r3
 8004348:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	1e5a      	subs	r2, r3, #1
 800434e:	60fa      	str	r2, [r7, #12]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d102      	bne.n	800435a <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8004354:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8004358:	e02c      	b.n	80043b4 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800435e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8004366:	2b00      	cmp	r3, #0
 8004368:	d0ef      	beq.n	800434a <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8004370:	2b00      	cmp	r3, #0
 8004372:	d1ea      	bne.n	800434a <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004378:	f003 0304 	and.w	r3, r3, #4
 800437c:	2b00      	cmp	r3, #0
 800437e:	d004      	beq.n	800438a <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2204      	movs	r2, #4
 8004384:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8004386:	2304      	movs	r3, #4
 8004388:	e014      	b.n	80043b4 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800438e:	f003 0301 	and.w	r3, r3, #1
 8004392:	2b00      	cmp	r3, #0
 8004394:	d004      	beq.n	80043a0 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2201      	movs	r2, #1
 800439a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800439c:	2301      	movs	r3, #1
 800439e:	e009      	b.n	80043b4 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d002      	beq.n	80043b2 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2240      	movs	r2, #64	@ 0x40
 80043b0:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80043b2:	2300      	movs	r3, #0
  
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3714      	adds	r7, #20
 80043b8:	46bd      	mov	sp, r7
 80043ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043be:	4770      	bx	lr
 80043c0:	20000000 	.word	0x20000000
 80043c4:	10624dd3 	.word	0x10624dd3

080043c8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b085      	sub	sp, #20
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80043d0:	4b11      	ldr	r3, [pc, #68]	@ (8004418 <SDMMC_GetCmdError+0x50>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a11      	ldr	r2, [pc, #68]	@ (800441c <SDMMC_GetCmdError+0x54>)
 80043d6:	fba2 2303 	umull	r2, r3, r2, r3
 80043da:	0a5b      	lsrs	r3, r3, #9
 80043dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043e0:	fb02 f303 	mul.w	r3, r2, r3
 80043e4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	1e5a      	subs	r2, r3, #1
 80043ea:	60fa      	str	r2, [r7, #12]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d102      	bne.n	80043f6 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80043f0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80043f4:	e009      	b.n	800440a <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d0f1      	beq.n	80043e6 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	22c5      	movs	r2, #197	@ 0xc5
 8004406:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8004408:	2300      	movs	r3, #0
}
 800440a:	4618      	mov	r0, r3
 800440c:	3714      	adds	r7, #20
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr
 8004416:	bf00      	nop
 8004418:	20000000 	.word	0x20000000
 800441c:	10624dd3 	.word	0x10624dd3

08004420 <ScanPressedKey>:
#include	"keyled.h"

//4,
//timeoutmstimeout=0
KEYS ScanPressedKey(uint32_t timeout)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b086      	sub	sp, #24
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
	KEYS key=KEY_NONE;
 8004428:	2300      	movs	r3, #0
 800442a:	75fb      	strb	r3, [r7, #23]
	uint32_t  tickstart = HAL_GetTick();	//
 800442c:	f7fc fed8 	bl	80011e0 <HAL_GetTick>
 8004430:	6138      	str	r0, [r7, #16]
	const uint32_t  btnDelay=10;			//
 8004432:	230a      	movs	r3, #10
 8004434:	60fb      	str	r3, [r7, #12]
	GPIO_PinState keyState;

	while(1)
	{
#ifdef	KeyLeft_Pin		 //KeyLeftKeyLeft
		keyState=HAL_GPIO_ReadPin(KeyLeft_GPIO_Port, KeyLeft_Pin); //PA6=KeyLeft,,LED1
 8004436:	2180      	movs	r1, #128	@ 0x80
 8004438:	4836      	ldr	r0, [pc, #216]	@ (8004514 <ScanPressedKey+0xf4>)
 800443a:	f7fd f983 	bl	8001744 <HAL_GPIO_ReadPin>
 800443e:	4603      	mov	r3, r0
 8004440:	72fb      	strb	r3, [r7, #11]
		if (keyState==GPIO_PIN_RESET)
 8004442:	7afb      	ldrb	r3, [r7, #11]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d10d      	bne.n	8004464 <ScanPressedKey+0x44>
		{
			HAL_Delay(btnDelay);  //
 8004448:	68f8      	ldr	r0, [r7, #12]
 800444a:	f7fc fed5 	bl	80011f8 <HAL_Delay>
			keyState=HAL_GPIO_ReadPin(KeyLeft_GPIO_Port, KeyLeft_Pin); //
 800444e:	2180      	movs	r1, #128	@ 0x80
 8004450:	4830      	ldr	r0, [pc, #192]	@ (8004514 <ScanPressedKey+0xf4>)
 8004452:	f7fd f977 	bl	8001744 <HAL_GPIO_ReadPin>
 8004456:	4603      	mov	r3, r0
 8004458:	72fb      	strb	r3, [r7, #11]
			if (keyState ==GPIO_PIN_RESET)
 800445a:	7afb      	ldrb	r3, [r7, #11]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d101      	bne.n	8004464 <ScanPressedKey+0x44>
				return	KEY_LEFT;
 8004460:	2301      	movs	r3, #1
 8004462:	e052      	b.n	800450a <ScanPressedKey+0xea>
		}
#endif

#ifdef	KeyRight_Pin 	//KeyRightKeyRight
		keyState=HAL_GPIO_ReadPin(KeyRight_GPIO_Port, KeyRight_Pin); //PA0=KeyRight,,LED0
 8004464:	2104      	movs	r1, #4
 8004466:	482c      	ldr	r0, [pc, #176]	@ (8004518 <ScanPressedKey+0xf8>)
 8004468:	f7fd f96c 	bl	8001744 <HAL_GPIO_ReadPin>
 800446c:	4603      	mov	r3, r0
 800446e:	72fb      	strb	r3, [r7, #11]
		if (keyState==GPIO_PIN_RESET)
 8004470:	7afb      	ldrb	r3, [r7, #11]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d10d      	bne.n	8004492 <ScanPressedKey+0x72>
		{
			HAL_Delay(btnDelay); //
 8004476:	68f8      	ldr	r0, [r7, #12]
 8004478:	f7fc febe 	bl	80011f8 <HAL_Delay>
			keyState=HAL_GPIO_ReadPin(KeyRight_GPIO_Port, KeyRight_Pin);//
 800447c:	2104      	movs	r1, #4
 800447e:	4826      	ldr	r0, [pc, #152]	@ (8004518 <ScanPressedKey+0xf8>)
 8004480:	f7fd f960 	bl	8001744 <HAL_GPIO_ReadPin>
 8004484:	4603      	mov	r3, r0
 8004486:	72fb      	strb	r3, [r7, #11]
			if (keyState ==GPIO_PIN_RESET)
 8004488:	7afb      	ldrb	r3, [r7, #11]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d101      	bne.n	8004492 <ScanPressedKey+0x72>
				return	KEY_RIGHT;
 800448e:	2302      	movs	r3, #2
 8004490:	e03b      	b.n	800450a <ScanPressedKey+0xea>
		}
#endif

#ifdef	KeyDown_Pin		//KeyDownKeyDown
		keyState=HAL_GPIO_ReadPin(KeyDown_GPIO_Port, KeyDown_Pin); //PA1=KeyDown,
 8004492:	2108      	movs	r1, #8
 8004494:	4821      	ldr	r0, [pc, #132]	@ (800451c <ScanPressedKey+0xfc>)
 8004496:	f7fd f955 	bl	8001744 <HAL_GPIO_ReadPin>
 800449a:	4603      	mov	r3, r0
 800449c:	72fb      	strb	r3, [r7, #11]
		if (keyState==GPIO_PIN_RESET)
 800449e:	7afb      	ldrb	r3, [r7, #11]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d10d      	bne.n	80044c0 <ScanPressedKey+0xa0>
		{
			HAL_Delay(btnDelay); //
 80044a4:	68f8      	ldr	r0, [r7, #12]
 80044a6:	f7fc fea7 	bl	80011f8 <HAL_Delay>
			keyState=HAL_GPIO_ReadPin(KeyDown_GPIO_Port, KeyDown_Pin);//
 80044aa:	2108      	movs	r1, #8
 80044ac:	481b      	ldr	r0, [pc, #108]	@ (800451c <ScanPressedKey+0xfc>)
 80044ae:	f7fd f949 	bl	8001744 <HAL_GPIO_ReadPin>
 80044b2:	4603      	mov	r3, r0
 80044b4:	72fb      	strb	r3, [r7, #11]
			if (keyState ==GPIO_PIN_RESET)
 80044b6:	7afb      	ldrb	r3, [r7, #11]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d101      	bne.n	80044c0 <ScanPressedKey+0xa0>
				return	KEY_DOWN;
 80044bc:	2304      	movs	r3, #4
 80044be:	e024      	b.n	800450a <ScanPressedKey+0xea>
		}
#endif

#ifdef	KeyUp_Pin		//KeyUpKeyUp
		keyState=HAL_GPIO_ReadPin(KeyUp_GPIO_Port, KeyUp_Pin); //PA7=KeyUp,
 80044c0:	2101      	movs	r1, #1
 80044c2:	4817      	ldr	r0, [pc, #92]	@ (8004520 <ScanPressedKey+0x100>)
 80044c4:	f7fd f93e 	bl	8001744 <HAL_GPIO_ReadPin>
 80044c8:	4603      	mov	r3, r0
 80044ca:	72fb      	strb	r3, [r7, #11]
		if (keyState== GPIO_PIN_RESET)
 80044cc:	7afb      	ldrb	r3, [r7, #11]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d10d      	bne.n	80044ee <ScanPressedKey+0xce>
		{
			HAL_Delay(btnDelay); //10ms 
 80044d2:	68f8      	ldr	r0, [r7, #12]
 80044d4:	f7fc fe90 	bl	80011f8 <HAL_Delay>
			keyState=HAL_GPIO_ReadPin(KeyUp_GPIO_Port, KeyUp_Pin);//
 80044d8:	2101      	movs	r1, #1
 80044da:	4811      	ldr	r0, [pc, #68]	@ (8004520 <ScanPressedKey+0x100>)
 80044dc:	f7fd f932 	bl	8001744 <HAL_GPIO_ReadPin>
 80044e0:	4603      	mov	r3, r0
 80044e2:	72fb      	strb	r3, [r7, #11]
			if (keyState == GPIO_PIN_RESET)
 80044e4:	7afb      	ldrb	r3, [r7, #11]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d101      	bne.n	80044ee <ScanPressedKey+0xce>
				return	KEY_UP;
 80044ea:	2303      	movs	r3, #3
 80044ec:	e00d      	b.n	800450a <ScanPressedKey+0xea>
		}
#endif

		if (timeout != KEY_WAIT_ALWAYS)  //timeout
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d0a0      	beq.n	8004436 <ScanPressedKey+0x16>
		{
			if ((HAL_GetTick() - tickstart) > timeout)
 80044f4:	f7fc fe74 	bl	80011e0 <HAL_GetTick>
 80044f8:	4602      	mov	r2, r0
 80044fa:	693b      	ldr	r3, [r7, #16]
 80044fc:	1ad3      	subs	r3, r2, r3
 80044fe:	687a      	ldr	r2, [r7, #4]
 8004500:	429a      	cmp	r2, r3
 8004502:	d300      	bcc.n	8004506 <ScanPressedKey+0xe6>
		keyState=HAL_GPIO_ReadPin(KeyLeft_GPIO_Port, KeyLeft_Pin); //PA6=KeyLeft,,LED1
 8004504:	e797      	b.n	8004436 <ScanPressedKey+0x16>
				break;
 8004506:	bf00      	nop
		}
	}

	return	key;
 8004508:	7dfb      	ldrb	r3, [r7, #23]
}
 800450a:	4618      	mov	r0, r3
 800450c:	3718      	adds	r7, #24
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}
 8004512:	bf00      	nop
 8004514:	40021400 	.word	0x40021400
 8004518:	40020400 	.word	0x40020400
 800451c:	40020c00 	.word	0x40020c00
 8004520:	40020000 	.word	0x40020000

08004524 <std>:
 8004524:	2300      	movs	r3, #0
 8004526:	b510      	push	{r4, lr}
 8004528:	4604      	mov	r4, r0
 800452a:	e9c0 3300 	strd	r3, r3, [r0]
 800452e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004532:	6083      	str	r3, [r0, #8]
 8004534:	8181      	strh	r1, [r0, #12]
 8004536:	6643      	str	r3, [r0, #100]	@ 0x64
 8004538:	81c2      	strh	r2, [r0, #14]
 800453a:	6183      	str	r3, [r0, #24]
 800453c:	4619      	mov	r1, r3
 800453e:	2208      	movs	r2, #8
 8004540:	305c      	adds	r0, #92	@ 0x5c
 8004542:	f000 f9f9 	bl	8004938 <memset>
 8004546:	4b0d      	ldr	r3, [pc, #52]	@ (800457c <std+0x58>)
 8004548:	6263      	str	r3, [r4, #36]	@ 0x24
 800454a:	4b0d      	ldr	r3, [pc, #52]	@ (8004580 <std+0x5c>)
 800454c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800454e:	4b0d      	ldr	r3, [pc, #52]	@ (8004584 <std+0x60>)
 8004550:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004552:	4b0d      	ldr	r3, [pc, #52]	@ (8004588 <std+0x64>)
 8004554:	6323      	str	r3, [r4, #48]	@ 0x30
 8004556:	4b0d      	ldr	r3, [pc, #52]	@ (800458c <std+0x68>)
 8004558:	6224      	str	r4, [r4, #32]
 800455a:	429c      	cmp	r4, r3
 800455c:	d006      	beq.n	800456c <std+0x48>
 800455e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004562:	4294      	cmp	r4, r2
 8004564:	d002      	beq.n	800456c <std+0x48>
 8004566:	33d0      	adds	r3, #208	@ 0xd0
 8004568:	429c      	cmp	r4, r3
 800456a:	d105      	bne.n	8004578 <std+0x54>
 800456c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004570:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004574:	f000 ba58 	b.w	8004a28 <__retarget_lock_init_recursive>
 8004578:	bd10      	pop	{r4, pc}
 800457a:	bf00      	nop
 800457c:	08004789 	.word	0x08004789
 8004580:	080047ab 	.word	0x080047ab
 8004584:	080047e3 	.word	0x080047e3
 8004588:	08004807 	.word	0x08004807
 800458c:	20000158 	.word	0x20000158

08004590 <stdio_exit_handler>:
 8004590:	4a02      	ldr	r2, [pc, #8]	@ (800459c <stdio_exit_handler+0xc>)
 8004592:	4903      	ldr	r1, [pc, #12]	@ (80045a0 <stdio_exit_handler+0x10>)
 8004594:	4803      	ldr	r0, [pc, #12]	@ (80045a4 <stdio_exit_handler+0x14>)
 8004596:	f000 b869 	b.w	800466c <_fwalk_sglue>
 800459a:	bf00      	nop
 800459c:	2000000c 	.word	0x2000000c
 80045a0:	080052c5 	.word	0x080052c5
 80045a4:	2000001c 	.word	0x2000001c

080045a8 <cleanup_stdio>:
 80045a8:	6841      	ldr	r1, [r0, #4]
 80045aa:	4b0c      	ldr	r3, [pc, #48]	@ (80045dc <cleanup_stdio+0x34>)
 80045ac:	4299      	cmp	r1, r3
 80045ae:	b510      	push	{r4, lr}
 80045b0:	4604      	mov	r4, r0
 80045b2:	d001      	beq.n	80045b8 <cleanup_stdio+0x10>
 80045b4:	f000 fe86 	bl	80052c4 <_fflush_r>
 80045b8:	68a1      	ldr	r1, [r4, #8]
 80045ba:	4b09      	ldr	r3, [pc, #36]	@ (80045e0 <cleanup_stdio+0x38>)
 80045bc:	4299      	cmp	r1, r3
 80045be:	d002      	beq.n	80045c6 <cleanup_stdio+0x1e>
 80045c0:	4620      	mov	r0, r4
 80045c2:	f000 fe7f 	bl	80052c4 <_fflush_r>
 80045c6:	68e1      	ldr	r1, [r4, #12]
 80045c8:	4b06      	ldr	r3, [pc, #24]	@ (80045e4 <cleanup_stdio+0x3c>)
 80045ca:	4299      	cmp	r1, r3
 80045cc:	d004      	beq.n	80045d8 <cleanup_stdio+0x30>
 80045ce:	4620      	mov	r0, r4
 80045d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80045d4:	f000 be76 	b.w	80052c4 <_fflush_r>
 80045d8:	bd10      	pop	{r4, pc}
 80045da:	bf00      	nop
 80045dc:	20000158 	.word	0x20000158
 80045e0:	200001c0 	.word	0x200001c0
 80045e4:	20000228 	.word	0x20000228

080045e8 <global_stdio_init.part.0>:
 80045e8:	b510      	push	{r4, lr}
 80045ea:	4b0b      	ldr	r3, [pc, #44]	@ (8004618 <global_stdio_init.part.0+0x30>)
 80045ec:	4c0b      	ldr	r4, [pc, #44]	@ (800461c <global_stdio_init.part.0+0x34>)
 80045ee:	4a0c      	ldr	r2, [pc, #48]	@ (8004620 <global_stdio_init.part.0+0x38>)
 80045f0:	601a      	str	r2, [r3, #0]
 80045f2:	4620      	mov	r0, r4
 80045f4:	2200      	movs	r2, #0
 80045f6:	2104      	movs	r1, #4
 80045f8:	f7ff ff94 	bl	8004524 <std>
 80045fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004600:	2201      	movs	r2, #1
 8004602:	2109      	movs	r1, #9
 8004604:	f7ff ff8e 	bl	8004524 <std>
 8004608:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800460c:	2202      	movs	r2, #2
 800460e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004612:	2112      	movs	r1, #18
 8004614:	f7ff bf86 	b.w	8004524 <std>
 8004618:	20000290 	.word	0x20000290
 800461c:	20000158 	.word	0x20000158
 8004620:	08004591 	.word	0x08004591

08004624 <__sfp_lock_acquire>:
 8004624:	4801      	ldr	r0, [pc, #4]	@ (800462c <__sfp_lock_acquire+0x8>)
 8004626:	f000 ba00 	b.w	8004a2a <__retarget_lock_acquire_recursive>
 800462a:	bf00      	nop
 800462c:	20000299 	.word	0x20000299

08004630 <__sfp_lock_release>:
 8004630:	4801      	ldr	r0, [pc, #4]	@ (8004638 <__sfp_lock_release+0x8>)
 8004632:	f000 b9fb 	b.w	8004a2c <__retarget_lock_release_recursive>
 8004636:	bf00      	nop
 8004638:	20000299 	.word	0x20000299

0800463c <__sinit>:
 800463c:	b510      	push	{r4, lr}
 800463e:	4604      	mov	r4, r0
 8004640:	f7ff fff0 	bl	8004624 <__sfp_lock_acquire>
 8004644:	6a23      	ldr	r3, [r4, #32]
 8004646:	b11b      	cbz	r3, 8004650 <__sinit+0x14>
 8004648:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800464c:	f7ff bff0 	b.w	8004630 <__sfp_lock_release>
 8004650:	4b04      	ldr	r3, [pc, #16]	@ (8004664 <__sinit+0x28>)
 8004652:	6223      	str	r3, [r4, #32]
 8004654:	4b04      	ldr	r3, [pc, #16]	@ (8004668 <__sinit+0x2c>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d1f5      	bne.n	8004648 <__sinit+0xc>
 800465c:	f7ff ffc4 	bl	80045e8 <global_stdio_init.part.0>
 8004660:	e7f2      	b.n	8004648 <__sinit+0xc>
 8004662:	bf00      	nop
 8004664:	080045a9 	.word	0x080045a9
 8004668:	20000290 	.word	0x20000290

0800466c <_fwalk_sglue>:
 800466c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004670:	4607      	mov	r7, r0
 8004672:	4688      	mov	r8, r1
 8004674:	4614      	mov	r4, r2
 8004676:	2600      	movs	r6, #0
 8004678:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800467c:	f1b9 0901 	subs.w	r9, r9, #1
 8004680:	d505      	bpl.n	800468e <_fwalk_sglue+0x22>
 8004682:	6824      	ldr	r4, [r4, #0]
 8004684:	2c00      	cmp	r4, #0
 8004686:	d1f7      	bne.n	8004678 <_fwalk_sglue+0xc>
 8004688:	4630      	mov	r0, r6
 800468a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800468e:	89ab      	ldrh	r3, [r5, #12]
 8004690:	2b01      	cmp	r3, #1
 8004692:	d907      	bls.n	80046a4 <_fwalk_sglue+0x38>
 8004694:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004698:	3301      	adds	r3, #1
 800469a:	d003      	beq.n	80046a4 <_fwalk_sglue+0x38>
 800469c:	4629      	mov	r1, r5
 800469e:	4638      	mov	r0, r7
 80046a0:	47c0      	blx	r8
 80046a2:	4306      	orrs	r6, r0
 80046a4:	3568      	adds	r5, #104	@ 0x68
 80046a6:	e7e9      	b.n	800467c <_fwalk_sglue+0x10>

080046a8 <iprintf>:
 80046a8:	b40f      	push	{r0, r1, r2, r3}
 80046aa:	b507      	push	{r0, r1, r2, lr}
 80046ac:	4906      	ldr	r1, [pc, #24]	@ (80046c8 <iprintf+0x20>)
 80046ae:	ab04      	add	r3, sp, #16
 80046b0:	6808      	ldr	r0, [r1, #0]
 80046b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80046b6:	6881      	ldr	r1, [r0, #8]
 80046b8:	9301      	str	r3, [sp, #4]
 80046ba:	f000 fadb 	bl	8004c74 <_vfiprintf_r>
 80046be:	b003      	add	sp, #12
 80046c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80046c4:	b004      	add	sp, #16
 80046c6:	4770      	bx	lr
 80046c8:	20000018 	.word	0x20000018

080046cc <_puts_r>:
 80046cc:	6a03      	ldr	r3, [r0, #32]
 80046ce:	b570      	push	{r4, r5, r6, lr}
 80046d0:	6884      	ldr	r4, [r0, #8]
 80046d2:	4605      	mov	r5, r0
 80046d4:	460e      	mov	r6, r1
 80046d6:	b90b      	cbnz	r3, 80046dc <_puts_r+0x10>
 80046d8:	f7ff ffb0 	bl	800463c <__sinit>
 80046dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80046de:	07db      	lsls	r3, r3, #31
 80046e0:	d405      	bmi.n	80046ee <_puts_r+0x22>
 80046e2:	89a3      	ldrh	r3, [r4, #12]
 80046e4:	0598      	lsls	r0, r3, #22
 80046e6:	d402      	bmi.n	80046ee <_puts_r+0x22>
 80046e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80046ea:	f000 f99e 	bl	8004a2a <__retarget_lock_acquire_recursive>
 80046ee:	89a3      	ldrh	r3, [r4, #12]
 80046f0:	0719      	lsls	r1, r3, #28
 80046f2:	d502      	bpl.n	80046fa <_puts_r+0x2e>
 80046f4:	6923      	ldr	r3, [r4, #16]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d135      	bne.n	8004766 <_puts_r+0x9a>
 80046fa:	4621      	mov	r1, r4
 80046fc:	4628      	mov	r0, r5
 80046fe:	f000 f8c5 	bl	800488c <__swsetup_r>
 8004702:	b380      	cbz	r0, 8004766 <_puts_r+0x9a>
 8004704:	f04f 35ff 	mov.w	r5, #4294967295
 8004708:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800470a:	07da      	lsls	r2, r3, #31
 800470c:	d405      	bmi.n	800471a <_puts_r+0x4e>
 800470e:	89a3      	ldrh	r3, [r4, #12]
 8004710:	059b      	lsls	r3, r3, #22
 8004712:	d402      	bmi.n	800471a <_puts_r+0x4e>
 8004714:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004716:	f000 f989 	bl	8004a2c <__retarget_lock_release_recursive>
 800471a:	4628      	mov	r0, r5
 800471c:	bd70      	pop	{r4, r5, r6, pc}
 800471e:	2b00      	cmp	r3, #0
 8004720:	da04      	bge.n	800472c <_puts_r+0x60>
 8004722:	69a2      	ldr	r2, [r4, #24]
 8004724:	429a      	cmp	r2, r3
 8004726:	dc17      	bgt.n	8004758 <_puts_r+0x8c>
 8004728:	290a      	cmp	r1, #10
 800472a:	d015      	beq.n	8004758 <_puts_r+0x8c>
 800472c:	6823      	ldr	r3, [r4, #0]
 800472e:	1c5a      	adds	r2, r3, #1
 8004730:	6022      	str	r2, [r4, #0]
 8004732:	7019      	strb	r1, [r3, #0]
 8004734:	68a3      	ldr	r3, [r4, #8]
 8004736:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800473a:	3b01      	subs	r3, #1
 800473c:	60a3      	str	r3, [r4, #8]
 800473e:	2900      	cmp	r1, #0
 8004740:	d1ed      	bne.n	800471e <_puts_r+0x52>
 8004742:	2b00      	cmp	r3, #0
 8004744:	da11      	bge.n	800476a <_puts_r+0x9e>
 8004746:	4622      	mov	r2, r4
 8004748:	210a      	movs	r1, #10
 800474a:	4628      	mov	r0, r5
 800474c:	f000 f85f 	bl	800480e <__swbuf_r>
 8004750:	3001      	adds	r0, #1
 8004752:	d0d7      	beq.n	8004704 <_puts_r+0x38>
 8004754:	250a      	movs	r5, #10
 8004756:	e7d7      	b.n	8004708 <_puts_r+0x3c>
 8004758:	4622      	mov	r2, r4
 800475a:	4628      	mov	r0, r5
 800475c:	f000 f857 	bl	800480e <__swbuf_r>
 8004760:	3001      	adds	r0, #1
 8004762:	d1e7      	bne.n	8004734 <_puts_r+0x68>
 8004764:	e7ce      	b.n	8004704 <_puts_r+0x38>
 8004766:	3e01      	subs	r6, #1
 8004768:	e7e4      	b.n	8004734 <_puts_r+0x68>
 800476a:	6823      	ldr	r3, [r4, #0]
 800476c:	1c5a      	adds	r2, r3, #1
 800476e:	6022      	str	r2, [r4, #0]
 8004770:	220a      	movs	r2, #10
 8004772:	701a      	strb	r2, [r3, #0]
 8004774:	e7ee      	b.n	8004754 <_puts_r+0x88>
	...

08004778 <puts>:
 8004778:	4b02      	ldr	r3, [pc, #8]	@ (8004784 <puts+0xc>)
 800477a:	4601      	mov	r1, r0
 800477c:	6818      	ldr	r0, [r3, #0]
 800477e:	f7ff bfa5 	b.w	80046cc <_puts_r>
 8004782:	bf00      	nop
 8004784:	20000018 	.word	0x20000018

08004788 <__sread>:
 8004788:	b510      	push	{r4, lr}
 800478a:	460c      	mov	r4, r1
 800478c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004790:	f000 f8fc 	bl	800498c <_read_r>
 8004794:	2800      	cmp	r0, #0
 8004796:	bfab      	itete	ge
 8004798:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800479a:	89a3      	ldrhlt	r3, [r4, #12]
 800479c:	181b      	addge	r3, r3, r0
 800479e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80047a2:	bfac      	ite	ge
 80047a4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80047a6:	81a3      	strhlt	r3, [r4, #12]
 80047a8:	bd10      	pop	{r4, pc}

080047aa <__swrite>:
 80047aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047ae:	461f      	mov	r7, r3
 80047b0:	898b      	ldrh	r3, [r1, #12]
 80047b2:	05db      	lsls	r3, r3, #23
 80047b4:	4605      	mov	r5, r0
 80047b6:	460c      	mov	r4, r1
 80047b8:	4616      	mov	r6, r2
 80047ba:	d505      	bpl.n	80047c8 <__swrite+0x1e>
 80047bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047c0:	2302      	movs	r3, #2
 80047c2:	2200      	movs	r2, #0
 80047c4:	f000 f8d0 	bl	8004968 <_lseek_r>
 80047c8:	89a3      	ldrh	r3, [r4, #12]
 80047ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80047ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80047d2:	81a3      	strh	r3, [r4, #12]
 80047d4:	4632      	mov	r2, r6
 80047d6:	463b      	mov	r3, r7
 80047d8:	4628      	mov	r0, r5
 80047da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80047de:	f000 b8e7 	b.w	80049b0 <_write_r>

080047e2 <__sseek>:
 80047e2:	b510      	push	{r4, lr}
 80047e4:	460c      	mov	r4, r1
 80047e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047ea:	f000 f8bd 	bl	8004968 <_lseek_r>
 80047ee:	1c43      	adds	r3, r0, #1
 80047f0:	89a3      	ldrh	r3, [r4, #12]
 80047f2:	bf15      	itete	ne
 80047f4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80047f6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80047fa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80047fe:	81a3      	strheq	r3, [r4, #12]
 8004800:	bf18      	it	ne
 8004802:	81a3      	strhne	r3, [r4, #12]
 8004804:	bd10      	pop	{r4, pc}

08004806 <__sclose>:
 8004806:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800480a:	f000 b89d 	b.w	8004948 <_close_r>

0800480e <__swbuf_r>:
 800480e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004810:	460e      	mov	r6, r1
 8004812:	4614      	mov	r4, r2
 8004814:	4605      	mov	r5, r0
 8004816:	b118      	cbz	r0, 8004820 <__swbuf_r+0x12>
 8004818:	6a03      	ldr	r3, [r0, #32]
 800481a:	b90b      	cbnz	r3, 8004820 <__swbuf_r+0x12>
 800481c:	f7ff ff0e 	bl	800463c <__sinit>
 8004820:	69a3      	ldr	r3, [r4, #24]
 8004822:	60a3      	str	r3, [r4, #8]
 8004824:	89a3      	ldrh	r3, [r4, #12]
 8004826:	071a      	lsls	r2, r3, #28
 8004828:	d501      	bpl.n	800482e <__swbuf_r+0x20>
 800482a:	6923      	ldr	r3, [r4, #16]
 800482c:	b943      	cbnz	r3, 8004840 <__swbuf_r+0x32>
 800482e:	4621      	mov	r1, r4
 8004830:	4628      	mov	r0, r5
 8004832:	f000 f82b 	bl	800488c <__swsetup_r>
 8004836:	b118      	cbz	r0, 8004840 <__swbuf_r+0x32>
 8004838:	f04f 37ff 	mov.w	r7, #4294967295
 800483c:	4638      	mov	r0, r7
 800483e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004840:	6823      	ldr	r3, [r4, #0]
 8004842:	6922      	ldr	r2, [r4, #16]
 8004844:	1a98      	subs	r0, r3, r2
 8004846:	6963      	ldr	r3, [r4, #20]
 8004848:	b2f6      	uxtb	r6, r6
 800484a:	4283      	cmp	r3, r0
 800484c:	4637      	mov	r7, r6
 800484e:	dc05      	bgt.n	800485c <__swbuf_r+0x4e>
 8004850:	4621      	mov	r1, r4
 8004852:	4628      	mov	r0, r5
 8004854:	f000 fd36 	bl	80052c4 <_fflush_r>
 8004858:	2800      	cmp	r0, #0
 800485a:	d1ed      	bne.n	8004838 <__swbuf_r+0x2a>
 800485c:	68a3      	ldr	r3, [r4, #8]
 800485e:	3b01      	subs	r3, #1
 8004860:	60a3      	str	r3, [r4, #8]
 8004862:	6823      	ldr	r3, [r4, #0]
 8004864:	1c5a      	adds	r2, r3, #1
 8004866:	6022      	str	r2, [r4, #0]
 8004868:	701e      	strb	r6, [r3, #0]
 800486a:	6962      	ldr	r2, [r4, #20]
 800486c:	1c43      	adds	r3, r0, #1
 800486e:	429a      	cmp	r2, r3
 8004870:	d004      	beq.n	800487c <__swbuf_r+0x6e>
 8004872:	89a3      	ldrh	r3, [r4, #12]
 8004874:	07db      	lsls	r3, r3, #31
 8004876:	d5e1      	bpl.n	800483c <__swbuf_r+0x2e>
 8004878:	2e0a      	cmp	r6, #10
 800487a:	d1df      	bne.n	800483c <__swbuf_r+0x2e>
 800487c:	4621      	mov	r1, r4
 800487e:	4628      	mov	r0, r5
 8004880:	f000 fd20 	bl	80052c4 <_fflush_r>
 8004884:	2800      	cmp	r0, #0
 8004886:	d0d9      	beq.n	800483c <__swbuf_r+0x2e>
 8004888:	e7d6      	b.n	8004838 <__swbuf_r+0x2a>
	...

0800488c <__swsetup_r>:
 800488c:	b538      	push	{r3, r4, r5, lr}
 800488e:	4b29      	ldr	r3, [pc, #164]	@ (8004934 <__swsetup_r+0xa8>)
 8004890:	4605      	mov	r5, r0
 8004892:	6818      	ldr	r0, [r3, #0]
 8004894:	460c      	mov	r4, r1
 8004896:	b118      	cbz	r0, 80048a0 <__swsetup_r+0x14>
 8004898:	6a03      	ldr	r3, [r0, #32]
 800489a:	b90b      	cbnz	r3, 80048a0 <__swsetup_r+0x14>
 800489c:	f7ff fece 	bl	800463c <__sinit>
 80048a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048a4:	0719      	lsls	r1, r3, #28
 80048a6:	d422      	bmi.n	80048ee <__swsetup_r+0x62>
 80048a8:	06da      	lsls	r2, r3, #27
 80048aa:	d407      	bmi.n	80048bc <__swsetup_r+0x30>
 80048ac:	2209      	movs	r2, #9
 80048ae:	602a      	str	r2, [r5, #0]
 80048b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80048b4:	81a3      	strh	r3, [r4, #12]
 80048b6:	f04f 30ff 	mov.w	r0, #4294967295
 80048ba:	e033      	b.n	8004924 <__swsetup_r+0x98>
 80048bc:	0758      	lsls	r0, r3, #29
 80048be:	d512      	bpl.n	80048e6 <__swsetup_r+0x5a>
 80048c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80048c2:	b141      	cbz	r1, 80048d6 <__swsetup_r+0x4a>
 80048c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80048c8:	4299      	cmp	r1, r3
 80048ca:	d002      	beq.n	80048d2 <__swsetup_r+0x46>
 80048cc:	4628      	mov	r0, r5
 80048ce:	f000 f8af 	bl	8004a30 <_free_r>
 80048d2:	2300      	movs	r3, #0
 80048d4:	6363      	str	r3, [r4, #52]	@ 0x34
 80048d6:	89a3      	ldrh	r3, [r4, #12]
 80048d8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80048dc:	81a3      	strh	r3, [r4, #12]
 80048de:	2300      	movs	r3, #0
 80048e0:	6063      	str	r3, [r4, #4]
 80048e2:	6923      	ldr	r3, [r4, #16]
 80048e4:	6023      	str	r3, [r4, #0]
 80048e6:	89a3      	ldrh	r3, [r4, #12]
 80048e8:	f043 0308 	orr.w	r3, r3, #8
 80048ec:	81a3      	strh	r3, [r4, #12]
 80048ee:	6923      	ldr	r3, [r4, #16]
 80048f0:	b94b      	cbnz	r3, 8004906 <__swsetup_r+0x7a>
 80048f2:	89a3      	ldrh	r3, [r4, #12]
 80048f4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80048f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048fc:	d003      	beq.n	8004906 <__swsetup_r+0x7a>
 80048fe:	4621      	mov	r1, r4
 8004900:	4628      	mov	r0, r5
 8004902:	f000 fd2d 	bl	8005360 <__smakebuf_r>
 8004906:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800490a:	f013 0201 	ands.w	r2, r3, #1
 800490e:	d00a      	beq.n	8004926 <__swsetup_r+0x9a>
 8004910:	2200      	movs	r2, #0
 8004912:	60a2      	str	r2, [r4, #8]
 8004914:	6962      	ldr	r2, [r4, #20]
 8004916:	4252      	negs	r2, r2
 8004918:	61a2      	str	r2, [r4, #24]
 800491a:	6922      	ldr	r2, [r4, #16]
 800491c:	b942      	cbnz	r2, 8004930 <__swsetup_r+0xa4>
 800491e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004922:	d1c5      	bne.n	80048b0 <__swsetup_r+0x24>
 8004924:	bd38      	pop	{r3, r4, r5, pc}
 8004926:	0799      	lsls	r1, r3, #30
 8004928:	bf58      	it	pl
 800492a:	6962      	ldrpl	r2, [r4, #20]
 800492c:	60a2      	str	r2, [r4, #8]
 800492e:	e7f4      	b.n	800491a <__swsetup_r+0x8e>
 8004930:	2000      	movs	r0, #0
 8004932:	e7f7      	b.n	8004924 <__swsetup_r+0x98>
 8004934:	20000018 	.word	0x20000018

08004938 <memset>:
 8004938:	4402      	add	r2, r0
 800493a:	4603      	mov	r3, r0
 800493c:	4293      	cmp	r3, r2
 800493e:	d100      	bne.n	8004942 <memset+0xa>
 8004940:	4770      	bx	lr
 8004942:	f803 1b01 	strb.w	r1, [r3], #1
 8004946:	e7f9      	b.n	800493c <memset+0x4>

08004948 <_close_r>:
 8004948:	b538      	push	{r3, r4, r5, lr}
 800494a:	4d06      	ldr	r5, [pc, #24]	@ (8004964 <_close_r+0x1c>)
 800494c:	2300      	movs	r3, #0
 800494e:	4604      	mov	r4, r0
 8004950:	4608      	mov	r0, r1
 8004952:	602b      	str	r3, [r5, #0]
 8004954:	f7fc fac6 	bl	8000ee4 <_close>
 8004958:	1c43      	adds	r3, r0, #1
 800495a:	d102      	bne.n	8004962 <_close_r+0x1a>
 800495c:	682b      	ldr	r3, [r5, #0]
 800495e:	b103      	cbz	r3, 8004962 <_close_r+0x1a>
 8004960:	6023      	str	r3, [r4, #0]
 8004962:	bd38      	pop	{r3, r4, r5, pc}
 8004964:	20000294 	.word	0x20000294

08004968 <_lseek_r>:
 8004968:	b538      	push	{r3, r4, r5, lr}
 800496a:	4d07      	ldr	r5, [pc, #28]	@ (8004988 <_lseek_r+0x20>)
 800496c:	4604      	mov	r4, r0
 800496e:	4608      	mov	r0, r1
 8004970:	4611      	mov	r1, r2
 8004972:	2200      	movs	r2, #0
 8004974:	602a      	str	r2, [r5, #0]
 8004976:	461a      	mov	r2, r3
 8004978:	f7fc fadb 	bl	8000f32 <_lseek>
 800497c:	1c43      	adds	r3, r0, #1
 800497e:	d102      	bne.n	8004986 <_lseek_r+0x1e>
 8004980:	682b      	ldr	r3, [r5, #0]
 8004982:	b103      	cbz	r3, 8004986 <_lseek_r+0x1e>
 8004984:	6023      	str	r3, [r4, #0]
 8004986:	bd38      	pop	{r3, r4, r5, pc}
 8004988:	20000294 	.word	0x20000294

0800498c <_read_r>:
 800498c:	b538      	push	{r3, r4, r5, lr}
 800498e:	4d07      	ldr	r5, [pc, #28]	@ (80049ac <_read_r+0x20>)
 8004990:	4604      	mov	r4, r0
 8004992:	4608      	mov	r0, r1
 8004994:	4611      	mov	r1, r2
 8004996:	2200      	movs	r2, #0
 8004998:	602a      	str	r2, [r5, #0]
 800499a:	461a      	mov	r2, r3
 800499c:	f7fc fa69 	bl	8000e72 <_read>
 80049a0:	1c43      	adds	r3, r0, #1
 80049a2:	d102      	bne.n	80049aa <_read_r+0x1e>
 80049a4:	682b      	ldr	r3, [r5, #0]
 80049a6:	b103      	cbz	r3, 80049aa <_read_r+0x1e>
 80049a8:	6023      	str	r3, [r4, #0]
 80049aa:	bd38      	pop	{r3, r4, r5, pc}
 80049ac:	20000294 	.word	0x20000294

080049b0 <_write_r>:
 80049b0:	b538      	push	{r3, r4, r5, lr}
 80049b2:	4d07      	ldr	r5, [pc, #28]	@ (80049d0 <_write_r+0x20>)
 80049b4:	4604      	mov	r4, r0
 80049b6:	4608      	mov	r0, r1
 80049b8:	4611      	mov	r1, r2
 80049ba:	2200      	movs	r2, #0
 80049bc:	602a      	str	r2, [r5, #0]
 80049be:	461a      	mov	r2, r3
 80049c0:	f7fc fa74 	bl	8000eac <_write>
 80049c4:	1c43      	adds	r3, r0, #1
 80049c6:	d102      	bne.n	80049ce <_write_r+0x1e>
 80049c8:	682b      	ldr	r3, [r5, #0]
 80049ca:	b103      	cbz	r3, 80049ce <_write_r+0x1e>
 80049cc:	6023      	str	r3, [r4, #0]
 80049ce:	bd38      	pop	{r3, r4, r5, pc}
 80049d0:	20000294 	.word	0x20000294

080049d4 <__errno>:
 80049d4:	4b01      	ldr	r3, [pc, #4]	@ (80049dc <__errno+0x8>)
 80049d6:	6818      	ldr	r0, [r3, #0]
 80049d8:	4770      	bx	lr
 80049da:	bf00      	nop
 80049dc:	20000018 	.word	0x20000018

080049e0 <__libc_init_array>:
 80049e0:	b570      	push	{r4, r5, r6, lr}
 80049e2:	4d0d      	ldr	r5, [pc, #52]	@ (8004a18 <__libc_init_array+0x38>)
 80049e4:	4c0d      	ldr	r4, [pc, #52]	@ (8004a1c <__libc_init_array+0x3c>)
 80049e6:	1b64      	subs	r4, r4, r5
 80049e8:	10a4      	asrs	r4, r4, #2
 80049ea:	2600      	movs	r6, #0
 80049ec:	42a6      	cmp	r6, r4
 80049ee:	d109      	bne.n	8004a04 <__libc_init_array+0x24>
 80049f0:	4d0b      	ldr	r5, [pc, #44]	@ (8004a20 <__libc_init_array+0x40>)
 80049f2:	4c0c      	ldr	r4, [pc, #48]	@ (8004a24 <__libc_init_array+0x44>)
 80049f4:	f000 fd22 	bl	800543c <_init>
 80049f8:	1b64      	subs	r4, r4, r5
 80049fa:	10a4      	asrs	r4, r4, #2
 80049fc:	2600      	movs	r6, #0
 80049fe:	42a6      	cmp	r6, r4
 8004a00:	d105      	bne.n	8004a0e <__libc_init_array+0x2e>
 8004a02:	bd70      	pop	{r4, r5, r6, pc}
 8004a04:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a08:	4798      	blx	r3
 8004a0a:	3601      	adds	r6, #1
 8004a0c:	e7ee      	b.n	80049ec <__libc_init_array+0xc>
 8004a0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a12:	4798      	blx	r3
 8004a14:	3601      	adds	r6, #1
 8004a16:	e7f2      	b.n	80049fe <__libc_init_array+0x1e>
 8004a18:	08005af8 	.word	0x08005af8
 8004a1c:	08005af8 	.word	0x08005af8
 8004a20:	08005af8 	.word	0x08005af8
 8004a24:	08005afc 	.word	0x08005afc

08004a28 <__retarget_lock_init_recursive>:
 8004a28:	4770      	bx	lr

08004a2a <__retarget_lock_acquire_recursive>:
 8004a2a:	4770      	bx	lr

08004a2c <__retarget_lock_release_recursive>:
 8004a2c:	4770      	bx	lr
	...

08004a30 <_free_r>:
 8004a30:	b538      	push	{r3, r4, r5, lr}
 8004a32:	4605      	mov	r5, r0
 8004a34:	2900      	cmp	r1, #0
 8004a36:	d041      	beq.n	8004abc <_free_r+0x8c>
 8004a38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a3c:	1f0c      	subs	r4, r1, #4
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	bfb8      	it	lt
 8004a42:	18e4      	addlt	r4, r4, r3
 8004a44:	f000 f8e0 	bl	8004c08 <__malloc_lock>
 8004a48:	4a1d      	ldr	r2, [pc, #116]	@ (8004ac0 <_free_r+0x90>)
 8004a4a:	6813      	ldr	r3, [r2, #0]
 8004a4c:	b933      	cbnz	r3, 8004a5c <_free_r+0x2c>
 8004a4e:	6063      	str	r3, [r4, #4]
 8004a50:	6014      	str	r4, [r2, #0]
 8004a52:	4628      	mov	r0, r5
 8004a54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004a58:	f000 b8dc 	b.w	8004c14 <__malloc_unlock>
 8004a5c:	42a3      	cmp	r3, r4
 8004a5e:	d908      	bls.n	8004a72 <_free_r+0x42>
 8004a60:	6820      	ldr	r0, [r4, #0]
 8004a62:	1821      	adds	r1, r4, r0
 8004a64:	428b      	cmp	r3, r1
 8004a66:	bf01      	itttt	eq
 8004a68:	6819      	ldreq	r1, [r3, #0]
 8004a6a:	685b      	ldreq	r3, [r3, #4]
 8004a6c:	1809      	addeq	r1, r1, r0
 8004a6e:	6021      	streq	r1, [r4, #0]
 8004a70:	e7ed      	b.n	8004a4e <_free_r+0x1e>
 8004a72:	461a      	mov	r2, r3
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	b10b      	cbz	r3, 8004a7c <_free_r+0x4c>
 8004a78:	42a3      	cmp	r3, r4
 8004a7a:	d9fa      	bls.n	8004a72 <_free_r+0x42>
 8004a7c:	6811      	ldr	r1, [r2, #0]
 8004a7e:	1850      	adds	r0, r2, r1
 8004a80:	42a0      	cmp	r0, r4
 8004a82:	d10b      	bne.n	8004a9c <_free_r+0x6c>
 8004a84:	6820      	ldr	r0, [r4, #0]
 8004a86:	4401      	add	r1, r0
 8004a88:	1850      	adds	r0, r2, r1
 8004a8a:	4283      	cmp	r3, r0
 8004a8c:	6011      	str	r1, [r2, #0]
 8004a8e:	d1e0      	bne.n	8004a52 <_free_r+0x22>
 8004a90:	6818      	ldr	r0, [r3, #0]
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	6053      	str	r3, [r2, #4]
 8004a96:	4408      	add	r0, r1
 8004a98:	6010      	str	r0, [r2, #0]
 8004a9a:	e7da      	b.n	8004a52 <_free_r+0x22>
 8004a9c:	d902      	bls.n	8004aa4 <_free_r+0x74>
 8004a9e:	230c      	movs	r3, #12
 8004aa0:	602b      	str	r3, [r5, #0]
 8004aa2:	e7d6      	b.n	8004a52 <_free_r+0x22>
 8004aa4:	6820      	ldr	r0, [r4, #0]
 8004aa6:	1821      	adds	r1, r4, r0
 8004aa8:	428b      	cmp	r3, r1
 8004aaa:	bf04      	itt	eq
 8004aac:	6819      	ldreq	r1, [r3, #0]
 8004aae:	685b      	ldreq	r3, [r3, #4]
 8004ab0:	6063      	str	r3, [r4, #4]
 8004ab2:	bf04      	itt	eq
 8004ab4:	1809      	addeq	r1, r1, r0
 8004ab6:	6021      	streq	r1, [r4, #0]
 8004ab8:	6054      	str	r4, [r2, #4]
 8004aba:	e7ca      	b.n	8004a52 <_free_r+0x22>
 8004abc:	bd38      	pop	{r3, r4, r5, pc}
 8004abe:	bf00      	nop
 8004ac0:	200002a0 	.word	0x200002a0

08004ac4 <sbrk_aligned>:
 8004ac4:	b570      	push	{r4, r5, r6, lr}
 8004ac6:	4e0f      	ldr	r6, [pc, #60]	@ (8004b04 <sbrk_aligned+0x40>)
 8004ac8:	460c      	mov	r4, r1
 8004aca:	6831      	ldr	r1, [r6, #0]
 8004acc:	4605      	mov	r5, r0
 8004ace:	b911      	cbnz	r1, 8004ad6 <sbrk_aligned+0x12>
 8004ad0:	f000 fca4 	bl	800541c <_sbrk_r>
 8004ad4:	6030      	str	r0, [r6, #0]
 8004ad6:	4621      	mov	r1, r4
 8004ad8:	4628      	mov	r0, r5
 8004ada:	f000 fc9f 	bl	800541c <_sbrk_r>
 8004ade:	1c43      	adds	r3, r0, #1
 8004ae0:	d103      	bne.n	8004aea <sbrk_aligned+0x26>
 8004ae2:	f04f 34ff 	mov.w	r4, #4294967295
 8004ae6:	4620      	mov	r0, r4
 8004ae8:	bd70      	pop	{r4, r5, r6, pc}
 8004aea:	1cc4      	adds	r4, r0, #3
 8004aec:	f024 0403 	bic.w	r4, r4, #3
 8004af0:	42a0      	cmp	r0, r4
 8004af2:	d0f8      	beq.n	8004ae6 <sbrk_aligned+0x22>
 8004af4:	1a21      	subs	r1, r4, r0
 8004af6:	4628      	mov	r0, r5
 8004af8:	f000 fc90 	bl	800541c <_sbrk_r>
 8004afc:	3001      	adds	r0, #1
 8004afe:	d1f2      	bne.n	8004ae6 <sbrk_aligned+0x22>
 8004b00:	e7ef      	b.n	8004ae2 <sbrk_aligned+0x1e>
 8004b02:	bf00      	nop
 8004b04:	2000029c 	.word	0x2000029c

08004b08 <_malloc_r>:
 8004b08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b0c:	1ccd      	adds	r5, r1, #3
 8004b0e:	f025 0503 	bic.w	r5, r5, #3
 8004b12:	3508      	adds	r5, #8
 8004b14:	2d0c      	cmp	r5, #12
 8004b16:	bf38      	it	cc
 8004b18:	250c      	movcc	r5, #12
 8004b1a:	2d00      	cmp	r5, #0
 8004b1c:	4606      	mov	r6, r0
 8004b1e:	db01      	blt.n	8004b24 <_malloc_r+0x1c>
 8004b20:	42a9      	cmp	r1, r5
 8004b22:	d904      	bls.n	8004b2e <_malloc_r+0x26>
 8004b24:	230c      	movs	r3, #12
 8004b26:	6033      	str	r3, [r6, #0]
 8004b28:	2000      	movs	r0, #0
 8004b2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b2e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004c04 <_malloc_r+0xfc>
 8004b32:	f000 f869 	bl	8004c08 <__malloc_lock>
 8004b36:	f8d8 3000 	ldr.w	r3, [r8]
 8004b3a:	461c      	mov	r4, r3
 8004b3c:	bb44      	cbnz	r4, 8004b90 <_malloc_r+0x88>
 8004b3e:	4629      	mov	r1, r5
 8004b40:	4630      	mov	r0, r6
 8004b42:	f7ff ffbf 	bl	8004ac4 <sbrk_aligned>
 8004b46:	1c43      	adds	r3, r0, #1
 8004b48:	4604      	mov	r4, r0
 8004b4a:	d158      	bne.n	8004bfe <_malloc_r+0xf6>
 8004b4c:	f8d8 4000 	ldr.w	r4, [r8]
 8004b50:	4627      	mov	r7, r4
 8004b52:	2f00      	cmp	r7, #0
 8004b54:	d143      	bne.n	8004bde <_malloc_r+0xd6>
 8004b56:	2c00      	cmp	r4, #0
 8004b58:	d04b      	beq.n	8004bf2 <_malloc_r+0xea>
 8004b5a:	6823      	ldr	r3, [r4, #0]
 8004b5c:	4639      	mov	r1, r7
 8004b5e:	4630      	mov	r0, r6
 8004b60:	eb04 0903 	add.w	r9, r4, r3
 8004b64:	f000 fc5a 	bl	800541c <_sbrk_r>
 8004b68:	4581      	cmp	r9, r0
 8004b6a:	d142      	bne.n	8004bf2 <_malloc_r+0xea>
 8004b6c:	6821      	ldr	r1, [r4, #0]
 8004b6e:	1a6d      	subs	r5, r5, r1
 8004b70:	4629      	mov	r1, r5
 8004b72:	4630      	mov	r0, r6
 8004b74:	f7ff ffa6 	bl	8004ac4 <sbrk_aligned>
 8004b78:	3001      	adds	r0, #1
 8004b7a:	d03a      	beq.n	8004bf2 <_malloc_r+0xea>
 8004b7c:	6823      	ldr	r3, [r4, #0]
 8004b7e:	442b      	add	r3, r5
 8004b80:	6023      	str	r3, [r4, #0]
 8004b82:	f8d8 3000 	ldr.w	r3, [r8]
 8004b86:	685a      	ldr	r2, [r3, #4]
 8004b88:	bb62      	cbnz	r2, 8004be4 <_malloc_r+0xdc>
 8004b8a:	f8c8 7000 	str.w	r7, [r8]
 8004b8e:	e00f      	b.n	8004bb0 <_malloc_r+0xa8>
 8004b90:	6822      	ldr	r2, [r4, #0]
 8004b92:	1b52      	subs	r2, r2, r5
 8004b94:	d420      	bmi.n	8004bd8 <_malloc_r+0xd0>
 8004b96:	2a0b      	cmp	r2, #11
 8004b98:	d917      	bls.n	8004bca <_malloc_r+0xc2>
 8004b9a:	1961      	adds	r1, r4, r5
 8004b9c:	42a3      	cmp	r3, r4
 8004b9e:	6025      	str	r5, [r4, #0]
 8004ba0:	bf18      	it	ne
 8004ba2:	6059      	strne	r1, [r3, #4]
 8004ba4:	6863      	ldr	r3, [r4, #4]
 8004ba6:	bf08      	it	eq
 8004ba8:	f8c8 1000 	streq.w	r1, [r8]
 8004bac:	5162      	str	r2, [r4, r5]
 8004bae:	604b      	str	r3, [r1, #4]
 8004bb0:	4630      	mov	r0, r6
 8004bb2:	f000 f82f 	bl	8004c14 <__malloc_unlock>
 8004bb6:	f104 000b 	add.w	r0, r4, #11
 8004bba:	1d23      	adds	r3, r4, #4
 8004bbc:	f020 0007 	bic.w	r0, r0, #7
 8004bc0:	1ac2      	subs	r2, r0, r3
 8004bc2:	bf1c      	itt	ne
 8004bc4:	1a1b      	subne	r3, r3, r0
 8004bc6:	50a3      	strne	r3, [r4, r2]
 8004bc8:	e7af      	b.n	8004b2a <_malloc_r+0x22>
 8004bca:	6862      	ldr	r2, [r4, #4]
 8004bcc:	42a3      	cmp	r3, r4
 8004bce:	bf0c      	ite	eq
 8004bd0:	f8c8 2000 	streq.w	r2, [r8]
 8004bd4:	605a      	strne	r2, [r3, #4]
 8004bd6:	e7eb      	b.n	8004bb0 <_malloc_r+0xa8>
 8004bd8:	4623      	mov	r3, r4
 8004bda:	6864      	ldr	r4, [r4, #4]
 8004bdc:	e7ae      	b.n	8004b3c <_malloc_r+0x34>
 8004bde:	463c      	mov	r4, r7
 8004be0:	687f      	ldr	r7, [r7, #4]
 8004be2:	e7b6      	b.n	8004b52 <_malloc_r+0x4a>
 8004be4:	461a      	mov	r2, r3
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	42a3      	cmp	r3, r4
 8004bea:	d1fb      	bne.n	8004be4 <_malloc_r+0xdc>
 8004bec:	2300      	movs	r3, #0
 8004bee:	6053      	str	r3, [r2, #4]
 8004bf0:	e7de      	b.n	8004bb0 <_malloc_r+0xa8>
 8004bf2:	230c      	movs	r3, #12
 8004bf4:	6033      	str	r3, [r6, #0]
 8004bf6:	4630      	mov	r0, r6
 8004bf8:	f000 f80c 	bl	8004c14 <__malloc_unlock>
 8004bfc:	e794      	b.n	8004b28 <_malloc_r+0x20>
 8004bfe:	6005      	str	r5, [r0, #0]
 8004c00:	e7d6      	b.n	8004bb0 <_malloc_r+0xa8>
 8004c02:	bf00      	nop
 8004c04:	200002a0 	.word	0x200002a0

08004c08 <__malloc_lock>:
 8004c08:	4801      	ldr	r0, [pc, #4]	@ (8004c10 <__malloc_lock+0x8>)
 8004c0a:	f7ff bf0e 	b.w	8004a2a <__retarget_lock_acquire_recursive>
 8004c0e:	bf00      	nop
 8004c10:	20000298 	.word	0x20000298

08004c14 <__malloc_unlock>:
 8004c14:	4801      	ldr	r0, [pc, #4]	@ (8004c1c <__malloc_unlock+0x8>)
 8004c16:	f7ff bf09 	b.w	8004a2c <__retarget_lock_release_recursive>
 8004c1a:	bf00      	nop
 8004c1c:	20000298 	.word	0x20000298

08004c20 <__sfputc_r>:
 8004c20:	6893      	ldr	r3, [r2, #8]
 8004c22:	3b01      	subs	r3, #1
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	b410      	push	{r4}
 8004c28:	6093      	str	r3, [r2, #8]
 8004c2a:	da08      	bge.n	8004c3e <__sfputc_r+0x1e>
 8004c2c:	6994      	ldr	r4, [r2, #24]
 8004c2e:	42a3      	cmp	r3, r4
 8004c30:	db01      	blt.n	8004c36 <__sfputc_r+0x16>
 8004c32:	290a      	cmp	r1, #10
 8004c34:	d103      	bne.n	8004c3e <__sfputc_r+0x1e>
 8004c36:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004c3a:	f7ff bde8 	b.w	800480e <__swbuf_r>
 8004c3e:	6813      	ldr	r3, [r2, #0]
 8004c40:	1c58      	adds	r0, r3, #1
 8004c42:	6010      	str	r0, [r2, #0]
 8004c44:	7019      	strb	r1, [r3, #0]
 8004c46:	4608      	mov	r0, r1
 8004c48:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004c4c:	4770      	bx	lr

08004c4e <__sfputs_r>:
 8004c4e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c50:	4606      	mov	r6, r0
 8004c52:	460f      	mov	r7, r1
 8004c54:	4614      	mov	r4, r2
 8004c56:	18d5      	adds	r5, r2, r3
 8004c58:	42ac      	cmp	r4, r5
 8004c5a:	d101      	bne.n	8004c60 <__sfputs_r+0x12>
 8004c5c:	2000      	movs	r0, #0
 8004c5e:	e007      	b.n	8004c70 <__sfputs_r+0x22>
 8004c60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c64:	463a      	mov	r2, r7
 8004c66:	4630      	mov	r0, r6
 8004c68:	f7ff ffda 	bl	8004c20 <__sfputc_r>
 8004c6c:	1c43      	adds	r3, r0, #1
 8004c6e:	d1f3      	bne.n	8004c58 <__sfputs_r+0xa>
 8004c70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004c74 <_vfiprintf_r>:
 8004c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c78:	460d      	mov	r5, r1
 8004c7a:	b09d      	sub	sp, #116	@ 0x74
 8004c7c:	4614      	mov	r4, r2
 8004c7e:	4698      	mov	r8, r3
 8004c80:	4606      	mov	r6, r0
 8004c82:	b118      	cbz	r0, 8004c8c <_vfiprintf_r+0x18>
 8004c84:	6a03      	ldr	r3, [r0, #32]
 8004c86:	b90b      	cbnz	r3, 8004c8c <_vfiprintf_r+0x18>
 8004c88:	f7ff fcd8 	bl	800463c <__sinit>
 8004c8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c8e:	07d9      	lsls	r1, r3, #31
 8004c90:	d405      	bmi.n	8004c9e <_vfiprintf_r+0x2a>
 8004c92:	89ab      	ldrh	r3, [r5, #12]
 8004c94:	059a      	lsls	r2, r3, #22
 8004c96:	d402      	bmi.n	8004c9e <_vfiprintf_r+0x2a>
 8004c98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004c9a:	f7ff fec6 	bl	8004a2a <__retarget_lock_acquire_recursive>
 8004c9e:	89ab      	ldrh	r3, [r5, #12]
 8004ca0:	071b      	lsls	r3, r3, #28
 8004ca2:	d501      	bpl.n	8004ca8 <_vfiprintf_r+0x34>
 8004ca4:	692b      	ldr	r3, [r5, #16]
 8004ca6:	b99b      	cbnz	r3, 8004cd0 <_vfiprintf_r+0x5c>
 8004ca8:	4629      	mov	r1, r5
 8004caa:	4630      	mov	r0, r6
 8004cac:	f7ff fdee 	bl	800488c <__swsetup_r>
 8004cb0:	b170      	cbz	r0, 8004cd0 <_vfiprintf_r+0x5c>
 8004cb2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004cb4:	07dc      	lsls	r4, r3, #31
 8004cb6:	d504      	bpl.n	8004cc2 <_vfiprintf_r+0x4e>
 8004cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8004cbc:	b01d      	add	sp, #116	@ 0x74
 8004cbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cc2:	89ab      	ldrh	r3, [r5, #12]
 8004cc4:	0598      	lsls	r0, r3, #22
 8004cc6:	d4f7      	bmi.n	8004cb8 <_vfiprintf_r+0x44>
 8004cc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004cca:	f7ff feaf 	bl	8004a2c <__retarget_lock_release_recursive>
 8004cce:	e7f3      	b.n	8004cb8 <_vfiprintf_r+0x44>
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8004cd4:	2320      	movs	r3, #32
 8004cd6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004cda:	f8cd 800c 	str.w	r8, [sp, #12]
 8004cde:	2330      	movs	r3, #48	@ 0x30
 8004ce0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004e90 <_vfiprintf_r+0x21c>
 8004ce4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004ce8:	f04f 0901 	mov.w	r9, #1
 8004cec:	4623      	mov	r3, r4
 8004cee:	469a      	mov	sl, r3
 8004cf0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004cf4:	b10a      	cbz	r2, 8004cfa <_vfiprintf_r+0x86>
 8004cf6:	2a25      	cmp	r2, #37	@ 0x25
 8004cf8:	d1f9      	bne.n	8004cee <_vfiprintf_r+0x7a>
 8004cfa:	ebba 0b04 	subs.w	fp, sl, r4
 8004cfe:	d00b      	beq.n	8004d18 <_vfiprintf_r+0xa4>
 8004d00:	465b      	mov	r3, fp
 8004d02:	4622      	mov	r2, r4
 8004d04:	4629      	mov	r1, r5
 8004d06:	4630      	mov	r0, r6
 8004d08:	f7ff ffa1 	bl	8004c4e <__sfputs_r>
 8004d0c:	3001      	adds	r0, #1
 8004d0e:	f000 80a7 	beq.w	8004e60 <_vfiprintf_r+0x1ec>
 8004d12:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004d14:	445a      	add	r2, fp
 8004d16:	9209      	str	r2, [sp, #36]	@ 0x24
 8004d18:	f89a 3000 	ldrb.w	r3, [sl]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	f000 809f 	beq.w	8004e60 <_vfiprintf_r+0x1ec>
 8004d22:	2300      	movs	r3, #0
 8004d24:	f04f 32ff 	mov.w	r2, #4294967295
 8004d28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004d2c:	f10a 0a01 	add.w	sl, sl, #1
 8004d30:	9304      	str	r3, [sp, #16]
 8004d32:	9307      	str	r3, [sp, #28]
 8004d34:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004d38:	931a      	str	r3, [sp, #104]	@ 0x68
 8004d3a:	4654      	mov	r4, sl
 8004d3c:	2205      	movs	r2, #5
 8004d3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d42:	4853      	ldr	r0, [pc, #332]	@ (8004e90 <_vfiprintf_r+0x21c>)
 8004d44:	f7fb fa44 	bl	80001d0 <memchr>
 8004d48:	9a04      	ldr	r2, [sp, #16]
 8004d4a:	b9d8      	cbnz	r0, 8004d84 <_vfiprintf_r+0x110>
 8004d4c:	06d1      	lsls	r1, r2, #27
 8004d4e:	bf44      	itt	mi
 8004d50:	2320      	movmi	r3, #32
 8004d52:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d56:	0713      	lsls	r3, r2, #28
 8004d58:	bf44      	itt	mi
 8004d5a:	232b      	movmi	r3, #43	@ 0x2b
 8004d5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d60:	f89a 3000 	ldrb.w	r3, [sl]
 8004d64:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d66:	d015      	beq.n	8004d94 <_vfiprintf_r+0x120>
 8004d68:	9a07      	ldr	r2, [sp, #28]
 8004d6a:	4654      	mov	r4, sl
 8004d6c:	2000      	movs	r0, #0
 8004d6e:	f04f 0c0a 	mov.w	ip, #10
 8004d72:	4621      	mov	r1, r4
 8004d74:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004d78:	3b30      	subs	r3, #48	@ 0x30
 8004d7a:	2b09      	cmp	r3, #9
 8004d7c:	d94b      	bls.n	8004e16 <_vfiprintf_r+0x1a2>
 8004d7e:	b1b0      	cbz	r0, 8004dae <_vfiprintf_r+0x13a>
 8004d80:	9207      	str	r2, [sp, #28]
 8004d82:	e014      	b.n	8004dae <_vfiprintf_r+0x13a>
 8004d84:	eba0 0308 	sub.w	r3, r0, r8
 8004d88:	fa09 f303 	lsl.w	r3, r9, r3
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	9304      	str	r3, [sp, #16]
 8004d90:	46a2      	mov	sl, r4
 8004d92:	e7d2      	b.n	8004d3a <_vfiprintf_r+0xc6>
 8004d94:	9b03      	ldr	r3, [sp, #12]
 8004d96:	1d19      	adds	r1, r3, #4
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	9103      	str	r1, [sp, #12]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	bfbb      	ittet	lt
 8004da0:	425b      	neglt	r3, r3
 8004da2:	f042 0202 	orrlt.w	r2, r2, #2
 8004da6:	9307      	strge	r3, [sp, #28]
 8004da8:	9307      	strlt	r3, [sp, #28]
 8004daa:	bfb8      	it	lt
 8004dac:	9204      	strlt	r2, [sp, #16]
 8004dae:	7823      	ldrb	r3, [r4, #0]
 8004db0:	2b2e      	cmp	r3, #46	@ 0x2e
 8004db2:	d10a      	bne.n	8004dca <_vfiprintf_r+0x156>
 8004db4:	7863      	ldrb	r3, [r4, #1]
 8004db6:	2b2a      	cmp	r3, #42	@ 0x2a
 8004db8:	d132      	bne.n	8004e20 <_vfiprintf_r+0x1ac>
 8004dba:	9b03      	ldr	r3, [sp, #12]
 8004dbc:	1d1a      	adds	r2, r3, #4
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	9203      	str	r2, [sp, #12]
 8004dc2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004dc6:	3402      	adds	r4, #2
 8004dc8:	9305      	str	r3, [sp, #20]
 8004dca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004ea0 <_vfiprintf_r+0x22c>
 8004dce:	7821      	ldrb	r1, [r4, #0]
 8004dd0:	2203      	movs	r2, #3
 8004dd2:	4650      	mov	r0, sl
 8004dd4:	f7fb f9fc 	bl	80001d0 <memchr>
 8004dd8:	b138      	cbz	r0, 8004dea <_vfiprintf_r+0x176>
 8004dda:	9b04      	ldr	r3, [sp, #16]
 8004ddc:	eba0 000a 	sub.w	r0, r0, sl
 8004de0:	2240      	movs	r2, #64	@ 0x40
 8004de2:	4082      	lsls	r2, r0
 8004de4:	4313      	orrs	r3, r2
 8004de6:	3401      	adds	r4, #1
 8004de8:	9304      	str	r3, [sp, #16]
 8004dea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004dee:	4829      	ldr	r0, [pc, #164]	@ (8004e94 <_vfiprintf_r+0x220>)
 8004df0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004df4:	2206      	movs	r2, #6
 8004df6:	f7fb f9eb 	bl	80001d0 <memchr>
 8004dfa:	2800      	cmp	r0, #0
 8004dfc:	d03f      	beq.n	8004e7e <_vfiprintf_r+0x20a>
 8004dfe:	4b26      	ldr	r3, [pc, #152]	@ (8004e98 <_vfiprintf_r+0x224>)
 8004e00:	bb1b      	cbnz	r3, 8004e4a <_vfiprintf_r+0x1d6>
 8004e02:	9b03      	ldr	r3, [sp, #12]
 8004e04:	3307      	adds	r3, #7
 8004e06:	f023 0307 	bic.w	r3, r3, #7
 8004e0a:	3308      	adds	r3, #8
 8004e0c:	9303      	str	r3, [sp, #12]
 8004e0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e10:	443b      	add	r3, r7
 8004e12:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e14:	e76a      	b.n	8004cec <_vfiprintf_r+0x78>
 8004e16:	fb0c 3202 	mla	r2, ip, r2, r3
 8004e1a:	460c      	mov	r4, r1
 8004e1c:	2001      	movs	r0, #1
 8004e1e:	e7a8      	b.n	8004d72 <_vfiprintf_r+0xfe>
 8004e20:	2300      	movs	r3, #0
 8004e22:	3401      	adds	r4, #1
 8004e24:	9305      	str	r3, [sp, #20]
 8004e26:	4619      	mov	r1, r3
 8004e28:	f04f 0c0a 	mov.w	ip, #10
 8004e2c:	4620      	mov	r0, r4
 8004e2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004e32:	3a30      	subs	r2, #48	@ 0x30
 8004e34:	2a09      	cmp	r2, #9
 8004e36:	d903      	bls.n	8004e40 <_vfiprintf_r+0x1cc>
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d0c6      	beq.n	8004dca <_vfiprintf_r+0x156>
 8004e3c:	9105      	str	r1, [sp, #20]
 8004e3e:	e7c4      	b.n	8004dca <_vfiprintf_r+0x156>
 8004e40:	fb0c 2101 	mla	r1, ip, r1, r2
 8004e44:	4604      	mov	r4, r0
 8004e46:	2301      	movs	r3, #1
 8004e48:	e7f0      	b.n	8004e2c <_vfiprintf_r+0x1b8>
 8004e4a:	ab03      	add	r3, sp, #12
 8004e4c:	9300      	str	r3, [sp, #0]
 8004e4e:	462a      	mov	r2, r5
 8004e50:	4b12      	ldr	r3, [pc, #72]	@ (8004e9c <_vfiprintf_r+0x228>)
 8004e52:	a904      	add	r1, sp, #16
 8004e54:	4630      	mov	r0, r6
 8004e56:	f3af 8000 	nop.w
 8004e5a:	4607      	mov	r7, r0
 8004e5c:	1c78      	adds	r0, r7, #1
 8004e5e:	d1d6      	bne.n	8004e0e <_vfiprintf_r+0x19a>
 8004e60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004e62:	07d9      	lsls	r1, r3, #31
 8004e64:	d405      	bmi.n	8004e72 <_vfiprintf_r+0x1fe>
 8004e66:	89ab      	ldrh	r3, [r5, #12]
 8004e68:	059a      	lsls	r2, r3, #22
 8004e6a:	d402      	bmi.n	8004e72 <_vfiprintf_r+0x1fe>
 8004e6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004e6e:	f7ff fddd 	bl	8004a2c <__retarget_lock_release_recursive>
 8004e72:	89ab      	ldrh	r3, [r5, #12]
 8004e74:	065b      	lsls	r3, r3, #25
 8004e76:	f53f af1f 	bmi.w	8004cb8 <_vfiprintf_r+0x44>
 8004e7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004e7c:	e71e      	b.n	8004cbc <_vfiprintf_r+0x48>
 8004e7e:	ab03      	add	r3, sp, #12
 8004e80:	9300      	str	r3, [sp, #0]
 8004e82:	462a      	mov	r2, r5
 8004e84:	4b05      	ldr	r3, [pc, #20]	@ (8004e9c <_vfiprintf_r+0x228>)
 8004e86:	a904      	add	r1, sp, #16
 8004e88:	4630      	mov	r0, r6
 8004e8a:	f000 f879 	bl	8004f80 <_printf_i>
 8004e8e:	e7e4      	b.n	8004e5a <_vfiprintf_r+0x1e6>
 8004e90:	08005abc 	.word	0x08005abc
 8004e94:	08005ac6 	.word	0x08005ac6
 8004e98:	00000000 	.word	0x00000000
 8004e9c:	08004c4f 	.word	0x08004c4f
 8004ea0:	08005ac2 	.word	0x08005ac2

08004ea4 <_printf_common>:
 8004ea4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ea8:	4616      	mov	r6, r2
 8004eaa:	4698      	mov	r8, r3
 8004eac:	688a      	ldr	r2, [r1, #8]
 8004eae:	690b      	ldr	r3, [r1, #16]
 8004eb0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	bfb8      	it	lt
 8004eb8:	4613      	movlt	r3, r2
 8004eba:	6033      	str	r3, [r6, #0]
 8004ebc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004ec0:	4607      	mov	r7, r0
 8004ec2:	460c      	mov	r4, r1
 8004ec4:	b10a      	cbz	r2, 8004eca <_printf_common+0x26>
 8004ec6:	3301      	adds	r3, #1
 8004ec8:	6033      	str	r3, [r6, #0]
 8004eca:	6823      	ldr	r3, [r4, #0]
 8004ecc:	0699      	lsls	r1, r3, #26
 8004ece:	bf42      	ittt	mi
 8004ed0:	6833      	ldrmi	r3, [r6, #0]
 8004ed2:	3302      	addmi	r3, #2
 8004ed4:	6033      	strmi	r3, [r6, #0]
 8004ed6:	6825      	ldr	r5, [r4, #0]
 8004ed8:	f015 0506 	ands.w	r5, r5, #6
 8004edc:	d106      	bne.n	8004eec <_printf_common+0x48>
 8004ede:	f104 0a19 	add.w	sl, r4, #25
 8004ee2:	68e3      	ldr	r3, [r4, #12]
 8004ee4:	6832      	ldr	r2, [r6, #0]
 8004ee6:	1a9b      	subs	r3, r3, r2
 8004ee8:	42ab      	cmp	r3, r5
 8004eea:	dc26      	bgt.n	8004f3a <_printf_common+0x96>
 8004eec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004ef0:	6822      	ldr	r2, [r4, #0]
 8004ef2:	3b00      	subs	r3, #0
 8004ef4:	bf18      	it	ne
 8004ef6:	2301      	movne	r3, #1
 8004ef8:	0692      	lsls	r2, r2, #26
 8004efa:	d42b      	bmi.n	8004f54 <_printf_common+0xb0>
 8004efc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004f00:	4641      	mov	r1, r8
 8004f02:	4638      	mov	r0, r7
 8004f04:	47c8      	blx	r9
 8004f06:	3001      	adds	r0, #1
 8004f08:	d01e      	beq.n	8004f48 <_printf_common+0xa4>
 8004f0a:	6823      	ldr	r3, [r4, #0]
 8004f0c:	6922      	ldr	r2, [r4, #16]
 8004f0e:	f003 0306 	and.w	r3, r3, #6
 8004f12:	2b04      	cmp	r3, #4
 8004f14:	bf02      	ittt	eq
 8004f16:	68e5      	ldreq	r5, [r4, #12]
 8004f18:	6833      	ldreq	r3, [r6, #0]
 8004f1a:	1aed      	subeq	r5, r5, r3
 8004f1c:	68a3      	ldr	r3, [r4, #8]
 8004f1e:	bf0c      	ite	eq
 8004f20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f24:	2500      	movne	r5, #0
 8004f26:	4293      	cmp	r3, r2
 8004f28:	bfc4      	itt	gt
 8004f2a:	1a9b      	subgt	r3, r3, r2
 8004f2c:	18ed      	addgt	r5, r5, r3
 8004f2e:	2600      	movs	r6, #0
 8004f30:	341a      	adds	r4, #26
 8004f32:	42b5      	cmp	r5, r6
 8004f34:	d11a      	bne.n	8004f6c <_printf_common+0xc8>
 8004f36:	2000      	movs	r0, #0
 8004f38:	e008      	b.n	8004f4c <_printf_common+0xa8>
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	4652      	mov	r2, sl
 8004f3e:	4641      	mov	r1, r8
 8004f40:	4638      	mov	r0, r7
 8004f42:	47c8      	blx	r9
 8004f44:	3001      	adds	r0, #1
 8004f46:	d103      	bne.n	8004f50 <_printf_common+0xac>
 8004f48:	f04f 30ff 	mov.w	r0, #4294967295
 8004f4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f50:	3501      	adds	r5, #1
 8004f52:	e7c6      	b.n	8004ee2 <_printf_common+0x3e>
 8004f54:	18e1      	adds	r1, r4, r3
 8004f56:	1c5a      	adds	r2, r3, #1
 8004f58:	2030      	movs	r0, #48	@ 0x30
 8004f5a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004f5e:	4422      	add	r2, r4
 8004f60:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004f64:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004f68:	3302      	adds	r3, #2
 8004f6a:	e7c7      	b.n	8004efc <_printf_common+0x58>
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	4622      	mov	r2, r4
 8004f70:	4641      	mov	r1, r8
 8004f72:	4638      	mov	r0, r7
 8004f74:	47c8      	blx	r9
 8004f76:	3001      	adds	r0, #1
 8004f78:	d0e6      	beq.n	8004f48 <_printf_common+0xa4>
 8004f7a:	3601      	adds	r6, #1
 8004f7c:	e7d9      	b.n	8004f32 <_printf_common+0x8e>
	...

08004f80 <_printf_i>:
 8004f80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f84:	7e0f      	ldrb	r7, [r1, #24]
 8004f86:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004f88:	2f78      	cmp	r7, #120	@ 0x78
 8004f8a:	4691      	mov	r9, r2
 8004f8c:	4680      	mov	r8, r0
 8004f8e:	460c      	mov	r4, r1
 8004f90:	469a      	mov	sl, r3
 8004f92:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004f96:	d807      	bhi.n	8004fa8 <_printf_i+0x28>
 8004f98:	2f62      	cmp	r7, #98	@ 0x62
 8004f9a:	d80a      	bhi.n	8004fb2 <_printf_i+0x32>
 8004f9c:	2f00      	cmp	r7, #0
 8004f9e:	f000 80d1 	beq.w	8005144 <_printf_i+0x1c4>
 8004fa2:	2f58      	cmp	r7, #88	@ 0x58
 8004fa4:	f000 80b8 	beq.w	8005118 <_printf_i+0x198>
 8004fa8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004fac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004fb0:	e03a      	b.n	8005028 <_printf_i+0xa8>
 8004fb2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004fb6:	2b15      	cmp	r3, #21
 8004fb8:	d8f6      	bhi.n	8004fa8 <_printf_i+0x28>
 8004fba:	a101      	add	r1, pc, #4	@ (adr r1, 8004fc0 <_printf_i+0x40>)
 8004fbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004fc0:	08005019 	.word	0x08005019
 8004fc4:	0800502d 	.word	0x0800502d
 8004fc8:	08004fa9 	.word	0x08004fa9
 8004fcc:	08004fa9 	.word	0x08004fa9
 8004fd0:	08004fa9 	.word	0x08004fa9
 8004fd4:	08004fa9 	.word	0x08004fa9
 8004fd8:	0800502d 	.word	0x0800502d
 8004fdc:	08004fa9 	.word	0x08004fa9
 8004fe0:	08004fa9 	.word	0x08004fa9
 8004fe4:	08004fa9 	.word	0x08004fa9
 8004fe8:	08004fa9 	.word	0x08004fa9
 8004fec:	0800512b 	.word	0x0800512b
 8004ff0:	08005057 	.word	0x08005057
 8004ff4:	080050e5 	.word	0x080050e5
 8004ff8:	08004fa9 	.word	0x08004fa9
 8004ffc:	08004fa9 	.word	0x08004fa9
 8005000:	0800514d 	.word	0x0800514d
 8005004:	08004fa9 	.word	0x08004fa9
 8005008:	08005057 	.word	0x08005057
 800500c:	08004fa9 	.word	0x08004fa9
 8005010:	08004fa9 	.word	0x08004fa9
 8005014:	080050ed 	.word	0x080050ed
 8005018:	6833      	ldr	r3, [r6, #0]
 800501a:	1d1a      	adds	r2, r3, #4
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	6032      	str	r2, [r6, #0]
 8005020:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005024:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005028:	2301      	movs	r3, #1
 800502a:	e09c      	b.n	8005166 <_printf_i+0x1e6>
 800502c:	6833      	ldr	r3, [r6, #0]
 800502e:	6820      	ldr	r0, [r4, #0]
 8005030:	1d19      	adds	r1, r3, #4
 8005032:	6031      	str	r1, [r6, #0]
 8005034:	0606      	lsls	r6, r0, #24
 8005036:	d501      	bpl.n	800503c <_printf_i+0xbc>
 8005038:	681d      	ldr	r5, [r3, #0]
 800503a:	e003      	b.n	8005044 <_printf_i+0xc4>
 800503c:	0645      	lsls	r5, r0, #25
 800503e:	d5fb      	bpl.n	8005038 <_printf_i+0xb8>
 8005040:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005044:	2d00      	cmp	r5, #0
 8005046:	da03      	bge.n	8005050 <_printf_i+0xd0>
 8005048:	232d      	movs	r3, #45	@ 0x2d
 800504a:	426d      	negs	r5, r5
 800504c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005050:	4858      	ldr	r0, [pc, #352]	@ (80051b4 <_printf_i+0x234>)
 8005052:	230a      	movs	r3, #10
 8005054:	e011      	b.n	800507a <_printf_i+0xfa>
 8005056:	6821      	ldr	r1, [r4, #0]
 8005058:	6833      	ldr	r3, [r6, #0]
 800505a:	0608      	lsls	r0, r1, #24
 800505c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005060:	d402      	bmi.n	8005068 <_printf_i+0xe8>
 8005062:	0649      	lsls	r1, r1, #25
 8005064:	bf48      	it	mi
 8005066:	b2ad      	uxthmi	r5, r5
 8005068:	2f6f      	cmp	r7, #111	@ 0x6f
 800506a:	4852      	ldr	r0, [pc, #328]	@ (80051b4 <_printf_i+0x234>)
 800506c:	6033      	str	r3, [r6, #0]
 800506e:	bf14      	ite	ne
 8005070:	230a      	movne	r3, #10
 8005072:	2308      	moveq	r3, #8
 8005074:	2100      	movs	r1, #0
 8005076:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800507a:	6866      	ldr	r6, [r4, #4]
 800507c:	60a6      	str	r6, [r4, #8]
 800507e:	2e00      	cmp	r6, #0
 8005080:	db05      	blt.n	800508e <_printf_i+0x10e>
 8005082:	6821      	ldr	r1, [r4, #0]
 8005084:	432e      	orrs	r6, r5
 8005086:	f021 0104 	bic.w	r1, r1, #4
 800508a:	6021      	str	r1, [r4, #0]
 800508c:	d04b      	beq.n	8005126 <_printf_i+0x1a6>
 800508e:	4616      	mov	r6, r2
 8005090:	fbb5 f1f3 	udiv	r1, r5, r3
 8005094:	fb03 5711 	mls	r7, r3, r1, r5
 8005098:	5dc7      	ldrb	r7, [r0, r7]
 800509a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800509e:	462f      	mov	r7, r5
 80050a0:	42bb      	cmp	r3, r7
 80050a2:	460d      	mov	r5, r1
 80050a4:	d9f4      	bls.n	8005090 <_printf_i+0x110>
 80050a6:	2b08      	cmp	r3, #8
 80050a8:	d10b      	bne.n	80050c2 <_printf_i+0x142>
 80050aa:	6823      	ldr	r3, [r4, #0]
 80050ac:	07df      	lsls	r7, r3, #31
 80050ae:	d508      	bpl.n	80050c2 <_printf_i+0x142>
 80050b0:	6923      	ldr	r3, [r4, #16]
 80050b2:	6861      	ldr	r1, [r4, #4]
 80050b4:	4299      	cmp	r1, r3
 80050b6:	bfde      	ittt	le
 80050b8:	2330      	movle	r3, #48	@ 0x30
 80050ba:	f806 3c01 	strble.w	r3, [r6, #-1]
 80050be:	f106 36ff 	addle.w	r6, r6, #4294967295
 80050c2:	1b92      	subs	r2, r2, r6
 80050c4:	6122      	str	r2, [r4, #16]
 80050c6:	f8cd a000 	str.w	sl, [sp]
 80050ca:	464b      	mov	r3, r9
 80050cc:	aa03      	add	r2, sp, #12
 80050ce:	4621      	mov	r1, r4
 80050d0:	4640      	mov	r0, r8
 80050d2:	f7ff fee7 	bl	8004ea4 <_printf_common>
 80050d6:	3001      	adds	r0, #1
 80050d8:	d14a      	bne.n	8005170 <_printf_i+0x1f0>
 80050da:	f04f 30ff 	mov.w	r0, #4294967295
 80050de:	b004      	add	sp, #16
 80050e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050e4:	6823      	ldr	r3, [r4, #0]
 80050e6:	f043 0320 	orr.w	r3, r3, #32
 80050ea:	6023      	str	r3, [r4, #0]
 80050ec:	4832      	ldr	r0, [pc, #200]	@ (80051b8 <_printf_i+0x238>)
 80050ee:	2778      	movs	r7, #120	@ 0x78
 80050f0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80050f4:	6823      	ldr	r3, [r4, #0]
 80050f6:	6831      	ldr	r1, [r6, #0]
 80050f8:	061f      	lsls	r7, r3, #24
 80050fa:	f851 5b04 	ldr.w	r5, [r1], #4
 80050fe:	d402      	bmi.n	8005106 <_printf_i+0x186>
 8005100:	065f      	lsls	r7, r3, #25
 8005102:	bf48      	it	mi
 8005104:	b2ad      	uxthmi	r5, r5
 8005106:	6031      	str	r1, [r6, #0]
 8005108:	07d9      	lsls	r1, r3, #31
 800510a:	bf44      	itt	mi
 800510c:	f043 0320 	orrmi.w	r3, r3, #32
 8005110:	6023      	strmi	r3, [r4, #0]
 8005112:	b11d      	cbz	r5, 800511c <_printf_i+0x19c>
 8005114:	2310      	movs	r3, #16
 8005116:	e7ad      	b.n	8005074 <_printf_i+0xf4>
 8005118:	4826      	ldr	r0, [pc, #152]	@ (80051b4 <_printf_i+0x234>)
 800511a:	e7e9      	b.n	80050f0 <_printf_i+0x170>
 800511c:	6823      	ldr	r3, [r4, #0]
 800511e:	f023 0320 	bic.w	r3, r3, #32
 8005122:	6023      	str	r3, [r4, #0]
 8005124:	e7f6      	b.n	8005114 <_printf_i+0x194>
 8005126:	4616      	mov	r6, r2
 8005128:	e7bd      	b.n	80050a6 <_printf_i+0x126>
 800512a:	6833      	ldr	r3, [r6, #0]
 800512c:	6825      	ldr	r5, [r4, #0]
 800512e:	6961      	ldr	r1, [r4, #20]
 8005130:	1d18      	adds	r0, r3, #4
 8005132:	6030      	str	r0, [r6, #0]
 8005134:	062e      	lsls	r6, r5, #24
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	d501      	bpl.n	800513e <_printf_i+0x1be>
 800513a:	6019      	str	r1, [r3, #0]
 800513c:	e002      	b.n	8005144 <_printf_i+0x1c4>
 800513e:	0668      	lsls	r0, r5, #25
 8005140:	d5fb      	bpl.n	800513a <_printf_i+0x1ba>
 8005142:	8019      	strh	r1, [r3, #0]
 8005144:	2300      	movs	r3, #0
 8005146:	6123      	str	r3, [r4, #16]
 8005148:	4616      	mov	r6, r2
 800514a:	e7bc      	b.n	80050c6 <_printf_i+0x146>
 800514c:	6833      	ldr	r3, [r6, #0]
 800514e:	1d1a      	adds	r2, r3, #4
 8005150:	6032      	str	r2, [r6, #0]
 8005152:	681e      	ldr	r6, [r3, #0]
 8005154:	6862      	ldr	r2, [r4, #4]
 8005156:	2100      	movs	r1, #0
 8005158:	4630      	mov	r0, r6
 800515a:	f7fb f839 	bl	80001d0 <memchr>
 800515e:	b108      	cbz	r0, 8005164 <_printf_i+0x1e4>
 8005160:	1b80      	subs	r0, r0, r6
 8005162:	6060      	str	r0, [r4, #4]
 8005164:	6863      	ldr	r3, [r4, #4]
 8005166:	6123      	str	r3, [r4, #16]
 8005168:	2300      	movs	r3, #0
 800516a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800516e:	e7aa      	b.n	80050c6 <_printf_i+0x146>
 8005170:	6923      	ldr	r3, [r4, #16]
 8005172:	4632      	mov	r2, r6
 8005174:	4649      	mov	r1, r9
 8005176:	4640      	mov	r0, r8
 8005178:	47d0      	blx	sl
 800517a:	3001      	adds	r0, #1
 800517c:	d0ad      	beq.n	80050da <_printf_i+0x15a>
 800517e:	6823      	ldr	r3, [r4, #0]
 8005180:	079b      	lsls	r3, r3, #30
 8005182:	d413      	bmi.n	80051ac <_printf_i+0x22c>
 8005184:	68e0      	ldr	r0, [r4, #12]
 8005186:	9b03      	ldr	r3, [sp, #12]
 8005188:	4298      	cmp	r0, r3
 800518a:	bfb8      	it	lt
 800518c:	4618      	movlt	r0, r3
 800518e:	e7a6      	b.n	80050de <_printf_i+0x15e>
 8005190:	2301      	movs	r3, #1
 8005192:	4632      	mov	r2, r6
 8005194:	4649      	mov	r1, r9
 8005196:	4640      	mov	r0, r8
 8005198:	47d0      	blx	sl
 800519a:	3001      	adds	r0, #1
 800519c:	d09d      	beq.n	80050da <_printf_i+0x15a>
 800519e:	3501      	adds	r5, #1
 80051a0:	68e3      	ldr	r3, [r4, #12]
 80051a2:	9903      	ldr	r1, [sp, #12]
 80051a4:	1a5b      	subs	r3, r3, r1
 80051a6:	42ab      	cmp	r3, r5
 80051a8:	dcf2      	bgt.n	8005190 <_printf_i+0x210>
 80051aa:	e7eb      	b.n	8005184 <_printf_i+0x204>
 80051ac:	2500      	movs	r5, #0
 80051ae:	f104 0619 	add.w	r6, r4, #25
 80051b2:	e7f5      	b.n	80051a0 <_printf_i+0x220>
 80051b4:	08005acd 	.word	0x08005acd
 80051b8:	08005ade 	.word	0x08005ade

080051bc <__sflush_r>:
 80051bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80051c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80051c4:	0716      	lsls	r6, r2, #28
 80051c6:	4605      	mov	r5, r0
 80051c8:	460c      	mov	r4, r1
 80051ca:	d454      	bmi.n	8005276 <__sflush_r+0xba>
 80051cc:	684b      	ldr	r3, [r1, #4]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	dc02      	bgt.n	80051d8 <__sflush_r+0x1c>
 80051d2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	dd48      	ble.n	800526a <__sflush_r+0xae>
 80051d8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80051da:	2e00      	cmp	r6, #0
 80051dc:	d045      	beq.n	800526a <__sflush_r+0xae>
 80051de:	2300      	movs	r3, #0
 80051e0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80051e4:	682f      	ldr	r7, [r5, #0]
 80051e6:	6a21      	ldr	r1, [r4, #32]
 80051e8:	602b      	str	r3, [r5, #0]
 80051ea:	d030      	beq.n	800524e <__sflush_r+0x92>
 80051ec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80051ee:	89a3      	ldrh	r3, [r4, #12]
 80051f0:	0759      	lsls	r1, r3, #29
 80051f2:	d505      	bpl.n	8005200 <__sflush_r+0x44>
 80051f4:	6863      	ldr	r3, [r4, #4]
 80051f6:	1ad2      	subs	r2, r2, r3
 80051f8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80051fa:	b10b      	cbz	r3, 8005200 <__sflush_r+0x44>
 80051fc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80051fe:	1ad2      	subs	r2, r2, r3
 8005200:	2300      	movs	r3, #0
 8005202:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005204:	6a21      	ldr	r1, [r4, #32]
 8005206:	4628      	mov	r0, r5
 8005208:	47b0      	blx	r6
 800520a:	1c43      	adds	r3, r0, #1
 800520c:	89a3      	ldrh	r3, [r4, #12]
 800520e:	d106      	bne.n	800521e <__sflush_r+0x62>
 8005210:	6829      	ldr	r1, [r5, #0]
 8005212:	291d      	cmp	r1, #29
 8005214:	d82b      	bhi.n	800526e <__sflush_r+0xb2>
 8005216:	4a2a      	ldr	r2, [pc, #168]	@ (80052c0 <__sflush_r+0x104>)
 8005218:	40ca      	lsrs	r2, r1
 800521a:	07d6      	lsls	r6, r2, #31
 800521c:	d527      	bpl.n	800526e <__sflush_r+0xb2>
 800521e:	2200      	movs	r2, #0
 8005220:	6062      	str	r2, [r4, #4]
 8005222:	04d9      	lsls	r1, r3, #19
 8005224:	6922      	ldr	r2, [r4, #16]
 8005226:	6022      	str	r2, [r4, #0]
 8005228:	d504      	bpl.n	8005234 <__sflush_r+0x78>
 800522a:	1c42      	adds	r2, r0, #1
 800522c:	d101      	bne.n	8005232 <__sflush_r+0x76>
 800522e:	682b      	ldr	r3, [r5, #0]
 8005230:	b903      	cbnz	r3, 8005234 <__sflush_r+0x78>
 8005232:	6560      	str	r0, [r4, #84]	@ 0x54
 8005234:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005236:	602f      	str	r7, [r5, #0]
 8005238:	b1b9      	cbz	r1, 800526a <__sflush_r+0xae>
 800523a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800523e:	4299      	cmp	r1, r3
 8005240:	d002      	beq.n	8005248 <__sflush_r+0x8c>
 8005242:	4628      	mov	r0, r5
 8005244:	f7ff fbf4 	bl	8004a30 <_free_r>
 8005248:	2300      	movs	r3, #0
 800524a:	6363      	str	r3, [r4, #52]	@ 0x34
 800524c:	e00d      	b.n	800526a <__sflush_r+0xae>
 800524e:	2301      	movs	r3, #1
 8005250:	4628      	mov	r0, r5
 8005252:	47b0      	blx	r6
 8005254:	4602      	mov	r2, r0
 8005256:	1c50      	adds	r0, r2, #1
 8005258:	d1c9      	bne.n	80051ee <__sflush_r+0x32>
 800525a:	682b      	ldr	r3, [r5, #0]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d0c6      	beq.n	80051ee <__sflush_r+0x32>
 8005260:	2b1d      	cmp	r3, #29
 8005262:	d001      	beq.n	8005268 <__sflush_r+0xac>
 8005264:	2b16      	cmp	r3, #22
 8005266:	d11e      	bne.n	80052a6 <__sflush_r+0xea>
 8005268:	602f      	str	r7, [r5, #0]
 800526a:	2000      	movs	r0, #0
 800526c:	e022      	b.n	80052b4 <__sflush_r+0xf8>
 800526e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005272:	b21b      	sxth	r3, r3
 8005274:	e01b      	b.n	80052ae <__sflush_r+0xf2>
 8005276:	690f      	ldr	r7, [r1, #16]
 8005278:	2f00      	cmp	r7, #0
 800527a:	d0f6      	beq.n	800526a <__sflush_r+0xae>
 800527c:	0793      	lsls	r3, r2, #30
 800527e:	680e      	ldr	r6, [r1, #0]
 8005280:	bf08      	it	eq
 8005282:	694b      	ldreq	r3, [r1, #20]
 8005284:	600f      	str	r7, [r1, #0]
 8005286:	bf18      	it	ne
 8005288:	2300      	movne	r3, #0
 800528a:	eba6 0807 	sub.w	r8, r6, r7
 800528e:	608b      	str	r3, [r1, #8]
 8005290:	f1b8 0f00 	cmp.w	r8, #0
 8005294:	dde9      	ble.n	800526a <__sflush_r+0xae>
 8005296:	6a21      	ldr	r1, [r4, #32]
 8005298:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800529a:	4643      	mov	r3, r8
 800529c:	463a      	mov	r2, r7
 800529e:	4628      	mov	r0, r5
 80052a0:	47b0      	blx	r6
 80052a2:	2800      	cmp	r0, #0
 80052a4:	dc08      	bgt.n	80052b8 <__sflush_r+0xfc>
 80052a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80052ae:	81a3      	strh	r3, [r4, #12]
 80052b0:	f04f 30ff 	mov.w	r0, #4294967295
 80052b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80052b8:	4407      	add	r7, r0
 80052ba:	eba8 0800 	sub.w	r8, r8, r0
 80052be:	e7e7      	b.n	8005290 <__sflush_r+0xd4>
 80052c0:	20400001 	.word	0x20400001

080052c4 <_fflush_r>:
 80052c4:	b538      	push	{r3, r4, r5, lr}
 80052c6:	690b      	ldr	r3, [r1, #16]
 80052c8:	4605      	mov	r5, r0
 80052ca:	460c      	mov	r4, r1
 80052cc:	b913      	cbnz	r3, 80052d4 <_fflush_r+0x10>
 80052ce:	2500      	movs	r5, #0
 80052d0:	4628      	mov	r0, r5
 80052d2:	bd38      	pop	{r3, r4, r5, pc}
 80052d4:	b118      	cbz	r0, 80052de <_fflush_r+0x1a>
 80052d6:	6a03      	ldr	r3, [r0, #32]
 80052d8:	b90b      	cbnz	r3, 80052de <_fflush_r+0x1a>
 80052da:	f7ff f9af 	bl	800463c <__sinit>
 80052de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d0f3      	beq.n	80052ce <_fflush_r+0xa>
 80052e6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80052e8:	07d0      	lsls	r0, r2, #31
 80052ea:	d404      	bmi.n	80052f6 <_fflush_r+0x32>
 80052ec:	0599      	lsls	r1, r3, #22
 80052ee:	d402      	bmi.n	80052f6 <_fflush_r+0x32>
 80052f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80052f2:	f7ff fb9a 	bl	8004a2a <__retarget_lock_acquire_recursive>
 80052f6:	4628      	mov	r0, r5
 80052f8:	4621      	mov	r1, r4
 80052fa:	f7ff ff5f 	bl	80051bc <__sflush_r>
 80052fe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005300:	07da      	lsls	r2, r3, #31
 8005302:	4605      	mov	r5, r0
 8005304:	d4e4      	bmi.n	80052d0 <_fflush_r+0xc>
 8005306:	89a3      	ldrh	r3, [r4, #12]
 8005308:	059b      	lsls	r3, r3, #22
 800530a:	d4e1      	bmi.n	80052d0 <_fflush_r+0xc>
 800530c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800530e:	f7ff fb8d 	bl	8004a2c <__retarget_lock_release_recursive>
 8005312:	e7dd      	b.n	80052d0 <_fflush_r+0xc>

08005314 <__swhatbuf_r>:
 8005314:	b570      	push	{r4, r5, r6, lr}
 8005316:	460c      	mov	r4, r1
 8005318:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800531c:	2900      	cmp	r1, #0
 800531e:	b096      	sub	sp, #88	@ 0x58
 8005320:	4615      	mov	r5, r2
 8005322:	461e      	mov	r6, r3
 8005324:	da0d      	bge.n	8005342 <__swhatbuf_r+0x2e>
 8005326:	89a3      	ldrh	r3, [r4, #12]
 8005328:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800532c:	f04f 0100 	mov.w	r1, #0
 8005330:	bf14      	ite	ne
 8005332:	2340      	movne	r3, #64	@ 0x40
 8005334:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005338:	2000      	movs	r0, #0
 800533a:	6031      	str	r1, [r6, #0]
 800533c:	602b      	str	r3, [r5, #0]
 800533e:	b016      	add	sp, #88	@ 0x58
 8005340:	bd70      	pop	{r4, r5, r6, pc}
 8005342:	466a      	mov	r2, sp
 8005344:	f000 f848 	bl	80053d8 <_fstat_r>
 8005348:	2800      	cmp	r0, #0
 800534a:	dbec      	blt.n	8005326 <__swhatbuf_r+0x12>
 800534c:	9901      	ldr	r1, [sp, #4]
 800534e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005352:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005356:	4259      	negs	r1, r3
 8005358:	4159      	adcs	r1, r3
 800535a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800535e:	e7eb      	b.n	8005338 <__swhatbuf_r+0x24>

08005360 <__smakebuf_r>:
 8005360:	898b      	ldrh	r3, [r1, #12]
 8005362:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005364:	079d      	lsls	r5, r3, #30
 8005366:	4606      	mov	r6, r0
 8005368:	460c      	mov	r4, r1
 800536a:	d507      	bpl.n	800537c <__smakebuf_r+0x1c>
 800536c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005370:	6023      	str	r3, [r4, #0]
 8005372:	6123      	str	r3, [r4, #16]
 8005374:	2301      	movs	r3, #1
 8005376:	6163      	str	r3, [r4, #20]
 8005378:	b003      	add	sp, #12
 800537a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800537c:	ab01      	add	r3, sp, #4
 800537e:	466a      	mov	r2, sp
 8005380:	f7ff ffc8 	bl	8005314 <__swhatbuf_r>
 8005384:	9f00      	ldr	r7, [sp, #0]
 8005386:	4605      	mov	r5, r0
 8005388:	4639      	mov	r1, r7
 800538a:	4630      	mov	r0, r6
 800538c:	f7ff fbbc 	bl	8004b08 <_malloc_r>
 8005390:	b948      	cbnz	r0, 80053a6 <__smakebuf_r+0x46>
 8005392:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005396:	059a      	lsls	r2, r3, #22
 8005398:	d4ee      	bmi.n	8005378 <__smakebuf_r+0x18>
 800539a:	f023 0303 	bic.w	r3, r3, #3
 800539e:	f043 0302 	orr.w	r3, r3, #2
 80053a2:	81a3      	strh	r3, [r4, #12]
 80053a4:	e7e2      	b.n	800536c <__smakebuf_r+0xc>
 80053a6:	89a3      	ldrh	r3, [r4, #12]
 80053a8:	6020      	str	r0, [r4, #0]
 80053aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80053ae:	81a3      	strh	r3, [r4, #12]
 80053b0:	9b01      	ldr	r3, [sp, #4]
 80053b2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80053b6:	b15b      	cbz	r3, 80053d0 <__smakebuf_r+0x70>
 80053b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80053bc:	4630      	mov	r0, r6
 80053be:	f000 f81d 	bl	80053fc <_isatty_r>
 80053c2:	b128      	cbz	r0, 80053d0 <__smakebuf_r+0x70>
 80053c4:	89a3      	ldrh	r3, [r4, #12]
 80053c6:	f023 0303 	bic.w	r3, r3, #3
 80053ca:	f043 0301 	orr.w	r3, r3, #1
 80053ce:	81a3      	strh	r3, [r4, #12]
 80053d0:	89a3      	ldrh	r3, [r4, #12]
 80053d2:	431d      	orrs	r5, r3
 80053d4:	81a5      	strh	r5, [r4, #12]
 80053d6:	e7cf      	b.n	8005378 <__smakebuf_r+0x18>

080053d8 <_fstat_r>:
 80053d8:	b538      	push	{r3, r4, r5, lr}
 80053da:	4d07      	ldr	r5, [pc, #28]	@ (80053f8 <_fstat_r+0x20>)
 80053dc:	2300      	movs	r3, #0
 80053de:	4604      	mov	r4, r0
 80053e0:	4608      	mov	r0, r1
 80053e2:	4611      	mov	r1, r2
 80053e4:	602b      	str	r3, [r5, #0]
 80053e6:	f7fb fd89 	bl	8000efc <_fstat>
 80053ea:	1c43      	adds	r3, r0, #1
 80053ec:	d102      	bne.n	80053f4 <_fstat_r+0x1c>
 80053ee:	682b      	ldr	r3, [r5, #0]
 80053f0:	b103      	cbz	r3, 80053f4 <_fstat_r+0x1c>
 80053f2:	6023      	str	r3, [r4, #0]
 80053f4:	bd38      	pop	{r3, r4, r5, pc}
 80053f6:	bf00      	nop
 80053f8:	20000294 	.word	0x20000294

080053fc <_isatty_r>:
 80053fc:	b538      	push	{r3, r4, r5, lr}
 80053fe:	4d06      	ldr	r5, [pc, #24]	@ (8005418 <_isatty_r+0x1c>)
 8005400:	2300      	movs	r3, #0
 8005402:	4604      	mov	r4, r0
 8005404:	4608      	mov	r0, r1
 8005406:	602b      	str	r3, [r5, #0]
 8005408:	f7fb fd88 	bl	8000f1c <_isatty>
 800540c:	1c43      	adds	r3, r0, #1
 800540e:	d102      	bne.n	8005416 <_isatty_r+0x1a>
 8005410:	682b      	ldr	r3, [r5, #0]
 8005412:	b103      	cbz	r3, 8005416 <_isatty_r+0x1a>
 8005414:	6023      	str	r3, [r4, #0]
 8005416:	bd38      	pop	{r3, r4, r5, pc}
 8005418:	20000294 	.word	0x20000294

0800541c <_sbrk_r>:
 800541c:	b538      	push	{r3, r4, r5, lr}
 800541e:	4d06      	ldr	r5, [pc, #24]	@ (8005438 <_sbrk_r+0x1c>)
 8005420:	2300      	movs	r3, #0
 8005422:	4604      	mov	r4, r0
 8005424:	4608      	mov	r0, r1
 8005426:	602b      	str	r3, [r5, #0]
 8005428:	f7fb fd90 	bl	8000f4c <_sbrk>
 800542c:	1c43      	adds	r3, r0, #1
 800542e:	d102      	bne.n	8005436 <_sbrk_r+0x1a>
 8005430:	682b      	ldr	r3, [r5, #0]
 8005432:	b103      	cbz	r3, 8005436 <_sbrk_r+0x1a>
 8005434:	6023      	str	r3, [r4, #0]
 8005436:	bd38      	pop	{r3, r4, r5, pc}
 8005438:	20000294 	.word	0x20000294

0800543c <_init>:
 800543c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800543e:	bf00      	nop
 8005440:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005442:	bc08      	pop	{r3}
 8005444:	469e      	mov	lr, r3
 8005446:	4770      	bx	lr

08005448 <_fini>:
 8005448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800544a:	bf00      	nop
 800544c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800544e:	bc08      	pop	{r3}
 8005450:	469e      	mov	lr, r3
 8005452:	4770      	bx	lr
