// Seed: 816656703
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_5;
  final $display(id_6);
  assign id_5 = id_8;
  wire id_9;
endprogram
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input tri id_2,
    input tri id_3,
    output uwire id_4,
    output tri0 id_5,
    output wand id_6,
    input tri0 id_7,
    input supply1 id_8,
    input supply0 id_9,
    input wor id_10,
    input wire id_11,
    output supply0 id_12,
    input wor id_13,
    input tri0 id_14,
    output tri1 id_15,
    output tri0 id_16
    , id_27,
    output logic id_17,
    output wand id_18,
    input wire id_19,
    input wor id_20,
    input tri0 id_21,
    input supply1 id_22,
    output tri1 id_23,
    input uwire id_24,
    output tri id_25
);
  always @(posedge id_21 && id_10 && 1 or id_2) id_17 <= id_6++;
  module_0(
      id_27, id_27, id_27, id_27, id_27, id_27, id_27, id_27
  );
endmodule
