INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chunyou/Xilinx/GraphHBM/UTIL_IP/IP_BRAM_2W2R/bram_2w2r.sim/sim_1/synth/func/xsim/bram_2w2r_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2w_2r
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-311] analyzing module glbl
