{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1533493442904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1533493442904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 05 14:24:02 2018 " "Processing started: Sun Aug 05 14:24:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1533493442904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1533493442904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lc3b -c Lc3b " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lc3b -c Lc3b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1533493442904 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1533493443208 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte control.v(59) " "Verilog HDL Declaration warning at control.v(59): \"byte\" is SystemVerilog-2005 keyword" {  } { { "control.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/control.v" 59 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1533493443259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533493443262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533493443262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16.v 2 2 " "Found 2 design units, including 2 entities, in source file mux16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Found entity 1: mux16" {  } { { "mux16.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/mux16.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533493443265 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux16_test " "Found entity 2: mux16_test" {  } { { "mux16.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/mux16.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533493443265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533493443265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_using_always.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_using_always.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_using_always " "Found entity 1: fsm_using_always" {  } { { "fsm_using_always.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/fsm_using_always.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533493443269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533493443269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc_3b.v 1 1 " "Found 1 design units, including 1 entities, in source file lc_3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC_3b " "Found entity 1: LC_3b" {  } { { "../LC_3b.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/LC_3b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533493443273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533493443273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zext.v 2 2 " "Found 2 design units, including 2 entities, in source file zext.v" { { "Info" "ISGN_ENTITY_NAME" "1 zext " "Found entity 1: zext" {  } { { "zext.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/zext.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533493443277 ""} { "Info" "ISGN_ENTITY_NAME" "2 zext_test " "Found entity 2: zext_test" {  } { { "zext.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/zext.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533493443277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533493443277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext.v 2 2 " "Found 2 design units, including 2 entities, in source file sext.v" { { "Info" "ISGN_ENTITY_NAME" "1 sext " "Found entity 1: sext" {  } { { "sext.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/sext.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533493443280 ""} { "Info" "ISGN_ENTITY_NAME" "2 sext_test " "Found entity 2: sext_test" {  } { { "sext.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/sext.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533493443280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533493443280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 2 2 " "Found 2 design units, including 2 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/regfile.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533493443283 ""} { "Info" "ISGN_ENTITY_NAME" "2 regfile_test " "Found entity 2: regfile_test" {  } { { "regfile.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/regfile.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533493443283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533493443283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 2 2 " "Found 2 design units, including 2 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/alu.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533493443288 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_test " "Found entity 2: alu_test" {  } { { "alu.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/alu.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533493443288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533493443288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.v 2 2 " "Found 2 design units, including 2 entities, in source file shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "shift.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/shift.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533493443292 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_test " "Found entity 2: shift_test" {  } { { "shift.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/shift.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533493443292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533493443292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gate.v 2 2 " "Found 2 design units, including 2 entities, in source file gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 gate " "Found entity 1: gate" {  } { { "gate.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/gate.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533493443295 ""} { "Info" "ISGN_ENTITY_NAME" "2 gate_test " "Found entity 2: gate_test" {  } { { "gate.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/gate.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533493443295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533493443295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gateshf.v 2 2 " "Found 2 design units, including 2 entities, in source file gateshf.v" { { "Info" "ISGN_ENTITY_NAME" "1 gateshf " "Found entity 1: gateshf" {  } { { "gateshf.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/gateshf.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533493443298 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateshf_test " "Found entity 2: gateshf_test" {  } { { "gateshf.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/gateshf.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533493443298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533493443298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gatealu.v 2 2 " "Found 2 design units, including 2 entities, in source file gatealu.v" { { "Info" "ISGN_ENTITY_NAME" "1 gatealu " "Found entity 1: gatealu" {  } { { "gatealu.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/gatealu.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533493443303 ""} { "Info" "ISGN_ENTITY_NAME" "2 gatealu_test " "Found entity 2: gatealu_test" {  } { { "gatealu.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/gatealu.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533493443303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533493443303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gatemarmux.v 2 2 " "Found 2 design units, including 2 entities, in source file gatemarmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 gatemarmux " "Found entity 1: gatemarmux" {  } { { "gatemarmux.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/gatemarmux.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533493443306 ""} { "Info" "ISGN_ENTITY_NAME" "2 gatemarmux_test " "Found entity 2: gatemarmux_test" {  } { { "gatemarmux.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/gatemarmux.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533493443306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533493443306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gatepc.v 2 2 " "Found 2 design units, including 2 entities, in source file gatepc.v" { { "Info" "ISGN_ENTITY_NAME" "1 gatepc " "Found entity 1: gatepc" {  } { { "gatepc.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/gatepc.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533493443311 ""} { "Info" "ISGN_ENTITY_NAME" "2 gatepc_test " "Found entity 2: gatepc_test" {  } { { "gatepc.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/gatepc.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533493443311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533493443311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gatemdr.v 2 2 " "Found 2 design units, including 2 entities, in source file gatemdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 gatemdr " "Found entity 1: gatemdr" {  } { { "gatemdr.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/gatemdr.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533493443315 ""} { "Info" "ISGN_ENTITY_NAME" "2 gatemdr_test " "Found entity 2: gatemdr_test" {  } { { "gatemdr.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/gatemdr.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533493443315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533493443315 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "state control.v(27) " "Verilog HDL Module Declaration error at control.v(27): port \"state\" is not declared as port" {  } { { "control.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/control.v" 27 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1533493443315 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "gateshf control.v(59) " "Verilog HDL Module Declaration error at control.v(59): top module port \"gateshf\" is not found in the port list" {  } { { "control.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/control.v" 59 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1533493443316 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "gatemarmux control.v(59) " "Verilog HDL Module Declaration error at control.v(59): top module port \"gatemarmux\" is not found in the port list" {  } { { "control.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/control.v" 59 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1533493443316 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "lshf control.v(295) " "Verilog HDL error at control.v(295): object \"lshf\" is not declared" {  } { { "control.v" "" { Text "C:/Users/reyno/Documents/Summer 2018 Computer Architecture/SummerComputerArchitecture/control.v" 295 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1533493443318 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1533493443376 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Aug 05 14:24:03 2018 " "Processing ended: Sun Aug 05 14:24:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1533493443376 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1533493443376 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1533493443376 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1533493443376 ""}
