cd synth && \
mkdir -p IQ && cd IQ && \
SW_VCS=2017.12-SP2-1 vcs +v2k -sverilog +vc -Mupdate -line -full64 -timescale=1ns/100ps  ../../verilog/IQ.v ../../verilog/misc/CAM.v ../../verilog/misc/encoder.v ../../verilog/misc/psel_generic.v ../../verilog/misc/psel_single.v ../../testbench/IQ_test.v -o simv_IQ &&\
./simv_IQ | tee IQ_simv_program.out
                         Chronologic VCS (TM)
      Version N-2017.12-SP2-1_Full64 -- Fri Apr 12 22:31:23 2019
               Copyright (c) 1991-2017 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../verilog/IQ.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/IQ.v'.
Parsing design file '../../verilog/misc/CAM.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/misc/CAM.v'.
Parsing design file '../../verilog/misc/encoder.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/misc/encoder.v'.
Parsing design file '../../verilog/misc/psel_generic.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/misc/psel_generic.v'.
Parsing design file '../../verilog/misc/psel_single.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/misc/psel_single.v'.
Parsing design file '../../testbench/IQ_test.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../testbench/IQ_test.v'.
Top Level Modules:
       CAM
       encoder
       psel_generic
       testbench
TimeScale is 1 ns / 100 ps

Warning-[CWUC] Concatenations with unsized constants
../../sys_defs.vh, 502
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/IQ.v, 55
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/IQ.v, 71
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/IQ.v, 120
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/IQ.v, 134
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../testbench/IQ_test.v, 96
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.

Starting vcs inline pass...
5 modules and 0 UDP read.
recompiling module testbench
	However, due to incremental compilation, only 1 module needs to be compiled. 
make[1]: Entering directory `/afs/umich.edu/user/h/e/heewoo/Desktop/eecs470/FINAL/group10w19/synth/IQ/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv_IQ.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv_IQ ]; then chmod -x ../simv_IQ; fi
g++  -o ../simv_IQ    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv_IQ.daidir/ -Wl,-rpath=./simv_IQ.daidir/ -Wl,-rpath='$ORIGIN'/simv_IQ.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/usr/caen/vcs-2017.12-SP2-1/linux64/lib -L/usr/caen/vcs-2017.12-SP2-1/linux64/lib -lcmsg     _29422_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /usr/caen/vcs-2017.12-SP2-1/linux64/lib/vcs_tls.o   -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive          /usr/caen/vcs-2017.12-SP2-1/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv_IQ up to date
make[1]: Leaving directory `/afs/umich.edu/user/h/e/heewoo/Desktop/eecs470/FINAL/group10w19/synth/IQ/csrc'
CPU time: .366 seconds to compile + .030 seconds to elab + .159 seconds to link
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-1_Full64; Runtime version N-2017.12-SP2-1_Full64;  Apr 12 22:31 2019
Testing Reset...
clock: 0, reset: 0, fetch_en: 0, if_inst_in.valid_inst :0, if_inst_in.npc :0000000000000000, if_inst_in.ir : 47ff041f, dispatch_no_hazard : x, branch_incorrect : x
clock: 1, reset: 0, fetch_en: 0, if_inst_in.valid_inst :0, if_inst_in.npc :0000000000000000, if_inst_in.ir : 47ff041f, dispatch_no_hazard : x, branch_incorrect : x
clock: 0, reset: 1, fetch_en: 0, if_inst_in.valid_inst :0, if_inst_in.npc :0000000000000000, if_inst_in.ir : 47ff041f, dispatch_no_hazard : x, branch_incorrect : x
clock: 1, reset: 1, fetch_en: 0, if_inst_in.valid_inst :0, if_inst_in.npc :0000000000000000, if_inst_in.ir : 47ff041f, dispatch_no_hazard : x, branch_incorrect : x
--------Print Instruction Queue--------
Inst_queue_full? : 0, inst_queue_entry :  0
Decoded instruction valid : 0,npc : 0000000000000000, IR : 47ff041f
--------Queue------
Index :           0, valid : 0, npc : 0000000000000000, IR : 47ff041f
Index :           1, valid : 0, npc : 0000000000000000, IR : 47ff041f
Index :           2, valid : 0, npc : 0000000000000000, IR : 47ff041f
Index :           3, valid : 0, npc : 0000000000000000, IR : 47ff041f
Index :           4, valid : 0, npc : 0000000000000000, IR : 47ff041f
Index :           5, valid : 0, npc : 0000000000000000, IR : 47ff041f
Index :           6, valid : 0, npc : 0000000000000000, IR : 47ff041f
Index :           7, valid : 0, npc : 0000000000000000, IR : 47ff041f
Index :           8, valid : 0, npc : 0000000000000000, IR : 47ff041f
Index :           9, valid : 0, npc : 0000000000000000, IR : 47ff041f
Reset Test Passed
ALL TESTS Passed
$finish called from file "../../testbench/IQ_test.v", line 113.
$finish at simulation time                  320
           V C S   S i m u l a t i o n   R e p o r t 
Time: 32000 ps
CPU Time:      0.270 seconds;       Data structure size:   0.0Mb
Fri Apr 12 22:31:24 2019
