#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Tue May 21 14:59:15 2024
# Process ID: 16880
# Current directory: C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4944 C:\Users\eren1\VivadoProjects\project_05_eren_uart_rx_vga_01\project_05_eren_uart_rx_vga_01.xpr
# Log file: C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/vivado.log
# Journal file: C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01\vivado.jou
# Running On: ERENACAREL, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 16898 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2017.523 ; gain = 350.250
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.2.2
  **** Build date : Feb  9 2024 at 01:13:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-07:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2017.523 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF7B9A
set_property PROGRAM.FILE {C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18588
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2480.562 ; gain = 454.309
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/top.vhd:37]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
INFO: [Synth 8-3491] module 'uart_rx' declared at 'C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/uart_rx.vhd:5' bound to instance 'i_uart_rx' of component 'uart_rx' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/top.vhd:304]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/uart_rx.vhd:20]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (0#1) [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/uart_rx.vhd:20]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_pwmfreq bound to: 10000 - type: integer 
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/pwm.vhd:6' bound to instance 'i_pwm_ld17' of component 'pwm' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/top.vhd:319]
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/pwm.vhd:20]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_pwmfreq bound to: 10000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm' (0#1) [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/pwm.vhd:20]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_pwmfreq bound to: 10000 - type: integer 
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/pwm.vhd:6' bound to instance 'i_pwm_ld16' of component 'pwm' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/top.vhd:332]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_debtime bound to: 1000 - type: integer 
	Parameter c_initval bound to: 1'b0 
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/debounce.vhd:4' bound to instance 'i_start_deb' of component 'debounce' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/top.vhd:347]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/debounce.vhd:19]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_debtime bound to: 1000 - type: integer 
	Parameter c_initval bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'debounce' (0#1) [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/debounce.vhd:19]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_debtime bound to: 1000 - type: integer 
	Parameter c_initval bound to: 1'b0 
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/debounce.vhd:4' bound to instance 'i_reset_deb' of component 'debounce' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/top.vhd:361]
	Parameter c_birlerlim bound to: 9 - type: integer 
	Parameter c_onlarlim bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'bcd_incrementor' declared at 'C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/bcd_incrementor.vhd:6' bound to instance 'i_salise_bcd_increment' of component 'bcd_incrementor' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/top.vhd:378]
INFO: [Synth 8-638] synthesizing module 'bcd_incrementor' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/bcd_incrementor.vhd:22]
	Parameter c_birlerlim bound to: 9 - type: integer 
	Parameter c_onlarlim bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bcd_incrementor' (0#1) [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/bcd_incrementor.vhd:22]
	Parameter c_birlerlim bound to: 9 - type: integer 
	Parameter c_onlarlim bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'bcd_incrementor' declared at 'C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/bcd_incrementor.vhd:6' bound to instance 'i_saniye_bcd_increment' of component 'bcd_incrementor' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/top.vhd:393]
INFO: [Synth 8-638] synthesizing module 'bcd_incrementor__parameterized1' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/bcd_incrementor.vhd:22]
	Parameter c_birlerlim bound to: 9 - type: integer 
	Parameter c_onlarlim bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bcd_incrementor__parameterized1' (0#1) [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/bcd_incrementor.vhd:22]
	Parameter c_birlerlim bound to: 9 - type: integer 
	Parameter c_onlarlim bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'bcd_incrementor' declared at 'C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/bcd_incrementor.vhd:6' bound to instance 'i_dakika_bcd_increment' of component 'bcd_incrementor' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/top.vhd:408]
INFO: [Synth 8-3491] module 'bcd_to_sevenseg' declared at 'C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/bcd_to_sevenseg.vhd:4' bound to instance 'i_salise_birler_sevensegment' of component 'bcd_to_sevenseg' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/top.vhd:426]
INFO: [Synth 8-638] synthesizing module 'bcd_to_sevenseg' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/bcd_to_sevenseg.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_sevenseg' (0#1) [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/bcd_to_sevenseg.vhd:12]
INFO: [Synth 8-3491] module 'bcd_to_sevenseg' declared at 'C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/bcd_to_sevenseg.vhd:4' bound to instance 'i_salise_onlar_sevensegment' of component 'bcd_to_sevenseg' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/top.vhd:433]
INFO: [Synth 8-3491] module 'bcd_to_sevenseg' declared at 'C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/bcd_to_sevenseg.vhd:4' bound to instance 'i_saniye_birler_sevensegment' of component 'bcd_to_sevenseg' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/top.vhd:440]
INFO: [Synth 8-3491] module 'bcd_to_sevenseg' declared at 'C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/bcd_to_sevenseg.vhd:4' bound to instance 'i_saniye_onlar_sevensegment' of component 'bcd_to_sevenseg' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/top.vhd:447]
INFO: [Synth 8-3491] module 'bcd_to_sevenseg' declared at 'C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/bcd_to_sevenseg.vhd:4' bound to instance 'i_dakika_birler_sevensegment' of component 'bcd_to_sevenseg' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/top.vhd:454]
INFO: [Synth 8-3491] module 'bcd_to_sevenseg' declared at 'C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/bcd_to_sevenseg.vhd:4' bound to instance 'i_dakika_onlar_sevensegment' of component 'bcd_to_sevenseg' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/top.vhd:461]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/clk_wiz_0.vhd:21' bound to instance 'clk_wiz_0_inst' of component 'clk_wiz_0' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/top.vhd:468]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/clk_wiz_0.vhd:31]
INFO: [Synth 8-3491] module 'clk_wiz_0_clk_wiz' declared at 'C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/clk_wiz_0_clk_wiz.vhd:21' bound to instance 'U0' of component 'clk_wiz_0_clk_wiz' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/clk_wiz_0.vhd:46]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/clk_wiz_0_clk_wiz.vhd:31]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 9.375000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/clk_wiz_0_clk_wiz.vhd:69]
INFO: [Synth 8-113] binding component instance 'clkf_buf' to cell 'BUFG' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/clk_wiz_0_clk_wiz.vhd:133]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/clk_wiz_0_clk_wiz.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (0#1) [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/clk_wiz_0_clk_wiz.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/clk_wiz_0.vhd:31]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 108000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'MouseCtl' declared at 'C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/MouseCtl.vhd:37' bound to instance 'Inst_MouseCtl' of component 'MouseCtl' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/top.vhd:478]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/MouseCtl.vhd:66]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 108000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/MouseCtl.vhd:228]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (0#1) [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (0#1) [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/MouseCtl.vhd:66]
INFO: [Synth 8-3491] module 'MouseDisplay' declared at 'C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/MouseDisplay.vhd:99' bound to instance 'Inst_MouseDisplay' of component 'MouseDisplay' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/top.vhd:508]
INFO: [Synth 8-638] synthesizing module 'MouseDisplay' [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/MouseDisplay.vhd:129]
WARNING: [Synth 8-614] signal 'ypos' is read in the process but is not in the sensitivity list [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/MouseDisplay.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'MouseDisplay' (0#1) [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/MouseDisplay.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/top.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element counter_delay_2_reg was removed.  [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/sources_1/new/top.vhd:700]
WARNING: [Synth 8-7129] Port led_color_i[5] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_color_i[4] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_color_i[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_color_i[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_color_i[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_color_i[0] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2579.867 ; gain = 553.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2579.867 ; gain = 553.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2579.867 ; gain = 553.613
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2579.867 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/constrs_1/new/Nexys4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/eren1/VivadoProjects/project_05_eren_uart_rx_vga_01/project_05_eren_uart_rx_vga_01.srcs/constrs_1/new/Nexys4-DDR-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2669.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2724.266 ; gain = 698.012
54 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2724.266 ; gain = 706.742
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 21 16:09:22 2024...
