
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.504283                       # Number of seconds simulated
sim_ticks                                504282655500                       # Number of ticks simulated
final_tick                               3740846744500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 107525                       # Simulator instruction rate (inst/s)
host_op_rate                                   128423                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17698337                       # Simulator tick rate (ticks/s)
host_mem_usage                                2640140                       # Number of bytes of host memory used
host_seconds                                 28493.22                       # Real time elapsed on the host
sim_insts                                  3063728869                       # Number of instructions simulated
sim_ops                                    3659171197                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher    462892416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker      5382400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker        26176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst     21201024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    233805120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker       229376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker        88000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst     14861952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      5254464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker       470848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker        25536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     25226240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     50483648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker       159360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker        41408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst     34972096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      4508224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          859628288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst     21201024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst     14861952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     25226240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst     34972096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      96261312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    549032320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       549032320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher      7232694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker        84100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker          409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       331266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      3653205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker         3584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker         1375                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       232218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        82101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker         7357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker          399                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       394160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       788807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker         2490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker          647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       546439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        70441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13431692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8578630                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8578630                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher     917922540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker     10673379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        51907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst     42041946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    463639028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker       454856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker       174505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     29471472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     10419680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker       933699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker        50638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     50024009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    100109824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker       316013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker        82113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     69350186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      8939875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1704655670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     42041946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     29471472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     50024009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     69350186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        190887612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1088739250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1088739250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1088739250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    917922540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker     10673379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        51907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     42041946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    463639028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker       454856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker       174505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     29471472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     10419680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker       933699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker        50638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     50024009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    100109824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker       316013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker        82113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     69350186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      8939875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2793394920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    13431692                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8578630                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13431692                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8578630                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              859249920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  378368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               549030976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               859628288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            549032320                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   5912                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            822925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            929168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            852570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            753546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            766530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            782808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            803971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            823295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            979764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            759750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           766107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           974720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           785216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           823978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           833902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           967530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            539402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            545125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            546922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            525623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            532344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            524879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            545520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            547456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            527901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            524526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           535903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           534593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           543725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           534263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           525093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           545334                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1358                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  504282544000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13431692                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8578630                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2838130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3371106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1682173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1221048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  990389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  782986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  646800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  593385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  519172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  398817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 231749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  93127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  34608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  18459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  74380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 129616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 177728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 235161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 320528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 389178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 447723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 500119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 548312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 598106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 648226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 708070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 790844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 821994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 812589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 724638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 154773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  98301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  65257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  46293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  34105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  26314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  20741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  16533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  11025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4202                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10718424                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    131.388695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.632613                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   180.638654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      7923791     73.93%     73.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1595749     14.89%     88.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       416849      3.89%     92.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       180471      1.68%     94.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       190524      1.78%     96.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        87539      0.82%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        54216      0.51%     97.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        63644      0.59%     98.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       205641      1.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10718424                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       532341                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.259875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.491895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       532332    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        532341                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       532341                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.114876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.098296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.937904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        516817     97.08%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         10390      1.95%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          3198      0.60%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23           964      0.18%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25           401      0.08%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27           185      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            87      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            71      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            58      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            25      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37            18      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39            14      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41            16      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43            11      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             9      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49            15      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-93             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::110-111            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::118-119            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        532341                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 1138801741009                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            1390535116009                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                67128900000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     84822.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               103572.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1703.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1088.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1704.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1088.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.54                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  8191001                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3094957                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                36.08                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      22911.18                       # Average gap between requests
system.mem_ctrls.pageHitRate                    51.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              40078228680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              21868081125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             51053082600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            27911005920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          32983675920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         338063037930                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           6449321250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           518406433425                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1026.561467                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   8412729711                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   16838900000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  479024851539                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              41008842000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              22375856250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             53831746800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27678173040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          32983675920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         339838711335                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4891713000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           522608718345                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower           1034.882938                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   6036446859                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   16838900000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  481401090641                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.realview.vram.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  2334                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    9636864                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         2404                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.pwrStateResidencyTicks::ON   504999549000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     422                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements         11610965                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1021.127816                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          139684085                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11611940                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.029350                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     3237911144500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data  1021.127816                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.997195                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997195                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          975                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          278                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          646                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.952148                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        344492231                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       344492231                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     93324244                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       93324244                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     45803176                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      45803176                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data        40600                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        40600                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       237188                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       237188                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       236375                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       236375                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    139127420                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       139127420                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    139168020                       # number of overall hits
system.cpu0.dcache.overall_hits::total      139168020                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     25459104                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     25459104                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      1272714                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1272714                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data        52062                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        52062                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         4745                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         4745                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         4725                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4725                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     26731818                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26731818                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     26783880                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26783880                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 1305873741000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1305873741000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  30262855295                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  30262855295                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data    184997000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    184997000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     30296000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     30296000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        51000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        51000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 1336136596295                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1336136596295                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 1336136596295                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1336136596295                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    118783348                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    118783348                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     47075890                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     47075890                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data        92662                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        92662                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       241933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       241933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       241100                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       241100                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    165859238                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    165859238                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    165951900                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    165951900                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.214332                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.214332                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.027035                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.027035                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.561848                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.561848                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.019613                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.019613                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.019598                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.019598                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.161172                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.161172                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.161395                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.161395                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 51292.996839                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 51292.996839                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 23778.205705                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23778.205705                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 38987.776607                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 38987.776607                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  6411.851852                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6411.851852                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 49983.005132                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49983.005132                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 49885.849111                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49885.849111                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       806485                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets     35105778                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            16217                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets         343619                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.730838                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   102.164834                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks     11610965                       # number of writebacks
system.cpu0.dcache.writebacks::total         11610965                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data     14175633                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     14175633                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       962151                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       962151                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data         3567                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         3567                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data     15137784                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15137784                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data     15137784                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15137784                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data     11283471                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     11283471                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       310563                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       310563                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data        34944                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        34944                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         1178                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1178                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         4725                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4725                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data     11594034                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11594034                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data     11628978                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11628978                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data         3244                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         3244                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         4086                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         4086                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         7330                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         7330                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data 477871599500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 477871599500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   8081282795                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8081282795                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data   3504219000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   3504219000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     52480000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     52480000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     25573000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     25573000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        49000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        49000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 485952882295                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 485952882295                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 489457101295                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 489457101295                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    456175000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    456175000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    456175000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    456175000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.094992                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.094992                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.006597                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.006597                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.377113                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.377113                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.004869                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004869                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.019598                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.019598                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.069903                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.069903                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.070074                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.070074                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42351.471413                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 42351.471413                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 26021.395965                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26021.395965                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 100280.992445                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 100280.992445                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 44550.084890                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44550.084890                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  5412.275132                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5412.275132                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 41914.046681                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 41914.046681                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 42089.433938                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 42089.433938                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 140621.146732                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 140621.146732                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 62233.969986                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 62233.969986                       # average overall mshr uncacheable latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements      1420174                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    15.974561                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs     20022775                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs      1420190                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs    14.098659                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus0.dtb.walker    15.974561                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus0.dtb.walker     0.998410                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.998410                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses    172984642                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses    172984642                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus0.dtb.walker     20022419                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total     20022419                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus0.dtb.walker     20022419                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total     20022419                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus0.dtb.walker     20022419                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total     20022419                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus0.dtb.walker      1422810                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total      1422810                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus0.dtb.walker      1422810                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total      1422810                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus0.dtb.walker      1422810                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total      1422810                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::switch_cpus0.dtb.walker  25258390000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total  25258390000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::switch_cpus0.dtb.walker  25258390000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total  25258390000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::switch_cpus0.dtb.walker  25258390000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total  25258390000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus0.dtb.walker     21445229                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total     21445229                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus0.dtb.walker     21445229                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total     21445229                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus0.dtb.walker     21445229                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total     21445229                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.066346                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.066346                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus0.dtb.walker     0.066346                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.066346                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus0.dtb.walker     0.066346                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.066346                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 17752.468706                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 17752.468706                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::switch_cpus0.dtb.walker 17752.468706                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 17752.468706                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::switch_cpus0.dtb.walker 17752.468706                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 17752.468706                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.writebacks::writebacks      1420174                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total      1420174                       # number of writebacks
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus0.dtb.walker      1422810                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total      1422810                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::switch_cpus0.dtb.walker      1422810                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total      1422810                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::switch_cpus0.dtb.walker      1422810                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total      1422810                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker  22412770000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total  22412770000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus0.dtb.walker  22412770000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total  22412770000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus0.dtb.walker  22412770000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total  22412770000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.066346                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.066346                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.066346                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.066346                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.066346                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.066346                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 15752.468706                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 15752.468706                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 15752.468706                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total 15752.468706                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 15752.468706                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total 15752.468706                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements          1020343                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.874757                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          218633939                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1020855                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           214.167476                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3236568890500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.874757                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999755                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999755                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          509                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        440359440                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       440359440                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    218611693                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      218611693                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    218611693                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       218611693                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    218611693                       # number of overall hits
system.cpu0.icache.overall_hits::total      218611693                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      1057843                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1057843                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      1057843                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1057843                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      1057843                       # number of overall misses
system.cpu0.icache.overall_misses::total      1057843                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst  52155364237                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  52155364237                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst  52155364237                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  52155364237                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst  52155364237                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  52155364237                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    219669536                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    219669536                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    219669536                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    219669536                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    219669536                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    219669536                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.004816                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004816                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.004816                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004816                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.004816                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004816                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 49303.501783                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 49303.501783                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 49303.501783                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 49303.501783                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 49303.501783                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 49303.501783                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs      3816923                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          231                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs            49202                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    77.576582                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   115.500000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks      1020343                       # number of writebacks
system.cpu0.icache.writebacks::total          1020343                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst        37475                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        37475                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst        37475                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        37475                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst        37475                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        37475                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst      1020368                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1020368                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst      1020368                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1020368                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst      1020368                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1020368                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst  48513880262                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  48513880262                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst  48513880262                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  48513880262                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst  48513880262                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  48513880262                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.004645                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004645                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.004645                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004645                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.004645                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004645                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47545.474047                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 47545.474047                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 47545.474047                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 47545.474047                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 47545.474047                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 47545.474047                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements          483                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse    10.849734                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs        95587                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs          499                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs   191.557114                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle 3236947880500                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus0.itb.walker    10.849734                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus0.itb.walker     0.678108                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.678108                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses       776661                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses       776661                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus0.itb.walker        95358                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total        95358                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus0.itb.walker        95358                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total        95358                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus0.itb.walker        95358                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total        95358                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus0.itb.walker         1533                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total         1533                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus0.itb.walker         1533                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total         1533                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus0.itb.walker         1533                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total         1533                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::switch_cpus0.itb.walker     60302000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total     60302000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::switch_cpus0.itb.walker     60302000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total     60302000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::switch_cpus0.itb.walker     60302000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total     60302000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus0.itb.walker        96891                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total        96891                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus0.itb.walker        96891                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total        96891                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus0.itb.walker        96891                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total        96891                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus0.itb.walker     0.015822                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.015822                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus0.itb.walker     0.015822                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.015822                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus0.itb.walker     0.015822                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.015822                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 39335.942596                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total 39335.942596                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::switch_cpus0.itb.walker 39335.942596                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total 39335.942596                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::switch_cpus0.itb.walker 39335.942596                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total 39335.942596                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.writebacks::writebacks          483                       # number of writebacks
system.cpu0.itb_walker_cache.writebacks::total          483                       # number of writebacks
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::switch_cpus0.itb.walker         1533                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total         1533                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::switch_cpus0.itb.walker         1533                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total         1533                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::switch_cpus0.itb.walker         1533                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total         1533                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker     57236000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total     57236000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::switch_cpus0.itb.walker     57236000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total     57236000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::switch_cpus0.itb.walker     57236000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total     57236000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.015822                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.015822                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.015822                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.015822                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.015822                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.015822                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 37335.942596                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 37335.942596                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 37335.942596                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total 37335.942596                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 37335.942596                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total 37335.942596                       # average overall mshr miss latency
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   504999549000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     390                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements           312680                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1006.127636                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          200596349                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           313541                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           639.777091                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3241480262500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data  1006.127636                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.982547                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.982547                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          861                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          827                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.840820                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        403033051                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       403033051                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    102932184                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      102932184                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     97200808                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      97200808                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data        39309                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        39309                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       201952                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       201952                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       201452                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       201452                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    200132992                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       200132992                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    200172301                       # number of overall hits
system.cpu1.dcache.overall_hits::total      200172301                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       301881                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       301881                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       448017                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       448017                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data        23409                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        23409                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         3655                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3655                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         2791                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2791                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       749898                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        749898                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       773307                       # number of overall misses
system.cpu1.dcache.overall_misses::total       773307                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14720955500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14720955500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  10815485863                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  10815485863                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data    190798500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    190798500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     18586500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     18586500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        32000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        32000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  25536441363                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  25536441363                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  25536441363                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  25536441363                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    103234065                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    103234065                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     97648825                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     97648825                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data        62718                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        62718                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       205607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       205607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       204243                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       204243                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    200882890                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    200882890                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    200945608                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    200945608                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.002924                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.002924                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.004588                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.004588                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.373242                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.373242                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.017777                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.017777                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.013665                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.013665                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003733                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003733                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003848                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003848                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 48764.100755                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48764.100755                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 24140.793459                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 24140.793459                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 52202.051984                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 52202.051984                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  6659.441061                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6659.441061                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34053.219722                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34053.219722                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33022.384852                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33022.384852                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         4471                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2490883                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              104                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          47908                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    42.990385                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    51.993049                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks       312680                       # number of writebacks
system.cpu1.dcache.writebacks::total           312680                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       123554                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       123554                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       320405                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       320405                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data         2730                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         2730                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       443959                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       443959                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       443959                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       443959                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       178327                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       178327                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       127612                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       127612                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data        20849                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        20849                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          925                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          925                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         2791                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2791                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       305939                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       305939                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       326788                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       326788                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus1.data          537                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total          537                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          596                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          596                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data         1133                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         1133                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7400695000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7400695000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   3086578411                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3086578411                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data   2107707000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   2107707000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     54878000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     54878000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     15797500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     15797500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        30000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        30000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10487273411                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10487273411                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  12594980411                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  12594980411                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     54759500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     54759500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     54759500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     54759500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.001727                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001727                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.001307                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001307                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.332425                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.332425                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.004499                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004499                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.013665                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.013665                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001523                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001523                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001626                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001626                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41500.698156                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 41500.698156                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24187.211320                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24187.211320                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 101093.913377                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 101093.913377                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 59327.567568                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59327.567568                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  5660.157650                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5660.157650                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 34278.968719                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 34278.968719                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 38541.746977                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 38541.746977                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 101972.998138                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 101972.998138                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 48331.421006                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 48331.421006                       # average overall mshr uncacheable latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements         7777                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.961880                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs       112853                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs         7783                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs    14.499936                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus1.dtb.walker    15.961880                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus1.dtb.walker     0.997617                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.997617                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023            6                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::2            6                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023     0.375000                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses       992530                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses       992530                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.ReadReq_hits::switch_cpus1.dtb.walker       112310                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total       112310                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::switch_cpus1.dtb.walker       112310                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total       112310                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::switch_cpus1.dtb.walker       112310                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total       112310                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::switch_cpus1.dtb.walker        10450                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total        10450                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::switch_cpus1.dtb.walker        10450                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total        10450                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::switch_cpus1.dtb.walker        10450                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total        10450                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::switch_cpus1.dtb.walker    519562000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total    519562000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::switch_cpus1.dtb.walker    519562000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total    519562000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::switch_cpus1.dtb.walker    519562000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total    519562000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::switch_cpus1.dtb.walker       122760                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total       122760                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::switch_cpus1.dtb.walker       122760                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total       122760                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::switch_cpus1.dtb.walker       122760                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total       122760                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.085125                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.085125                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::switch_cpus1.dtb.walker     0.085125                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.085125                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::switch_cpus1.dtb.walker     0.085125                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.085125                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 49718.851675                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total 49718.851675                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::switch_cpus1.dtb.walker 49718.851675                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total 49718.851675                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::switch_cpus1.dtb.walker 49718.851675                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total 49718.851675                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::writebacks         7777                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total         7777                       # number of writebacks
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus1.dtb.walker        10450                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total        10450                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::switch_cpus1.dtb.walker        10450                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total        10450                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::switch_cpus1.dtb.walker        10450                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total        10450                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker    498662000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total    498662000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus1.dtb.walker    498662000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total    498662000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus1.dtb.walker    498662000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total    498662000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.085125                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.085125                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.085125                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.085125                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.085125                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.085125                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 47718.851675                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 47718.851675                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 47718.851675                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total 47718.851675                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 47718.851675                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total 47718.851675                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements          1455024                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999407                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          494168072                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1455536                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           339.509344                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999407                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          504                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        992973351                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       992973351                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    494152444                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      494152444                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    494152444                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       494152444                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    494152444                       # number of overall hits
system.cpu1.icache.overall_hits::total      494152444                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      1606711                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1606711                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      1606711                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1606711                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      1606711                       # number of overall misses
system.cpu1.icache.overall_misses::total      1606711                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst  41748496600                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  41748496600                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst  41748496600                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  41748496600                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst  41748496600                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  41748496600                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    495759155                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    495759155                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    495759155                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    495759155                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    495759155                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    495759155                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.003241                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003241                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.003241                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003241                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.003241                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003241                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 25983.824471                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25983.824471                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 25983.824471                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25983.824471                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 25983.824471                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25983.824471                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      5828515                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          798                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs           102400                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    56.919092                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          266                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks      1455024                       # number of writebacks
system.cpu1.icache.writebacks::total          1455024                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst       151670                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       151670                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst       151670                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       151670                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst       151670                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       151670                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst      1455041                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1455041                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst      1455041                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1455041                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst      1455041                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1455041                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst  36665591845                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  36665591845                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst  36665591845                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  36665591845                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst  36665591845                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  36665591845                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.002935                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002935                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.002935                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002935                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.002935                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002935                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 25199.009406                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25199.009406                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 25199.009406                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25199.009406                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 25199.009406                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25199.009406                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements         2302                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse    15.591621                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs        23922                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs         2306                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs    10.373807                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus1.itb.walker    15.591621                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus1.itb.walker     0.974476                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.974476                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023            4                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023     0.250000                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses       230053                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses       230053                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.ReadReq_hits::switch_cpus1.itb.walker        23909                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total        23909                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::switch_cpus1.itb.walker        23909                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total        23909                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::switch_cpus1.itb.walker        23909                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total        23909                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::switch_cpus1.itb.walker         4309                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total         4309                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::switch_cpus1.itb.walker         4309                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total         4309                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::switch_cpus1.itb.walker         4309                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total         4309                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::switch_cpus1.itb.walker    200037000                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total    200037000                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::switch_cpus1.itb.walker    200037000                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total    200037000                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::switch_cpus1.itb.walker    200037000                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total    200037000                       # number of overall miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::switch_cpus1.itb.walker        28218                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total        28218                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::switch_cpus1.itb.walker        28218                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total        28218                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::switch_cpus1.itb.walker        28218                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total        28218                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::switch_cpus1.itb.walker     0.152704                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.152704                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::switch_cpus1.itb.walker     0.152704                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.152704                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::switch_cpus1.itb.walker     0.152704                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.152704                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 46423.067997                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total 46423.067997                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::switch_cpus1.itb.walker 46423.067997                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total 46423.067997                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::switch_cpus1.itb.walker 46423.067997                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total 46423.067997                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::writebacks         2302                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total         2302                       # number of writebacks
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::switch_cpus1.itb.walker         4309                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total         4309                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::switch_cpus1.itb.walker         4309                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total         4309                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::switch_cpus1.itb.walker         4309                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total         4309                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker    191419000                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total    191419000                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::switch_cpus1.itb.walker    191419000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total    191419000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::switch_cpus1.itb.walker    191419000                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total    191419000                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.152704                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.152704                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.152704                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.152704                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.152704                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.152704                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 44423.067997                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 44423.067997                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 44423.067997                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total 44423.067997                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 44423.067997                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total 44423.067997                       # average overall mshr miss latency
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   504999549000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     385                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          7732972                       # number of replacements
system.cpu2.dcache.tags.tagsinuse         1021.924560                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          220245175                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          7733957                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            28.477683                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3239197146500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data  1021.924560                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.997973                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.997973                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          985                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          870                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.961914                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        559401416                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       559401416                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     57248936                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       57248936                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    153894608                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     153894608                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data       808510                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       808510                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      4058739                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      4058739                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      4085402                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      4085402                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    211143544                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       211143544                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    211952054                       # number of overall hits
system.cpu2.dcache.overall_hits::total      211952054                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1082905                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1082905                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     54505083                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     54505083                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data       105322                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       105322                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        34577                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        34577                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         6450                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         6450                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     55587988                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      55587988                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     55693310                       # number of overall misses
system.cpu2.dcache.overall_misses::total     55693310                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  62531703500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  62531703500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 1171854495092                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 1171854495092                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data   1604996000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1604996000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     77267000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     77267000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        61000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        61000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 1234386198592                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1234386198592                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 1234386198592                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1234386198592                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     58331841                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     58331841                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    208399691                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    208399691                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data       913832                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       913832                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      4093316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      4093316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      4091852                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      4091852                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    266731532                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    266731532                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    267645364                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    267645364                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018565                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018565                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.261541                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.261541                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.115253                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.115253                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.008447                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.008447                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.001576                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001576                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.208404                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.208404                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.208086                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.208086                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 57744.403710                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 57744.403710                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 21499.912129                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 21499.912129                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 46418.023542                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 46418.023542                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 11979.379845                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 11979.379845                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 22205.988074                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 22205.988074                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 22163.994178                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 22163.994178                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         1196                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets    240778418                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets        6772600                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.733333                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    35.551844                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks      7732972                       # number of writebacks
system.cpu2.dcache.writebacks::total          7732972                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       301103                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       301103                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data     47511239                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total     47511239                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data        33578                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        33578                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data     47812342                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     47812342                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data     47812342                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     47812342                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       781802                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       781802                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      6993844                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      6993844                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data        77388                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        77388                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          999                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          999                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         6450                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         6450                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      7775646                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      7775646                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      7853034                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      7853034                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          368                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          368                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          387                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          387                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          755                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          755                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  50614225500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  50614225500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data 153672099094                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 153672099094                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data   5411016500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   5411016500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     51077000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     51077000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     70820000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     70820000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        58000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        58000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 204286324594                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 204286324594                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 209697341094                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 209697341094                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     31799500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     31799500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     31799500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     31799500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.013403                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.013403                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.033560                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.033560                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.084685                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.084685                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.000244                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000244                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.001576                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001576                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.029152                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.029152                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.029341                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.029341                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 64740.465617                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 64740.465617                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21972.480240                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21972.480240                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 69920.614307                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 69920.614307                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 51128.128128                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51128.128128                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data 10979.844961                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 10979.844961                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 26272.585531                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26272.585531                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 26702.716567                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26702.716567                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 86411.684783                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 86411.684783                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 42118.543046                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 42118.543046                       # average overall mshr uncacheable latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements        15673                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse    15.929079                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs       862757                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs        15688                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs    54.994709                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus2.dtb.walker    15.929079                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus2.dtb.walker     0.995567                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.995567                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           15                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses      8119918                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses      8119918                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.ReadReq_hits::switch_cpus2.dtb.walker       862505                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total       862505                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::switch_cpus2.dtb.walker       862505                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total       862505                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::switch_cpus2.dtb.walker       862505                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total       862505                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::switch_cpus2.dtb.walker       135542                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total       135542                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::switch_cpus2.dtb.walker       135542                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total       135542                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::switch_cpus2.dtb.walker       135542                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total       135542                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::switch_cpus2.dtb.walker   1571239500                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total   1571239500                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::switch_cpus2.dtb.walker   1571239500                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total   1571239500                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::switch_cpus2.dtb.walker   1571239500                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total   1571239500                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::switch_cpus2.dtb.walker       998047                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total       998047                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::switch_cpus2.dtb.walker       998047                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total       998047                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::switch_cpus2.dtb.walker       998047                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total       998047                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.135807                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.135807                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::switch_cpus2.dtb.walker     0.135807                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.135807                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::switch_cpus2.dtb.walker     0.135807                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.135807                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 11592.270293                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 11592.270293                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::switch_cpus2.dtb.walker 11592.270293                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 11592.270293                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::switch_cpus2.dtb.walker 11592.270293                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 11592.270293                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::writebacks        15673                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total        15673                       # number of writebacks
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus2.dtb.walker       135542                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total       135542                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::switch_cpus2.dtb.walker       135542                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total       135542                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::switch_cpus2.dtb.walker       135542                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total       135542                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker   1300155500                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total   1300155500                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus2.dtb.walker   1300155500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total   1300155500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus2.dtb.walker   1300155500                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total   1300155500                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.135807                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.135807                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.135807                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.135807                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.135807                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.135807                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9592.270293                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9592.270293                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9592.270293                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9592.270293                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9592.270293                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9592.270293                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements          1811158                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.991575                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          189990583                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1811670                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           104.870414                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     3236983599500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.991575                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999984                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          275                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        385743189                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       385743189                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    189978306                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      189978306                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    189978306                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       189978306                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    189978306                       # number of overall hits
system.cpu2.icache.overall_hits::total      189978306                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      1987698                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1987698                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      1987698                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1987698                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      1987698                       # number of overall misses
system.cpu2.icache.overall_misses::total      1987698                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  63378441747                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  63378441747                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  63378441747                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  63378441747                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  63378441747                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  63378441747                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    191966004                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    191966004                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    191966004                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    191966004                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    191966004                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    191966004                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.010354                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.010354                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.010354                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.010354                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.010354                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.010354                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 31885.347647                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 31885.347647                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 31885.347647                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 31885.347647                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 31885.347647                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 31885.347647                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs      2533487                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets           90                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs            44537                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    56.884994                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets           30                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks      1811158                       # number of writebacks
system.cpu2.icache.writebacks::total          1811158                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst       176517                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total       176517                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst       176517                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total       176517                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst       176517                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total       176517                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      1811181                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1811181                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      1811181                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1811181                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      1811181                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1811181                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  51958168111                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  51958168111                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  51958168111                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  51958168111                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  51958168111                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  51958168111                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.009435                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.009435                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.009435                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.009435                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.009435                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.009435                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 28687.452061                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 28687.452061                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 28687.452061                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 28687.452061                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 28687.452061                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 28687.452061                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements          646                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse    15.591417                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         7991                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          659                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    12.125948                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle 3236970439500                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus2.itb.walker    15.591417                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus2.itb.walker     0.974464                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.974464                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           13                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3           10                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023     0.812500                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        77111                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        77111                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.ReadReq_hits::switch_cpus2.itb.walker         7759                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         7759                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::switch_cpus2.itb.walker         7759                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         7759                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::switch_cpus2.itb.walker         7759                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         7759                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::switch_cpus2.itb.walker         1671                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total         1671                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::switch_cpus2.itb.walker         1671                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total         1671                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::switch_cpus2.itb.walker         1671                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total         1671                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::switch_cpus2.itb.walker     52225000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total     52225000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::switch_cpus2.itb.walker     52225000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total     52225000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::switch_cpus2.itb.walker     52225000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total     52225000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::switch_cpus2.itb.walker         9430                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total         9430                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::switch_cpus2.itb.walker         9430                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total         9430                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::switch_cpus2.itb.walker         9430                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total         9430                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::switch_cpus2.itb.walker     0.177200                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.177200                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::switch_cpus2.itb.walker     0.177200                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.177200                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::switch_cpus2.itb.walker     0.177200                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.177200                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 31253.740275                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 31253.740275                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::switch_cpus2.itb.walker 31253.740275                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 31253.740275                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::switch_cpus2.itb.walker 31253.740275                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 31253.740275                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.writebacks::writebacks          646                       # number of writebacks
system.cpu2.itb_walker_cache.writebacks::total          646                       # number of writebacks
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::switch_cpus2.itb.walker         1671                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total         1671                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::switch_cpus2.itb.walker         1671                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total         1671                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::switch_cpus2.itb.walker         1671                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total         1671                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker     48883000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total     48883000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::switch_cpus2.itb.walker     48883000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total     48883000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::switch_cpus2.itb.walker     48883000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total     48883000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.177200                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.177200                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.177200                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.177200                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.177200                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.177200                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 29253.740275                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 29253.740275                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 29253.740275                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total 29253.740275                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 29253.740275                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total 29253.740275                       # average overall mshr miss latency
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   504999549000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     953                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements           162216                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          981.871056                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          427685949                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           163235                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          2620.062787                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   981.871056                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.958858                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.958858                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1019                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          494                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          477                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        856742083                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       856742083                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    218331798                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      218331798                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    205080873                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     205080873                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data        33106                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        33106                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data      2095172                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      2095172                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data      2095597                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      2095597                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    423412671                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       423412671                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    423445777                       # number of overall hits
system.cpu3.dcache.overall_hits::total      423445777                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       205018                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       205018                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       389841                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       389841                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data        47855                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        47855                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         3808                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3808                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         2324                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2324                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       594859                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        594859                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       642714                       # number of overall misses
system.cpu3.dcache.overall_misses::total       642714                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  12868487500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  12868487500                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   8250893459                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   8250893459                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data    187470500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    187470500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     16111500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     16111500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  21119380959                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  21119380959                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  21119380959                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  21119380959                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    218536816                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    218536816                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    205470714                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    205470714                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data        80961                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        80961                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data      2098980                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      2098980                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data      2097921                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      2097921                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    424007530                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    424007530                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    424088491                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    424088491                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.000938                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000938                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.001897                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001897                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.591087                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.591087                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.001814                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.001814                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.001108                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001108                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.001403                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.001403                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.001516                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.001516                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 62767.598455                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 62767.598455                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 21164.765787                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 21164.765787                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 49230.698529                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 49230.698529                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6932.659208                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6932.659208                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 35503.171271                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 35503.171271                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 32859.687138                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 32859.687138                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         2314                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2890712                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          54462                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   128.555556                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    53.077595                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks       162216                       # number of writebacks
system.cpu3.dcache.writebacks::total           162216                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       128256                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       128256                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       325911                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       325911                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         2732                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         2732                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       454167                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       454167                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       454167                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       454167                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        76762                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        76762                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data        63930                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        63930                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data        34378                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        34378                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         1076                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1076                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         2324                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2324                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data       140692                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       140692                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data       175070                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       175070                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data          324                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total          324                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          326                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          326                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          650                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          650                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4577364000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4577364000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   1642863469                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1642863469                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data   3090266000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   3090266000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     63907500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     63907500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     13787500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     13787500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   6220227469                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6220227469                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   9310493469                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9310493469                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     23251000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     23251000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     23251000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     23251000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.000351                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000351                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000311                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000311                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.424624                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.424624                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.000513                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.000513                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.001108                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001108                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.000332                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000332                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.000413                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000413                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 59630.598473                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 59630.598473                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 25697.848725                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 25697.848725                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 89890.802257                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 89890.802257                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 59393.587361                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59393.587361                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  5932.659208                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5932.659208                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 44211.664267                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 44211.664267                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 53181.547204                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 53181.547204                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 71762.345679                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 71762.345679                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 35770.769231                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 35770.769231                       # average overall mshr uncacheable latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements         4664                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    15.942765                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs       979427                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs         4680                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs   209.279274                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus3.dtb.walker    15.942765                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus3.dtb.walker     0.996423                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.996423                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::0            3                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::1           10                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::2            3                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses      7883998                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses      7883998                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.ReadReq_hits::switch_cpus3.dtb.walker       977780                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total       977780                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::switch_cpus3.dtb.walker       977780                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total       977780                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::switch_cpus3.dtb.walker       977780                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total       977780                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::switch_cpus3.dtb.walker         6862                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total         6862                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::switch_cpus3.dtb.walker         6862                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total         6862                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::switch_cpus3.dtb.walker         6862                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total         6862                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::switch_cpus3.dtb.walker    335978500                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total    335978500                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::switch_cpus3.dtb.walker    335978500                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total    335978500                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::switch_cpus3.dtb.walker    335978500                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total    335978500                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::switch_cpus3.dtb.walker       984642                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total       984642                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::switch_cpus3.dtb.walker       984642                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total       984642                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::switch_cpus3.dtb.walker       984642                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total       984642                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.006969                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.006969                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::switch_cpus3.dtb.walker     0.006969                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.006969                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::switch_cpus3.dtb.walker     0.006969                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.006969                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 48962.183037                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 48962.183037                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::switch_cpus3.dtb.walker 48962.183037                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 48962.183037                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::switch_cpus3.dtb.walker 48962.183037                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 48962.183037                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.writebacks::writebacks         4664                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total         4664                       # number of writebacks
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus3.dtb.walker         6862                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total         6862                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::switch_cpus3.dtb.walker         6862                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total         6862                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::switch_cpus3.dtb.walker         6862                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total         6862                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker    322254500                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total    322254500                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus3.dtb.walker    322254500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total    322254500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus3.dtb.walker    322254500                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total    322254500                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.006969                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.006969                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.006969                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.006969                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.006969                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.006969                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 46962.183037                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 46962.183037                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 46962.183037                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 46962.183037                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 46962.183037                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 46962.183037                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements          5558105                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.999841                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          456999476                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          5558617                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            82.214601                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.999841                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          323                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        931005685                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       931005685                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    456979959                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      456979959                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    456979959                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       456979959                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    456979959                       # number of overall hits
system.cpu3.icache.overall_hits::total      456979959                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      5743829                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      5743829                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      5743829                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       5743829                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      5743829                       # number of overall misses
system.cpu3.icache.overall_misses::total      5743829                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst 113113146432                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 113113146432                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst 113113146432                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 113113146432                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst 113113146432                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 113113146432                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    462723788                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    462723788                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    462723788                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    462723788                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    462723788                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    462723788                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.012413                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.012413                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.012413                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.012413                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.012413                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.012413                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 19692.986409                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 19692.986409                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 19692.986409                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 19692.986409                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 19692.986409                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 19692.986409                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs      6126063                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs           348647                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    17.570961                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks      5558105                       # number of writebacks
system.cpu3.icache.writebacks::total          5558105                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst       185719                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       185719                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst       185719                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       185719                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst       185719                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       185719                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst      5558110                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      5558110                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst      5558110                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      5558110                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst      5558110                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      5558110                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst 102972894424                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 102972894424                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst 102972894424                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 102972894424                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst 102972894424                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 102972894424                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.012012                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.012012                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.012012                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.012012                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.012012                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.012012                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 18526.602465                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 18526.602465                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 18526.602465                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 18526.602465                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 18526.602465                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 18526.602465                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements          905                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse    15.120441                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs        19805                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs          918                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs    21.574074                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus3.itb.walker    15.120441                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus3.itb.walker     0.945028                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.945028                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           13                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::1            6                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses       177397                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses       177397                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.ReadReq_hits::switch_cpus3.itb.walker        19361                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total        19361                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::switch_cpus3.itb.walker        19361                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total        19361                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::switch_cpus3.itb.walker        19361                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total        19361                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::switch_cpus3.itb.walker         2501                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total         2501                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::switch_cpus3.itb.walker         2501                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total         2501                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::switch_cpus3.itb.walker         2501                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total         2501                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::switch_cpus3.itb.walker     92204500                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total     92204500                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::switch_cpus3.itb.walker     92204500                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total     92204500                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::switch_cpus3.itb.walker     92204500                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total     92204500                       # number of overall miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::switch_cpus3.itb.walker        21862                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total        21862                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::switch_cpus3.itb.walker        21862                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total        21862                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::switch_cpus3.itb.walker        21862                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total        21862                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::switch_cpus3.itb.walker     0.114399                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.114399                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::switch_cpus3.itb.walker     0.114399                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.114399                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::switch_cpus3.itb.walker     0.114399                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.114399                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 36867.053179                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total 36867.053179                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::switch_cpus3.itb.walker 36867.053179                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total 36867.053179                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::switch_cpus3.itb.walker 36867.053179                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total 36867.053179                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.writebacks::writebacks          905                       # number of writebacks
system.cpu3.itb_walker_cache.writebacks::total          905                       # number of writebacks
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::switch_cpus3.itb.walker         2501                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total         2501                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::switch_cpus3.itb.walker         2501                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total         2501                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::switch_cpus3.itb.walker         2501                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total         2501                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker     87202500                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total     87202500                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::switch_cpus3.itb.walker     87202500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total     87202500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::switch_cpus3.itb.walker     87202500                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total     87202500                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.114399                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.114399                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.114399                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.114399                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.114399                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.114399                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 34867.053179                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 34867.053179                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 34867.053179                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total 34867.053179                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 34867.053179                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total 34867.053179                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 4223                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4223                       # Transaction distribution
system.iobus.trans_dist::WriteReq              155074                       # Transaction distribution
system.iobus.trans_dist::WriteResp             155074                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio         3466                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        11752                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        15218                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       303376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       303376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  318594                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio         3466                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         6554                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10020                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      9645760                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      9645760                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  9655780                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3949070                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             9848630                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy           786396258                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            10720000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy           152800000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements               151667                       # number of replacements
system.iocache.tags.tagsinuse               15.993001                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               151683                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3236752607000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    15.993001                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.999563                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999563                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1365192                       # Number of tag accesses
system.iocache.tags.data_accesses             1365192                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::realview.ide         1112                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             1112                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::realview.ide       150576                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       150576                       # number of WriteLineReq misses
system.iocache.demand_misses::realview.ide       151688                       # number of demand (read+write) misses
system.iocache.demand_misses::total            151688                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide       151688                       # number of overall misses
system.iocache.overall_misses::total           151688                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide    126950272                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total    126950272                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::realview.ide  18096007986                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  18096007986                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::realview.ide  18222958258                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  18222958258                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide  18222958258                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  18222958258                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide         1112                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           1112                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide       150576                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       150576                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide       151688                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          151688                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide       151688                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         151688                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 114163.913669                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 114163.913669                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::realview.ide 120178.567541                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 120178.567541                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 120134.475094                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120134.475094                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 120134.475094                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120134.475094                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1856                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   80                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    23.200000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks          150555                       # number of writebacks
system.iocache.writebacks::total               150555                       # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ide         1112                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total         1112                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::realview.ide       150576                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       150576                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide       151688                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       151688                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide       151688                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       151688                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide     71350272                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     71350272                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::realview.ide  10558660451                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  10558660451                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide  10630010723                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  10630010723                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide  10630010723                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  10630010723                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 64163.913669                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 64163.913669                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 70121.801954                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 70121.801954                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 70078.125646                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 70078.125646                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 70078.125646                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 70078.125646                       # average overall mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued         53536591                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            54902308                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit              1192088                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                213                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4417732                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  11980124                       # number of replacements
system.l2.tags.tagsinuse                 31519.505007                       # Cycle average of tags in use
system.l2.tags.total_refs                    24450592                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12011828                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.035543                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31375.224754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   144.280253                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.957496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.004403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.961899                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           642                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            70                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30992                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          579                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1391                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        13145                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16239                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           63                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.019592                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.002136                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.945801                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 524211689                       # Number of tag accesses
system.l2.tags.data_accesses                524211689                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     11713414                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11713414                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     17965106                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         17965106                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   44                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       261004                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       103691                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data      6297036                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        47608                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6709339                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.dtb.walker      1335228                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.itb.walker          309                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       687640                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.dtb.walker         3199                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.itb.walker         1074                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst      1222157                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.dtb.walker         7601                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.itb.walker          401                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst      1416508                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.dtb.walker         1929                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.itb.walker          570                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst      5010219                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            9686835                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      7644424                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       123897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       208835                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data        43487                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8020643                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker      1335228                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker          309                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst       687640                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      7905428                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker         3199                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker         1074                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst      1222157                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       227588                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker         7601                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker          401                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      1416508                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      6505871                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker         1929                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker          570                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      5010219                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        91095                       # number of demand (read+write) hits
system.l2.demand_hits::total                 24416817                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker      1335228                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker          309                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst       687640                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      7905428                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker         3199                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker         1074                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst      1222157                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       227588                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker         7601                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker          401                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      1416508                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      6505871                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker         1929                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker          570                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      5010219                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        91095                       # number of overall hits
system.l2.overall_hits::total                24416817                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         3523                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         3391                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data       110743                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         3049                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             120706                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          533                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          345                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data         2480                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          319                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3677                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        40768                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        17343                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       581807                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        10773                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              650691                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.dtb.walker        84120                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.itb.walker          409                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       332698                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.dtb.walker         3594                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.itb.walker         1387                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst       232878                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.dtb.walker         7362                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.itb.walker          399                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst       394668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.dtb.walker         2500                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.itb.walker          647                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst       547889                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1608551                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      3662057                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data        68532                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       641724                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data        62365                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4434678                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker        84120                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker          409                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst       332698                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      3702825                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker         3594                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker         1387                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       232878                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        85875                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker         7362                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker          399                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       394668                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      1223531                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker         2500                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker          647                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       547889                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        73138                       # number of demand (read+write) misses
system.l2.demand_misses::total                6693920                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker        84120                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker          409                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst       332698                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      3702825                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker         3594                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker         1387                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       232878                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        85875                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker         7362                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker          399                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       394668                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      1223531                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker         2500                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker          647                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       547889                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        73138                       # number of overall misses
system.l2.overall_misses::total               6693920                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      3828500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      5803500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      5656000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      6462000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     21750000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      3268000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data      2240000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data     30734500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data      2035500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     38278000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data   5750252473                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   2120645988                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  99237468606                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data   1151205990                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  108259573057                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.dtb.walker   9839999000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.itb.walker     49906500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst  42938776485                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.dtb.walker    443464999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.itb.walker    169993000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst  27025622493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.dtb.walker    719600499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.itb.walker     40350000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst  40743569993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.dtb.walker    287035500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.itb.walker     74776500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst  64262864476                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 186595959445                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data 413393146399                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data   8408646455                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data  53318233998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data   7242957952                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 482362984804                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker   9839999000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker     49906500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst  42938776485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data 419143398872                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker    443464999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker    169993000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst  27025622493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  10529292443                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker    719600499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker     40350000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst  40743569993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 152555702604                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker    287035500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker     74776500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst  64262864476                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   8394163942                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     777218517306                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker   9839999000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker     49906500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst  42938776485                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data 419143398872                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker    443464999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker    169993000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst  27025622493                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  10529292443                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker    719600499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker     40350000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst  40743569993                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 152555702604                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker    287035500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker     74776500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst  64262864476                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   8394163942                       # number of overall miss cycles
system.l2.overall_miss_latency::total    777218517306                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     11713414                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11713414                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     17965106                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     17965106                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         3525                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         3409                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data       110753                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         3063                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           120750                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          533                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          345                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         2480                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          319                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3677                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       301772                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       121034                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      6878843                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        58381                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7360030                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.dtb.walker      1419348                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.itb.walker          718                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst      1020338                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.dtb.walker         6793                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.itb.walker         2461                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst      1455035                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.dtb.walker        14963                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.itb.walker          800                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst      1811176                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.dtb.walker         4429                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.itb.walker         1217                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst      5558108                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       11295386                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data     11306481                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       192429                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       850559                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       105852                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12455321                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker      1419348                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker          718                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst      1020338                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data     11608253                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker         6793                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker         2461                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      1455035                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       313463                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker        14963                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker          800                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      1811176                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      7729402                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker         4429                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker         1217                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      5558108                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       164233                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31110737                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker      1419348                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker          718                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst      1020338                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data     11608253                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker         6793                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker         2461                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      1455035                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       313463                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker        14963                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker          800                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      1811176                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      7729402                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker         4429                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker         1217                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      5558108                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       164233                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31110737                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.999433                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.994720                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.999910                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.995429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999636                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.135095                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.143290                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.084579                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.184529                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.088409                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.dtb.walker     0.059267                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.itb.walker     0.569638                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.326066                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.dtb.walker     0.529074                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.itb.walker     0.563592                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.160050                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.dtb.walker     0.492014                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.itb.walker     0.498750                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.217907                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.dtb.walker     0.564462                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.itb.walker     0.531635                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.098575                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.142408                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.323890                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.356142                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.754473                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.589172                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.356047                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.059267                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.569638                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.326066                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.318982                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.529074                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.563592                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.160050                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.273956                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.492014                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.498750                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.217907                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.158296                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.564462                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.531635                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.098575                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.445331                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.215164                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.059267                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.569638                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.326066                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.318982                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.529074                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.563592                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.160050                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.273956                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.492014                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.498750                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.217907                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.158296                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.564462                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.531635                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.098575                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.445331                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.215164                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1086.715867                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  1711.442052                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data    51.073206                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  2119.383404                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   180.189883                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  6131.332083                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  6492.753623                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 12392.943548                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  6380.877743                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 10410.116943                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 141048.186641                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 122276.768033                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 170567.677264                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 106860.297967                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 166376.318494                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.dtb.walker 116975.737042                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.itb.walker 122020.782396                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 129062.322241                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.dtb.walker 123390.372565                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.itb.walker 122561.643836                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 116050.560779                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.dtb.walker 97745.245721                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.itb.walker 101127.819549                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 103235.048175                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.dtb.walker 114814.200000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.itb.walker 115574.188563                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 117291.758871                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 116002.513719                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 112885.502983                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 122696.644706                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 83085.927904                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 116138.185713                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108770.689733                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 116975.737042                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 122020.782396                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 129062.322241                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 113195.573345                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 123390.372565                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 122561.643836                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 116050.560779                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 122611.847953                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 97745.245721                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 101127.819549                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 103235.048175                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 124684.787393                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 114814.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 115574.188563                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 117291.758871                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 114771.581695                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116108.127570                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 116975.737042                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 122020.782396                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 129062.322241                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 113195.573345                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 123390.372565                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 122561.643836                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 116050.560779                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 122611.847953                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 97745.245721                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 101127.819549                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 103235.048175                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 124684.787393                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 114814.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 115574.188563                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 117291.758871                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 114771.581695                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116108.127570                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             203346                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2168                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      93.794280                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     53522                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks              8428076                       # number of writebacks
system.l2.writebacks::total                   8428076                       # number of writebacks
system.l2.UpgradeReq_mshr_hits::switch_cpus1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::switch_cpus0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data         8098                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data         1695                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data       429520                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data         1413                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           440726                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.dtb.walker           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.inst         1432                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.dtb.walker           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.itb.walker           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.inst          660                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.dtb.walker            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.inst          508                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.dtb.walker           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.inst         1443                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          4100                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus0.data        41356                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus1.data         1000                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus2.data          685                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus3.data          563                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        43604                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.dtb.walker           20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst         1432                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data        49454                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.itb.walker           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          660                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data         2695                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.dtb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          508                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data       430205                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst         1443                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         1976                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              488430                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.dtb.walker           20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst         1432                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data        49454                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.itb.walker           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          660                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data         2695                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.dtb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          508                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data       430205                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst         1443                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         1976                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             488430                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher      7349994                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7349994                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         3523                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         3390                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data       110743                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         3049                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        120705                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          532                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          345                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data         2480                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          319                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3676                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data        32670                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        15648                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       152287                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         9360                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         209965                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.dtb.walker        84100                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.itb.walker          409                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst       331266                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.dtb.walker         3584                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.itb.walker         1375                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst       232218                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.dtb.walker         7357                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.itb.walker          399                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst       394160                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.dtb.walker         2490                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.itb.walker          647                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst       546446                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1604451                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data      3620701                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data        67532                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data       641039                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data        61802                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4391074                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker        84100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker          409                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst       331266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data      3653371                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker         3584                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker         1375                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst       232218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        83180                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker         7357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker          399                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst       394160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       793326                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker         2490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker          647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst       546446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        71162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6205490                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher      7349994                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker        84100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker          409                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst       331266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data      3653371                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker         3584                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker         1375                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst       232218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        83180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker         7357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker          399                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst       394160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       793326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker         2490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker          647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst       546446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        71162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13555484                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data         3244                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus1.data          537                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          368                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data          324                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         4473                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         4086                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          596                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          387                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          326                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         5395                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         7330                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data         1133                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          755                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          650                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         9868                       # number of overall MSHR uncacheable misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher 1203359327030                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1203359327030                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     58740500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     57245500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data   1873121000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     50917500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2040024500                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      8514000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      5574500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data     39748000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      5119000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     58955500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data   4214763035                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   1776209028                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  16675751527                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    922691515                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23589415105                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.dtb.walker   9333850129                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.itb.walker     47452500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst  40792085908                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.dtb.walker    421496004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.itb.walker    160858003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst  25577826587                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.dtb.walker    675180500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.itb.walker     37955501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst  38337093752                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.dtb.walker    271692003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.itb.walker     70894500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst  60818199444                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 176544584831                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data 388178831809                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data   7910905632                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data  49417061106                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data   6821766094                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 452328564641                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker   9333850129                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker     47452500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst  40792085908                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data 392393594844                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker    421496004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker    160858003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst  25577826587                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   9687114660                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker    675180500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker     37955501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst  38337093752                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  66092812633                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker    271692003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker     70894500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst  60818199444                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   7744457609                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 652462564577                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher 1203359327030                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker   9333850129                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker     47452500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst  40792085908                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data 392393594844                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker    421496004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker    160858003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst  25577826587                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   9687114660                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker    675180500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker     37955501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst  38337093752                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  66092812633                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker    271692003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker     70894500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst  60818199444                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   7744457609                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1855821891607                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    428139009                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     50102503                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     28602000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     20448000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    527291512                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    428139009                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     50102503                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     28602000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     20448000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    527291512                       # number of overall MSHR uncacheable cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.999433                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.994427                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.999910                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.995429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999627                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.998124                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999728                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.108261                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.129286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.022138                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.160326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.028528                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.059253                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.itb.walker     0.569638                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.324663                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.527602                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.itb.walker     0.558716                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.159596                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.491679                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.itb.walker     0.498750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.217627                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.562204                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.itb.walker     0.531635                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst     0.098315                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.142045                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.320232                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.350945                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.753668                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.583853                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.352546                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.059253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.569638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.324663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.314722                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.527602                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.558716                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.159596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.265358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.491679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.498750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.217627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.102637                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.562204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.531635                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.098315                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.433299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.199465                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.059253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.569638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.324663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.314722                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.527602                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.558716                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.159596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.265358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.491679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.498750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.217627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.102637                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.562204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.531635                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.098315                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.433299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.435717                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 163722.491070                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 163722.491070                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 16673.431734                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 16886.578171                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 16914.125498                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 16699.737619                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16900.911313                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 16003.759398                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 16157.971014                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 16027.419355                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 16047.021944                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 16037.948857                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 129010.193909                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 113510.290644                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 109502.134306                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 98578.153312                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 112349.272998                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 110985.138276                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 116020.782396                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 123139.971829                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 117604.911830                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 116987.638545                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 110145.753503                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 91773.888813                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 95126.568922                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 97262.770834                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 109113.254217                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 109574.188563                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 111297.730140                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 110034.263951                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 107210.960477                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 117143.067464                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 77089.008790                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 110380.992427                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103010.918204                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 110985.138276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 116020.782396                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 123139.971829                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107405.898510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 117604.911830                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 116987.638545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 110145.753503                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 116459.661698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 91773.888813                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 95126.568922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 97262.770834                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 83311.038127                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 109113.254217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 109574.188563                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 111297.730140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 108828.554692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105142.795263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 163722.491070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 110985.138276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 116020.782396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 123139.971829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107405.898510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 117604.911830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 116987.638545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 110145.753503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 116459.661698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 91773.888813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 95126.568922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 97262.770834                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 83311.038127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 109113.254217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 109574.188563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 111297.730140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 108828.554692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 136905.616325                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 131978.732737                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 93300.750466                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 77722.826087                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 63111.111111                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 117883.190700                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 58409.141746                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 44221.097087                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 37883.443709                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 31458.461538                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 53434.486421                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests      25872460                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     13721843                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests         1558                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                4473                       # Transaction distribution
system.membus.trans_dist::ReadResp           13234536                       # Transaction distribution
system.membus.trans_dist::WriteReq               5395                       # Transaction distribution
system.membus.trans_dist::WriteResp              5395                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8578630                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3553160                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           138723                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          16283                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            203667                       # Transaction distribution
system.membus.trans_dist::ReadExResp           203191                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13230063                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        150576                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       303355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       303355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        15218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         4518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     38999439                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     39019175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               39322530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      9635520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      9635520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        10020                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         9036                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1399025088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1399044144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1408679664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            25831                       # Total snoops (count)
system.membus.snoopTraffic                      99968                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13749180                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000601                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024506                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13740918     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    8262      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            13749180                       # Request fanout histogram
system.membus.reqLayer0.occupancy            13967300                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3842908                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy         66097705892                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization              13.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            6066697                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        71032113469                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             14.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.realview.ide.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.branchPred.lookups      141003214                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted    112146259                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      6389782                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     82745278                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       65846594                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    79.577464                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        6631124                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect       314875                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      3184806                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      3123331                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        61475                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted        19338                       # Number of mispredicted indirect branches.
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.walks         20483408                       # Table walker walks requested
system.switch_cpus0.dtb.walker.walksShort     20483408                       # Table walker walks initiated with short descriptors
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level1        14633                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level2     10715298                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksSquashedBefore      9753477                       # Table walks squashed before starting
system.switch_cpus0.dtb.walker.walkWaitTime::samples     10729931                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::mean  4534.061962                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::stdev 13284.329292                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::0-65535     10652425     99.28%     99.28% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::65536-131071        60422      0.56%     99.84% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::131072-196607         7461      0.07%     99.91% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::196608-262143         4448      0.04%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::262144-327679         2681      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::327680-393215         1366      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::393216-458751          569      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::458752-524287          283      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::524288-589823          163      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::589824-655359           61      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::655360-720895           27      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::720896-786431           12      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::786432-851967            7      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::851968-917503            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::917504-983039            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::983040-1.04858e+06            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::total     10729931                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::samples     19828949                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::mean 10909.193952                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::gmean  7735.909143                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::stdev 19292.061954                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::0-131071     19748200     99.59%     99.59% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::131072-262143        57564      0.29%     99.88% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::262144-393215        17050      0.09%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::393216-524287         4297      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::524288-655359         1388      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::655360-786431          351      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::786432-917503           67      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::917504-1.04858e+06           28      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::1.04858e+06-1.17965e+06            4      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::total     19828949                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walksPending::samples 504156216000                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::mean     0.756622                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::stdev     1.065593                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::0-1 460128404000     91.27%     91.27% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::2-3  26665968500      5.29%     96.56% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::4-5  14002192500      2.78%     99.33% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::6-7   2863602500      0.57%     99.90% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::8-9    191507000      0.04%     99.94% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::10-11    144652500      0.03%     99.97% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::12-13     56873500      0.01%     99.98% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::14-15     85941000      0.02%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::16-17     15441500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::18-19       321000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::20-21      1100000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::22-23       212000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::total 504156216000                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walkPageSizes::4K     10643256     99.87%     99.87% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::1M        14285      0.13%    100.00% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::total     10657541                       # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data     20483408                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total     20483408                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data     10657541                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total     10657541                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total     31140949                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits           124880015                       # DTB read hits
system.switch_cpus0.dtb.read_misses          20309536                       # DTB read misses
system.switch_cpus0.dtb.write_hits           49996820                       # DTB write hits
system.switch_cpus0.dtb.write_misses           173872                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                 149                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva            2321                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid        14649                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries            9408                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults              191                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults          7603                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults              986                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses       145189551                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses       50170692                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                174876835                       # DTB hits
system.switch_cpus0.dtb.misses               20483408                       # DTB misses
system.switch_cpus0.dtb.accesses            195360243                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.walks            49529                       # Table walker walks requested
system.switch_cpus0.itb.walker.walksShort        49529                       # Table walker walks initiated with short descriptors
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level1          655                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level2        48118                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksSquashedBefore          756                       # Table walks squashed before starting
system.switch_cpus0.itb.walker.walkWaitTime::samples        48773                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::mean   215.826379                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::stdev  6650.022482                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::0-32767        48700     99.85%     99.85% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::32768-65535           15      0.03%     99.88% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::65536-98303           25      0.05%     99.93% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::98304-131071            7      0.01%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::131072-163839            6      0.01%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::163840-196607            5      0.01%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::196608-229375            3      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::229376-262143            2      0.00%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::262144-294911            1      0.00%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::294912-327679            6      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::425984-458751            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::458752-491519            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::491520-524287            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::total        48773                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkCompletionTime::samples         4039                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::mean 13724.312949                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::gmean  6917.421290                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::stdev 36887.407744                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::0-65535         3815     94.45%     94.45% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::65536-131071          163      4.04%     98.49% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::131072-196607           34      0.84%     99.33% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::196608-262143            7      0.17%     99.50% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::262144-327679           10      0.25%     99.75% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::327680-393215            6      0.15%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::393216-458751            2      0.05%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::458752-524287            1      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::851968-917503            1      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::total         4039                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walksPending::samples  31585946940                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::mean     0.845215                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::stdev     0.361950                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::0   4891848612     15.49%     15.49% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::1  26691337828     84.50%     99.99% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::2      2727000      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::3        25000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::4         8500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::total  31585946940                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walkPageSizes::4K         2742     83.52%     83.52% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::1M          541     16.48%    100.00% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::total         3283                       # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst        49529                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total        49529                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst         3283                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total         3283                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total        52812                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.inst_hits           219684880                       # ITB inst hits
system.switch_cpus0.itb.inst_misses             49529                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                 149                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva            2321                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid        14649                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries            2750                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults            13727                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses       219734409                       # ITB inst accesses
system.switch_cpus0.itb.hits                219684880                       # DTB hits
system.switch_cpus0.itb.misses                  49529                       # DTB misses
system.switch_cpus0.itb.accesses            219734409                       # DTB accesses
system.switch_cpus0.numPwrStateTransitions          844                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          422                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 1015565.763033                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 7993898.381182                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows          252     59.72%     59.72% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          170     40.28%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    140301000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          422                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 504025268747                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED    428568752                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles              1007708485                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     28232306                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             670032194                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          141003214                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     75601049                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            904395437                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       13367088                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles            465086                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles       101597                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles       764493                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles       353060                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles       106628                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        219670099                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       205408                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes           1801                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    941102151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.763083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.154820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       597251218     63.46%     63.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       137736527     14.64%     78.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        37940902      4.03%     82.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3       168173504     17.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    941102151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.139925                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.664907                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        46395437                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    619054100                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        245573822                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     23827565                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       6251227                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     18017998                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred       433302                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     612646649                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts     20684552                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       6251227                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        74050004                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles      557904018                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles     22257382                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        238923568                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     41715952                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     587462598                       # Number of instructions processed by rename
system.switch_cpus0.rename.SquashedInsts      9733041                       # Number of squashed instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents     19662608                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       5295143                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       2024468                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      10591882                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    646927306                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   2612575190                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    633700845                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         3869                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    513088534                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       133838744                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       641480                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       597525                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         52463852                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    135548815                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     56346801                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      2478256                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1901353                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         576943120                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       880943                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        557980470                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued      5136211                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    106931927                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    234410289                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        26577                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    941102151                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.592901                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.970643                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    633181748     67.28%     67.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    130709059     13.89%     81.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    111206187     11.82%     92.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     59161676      6.29%     99.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6843396      0.73%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5           85      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    941102151                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       52491645     43.25%     43.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult         83132      0.07%     43.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     43.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     43.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     43.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     43.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     43.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     43.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     43.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     43.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     43.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     43.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     43.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     43.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     43.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     43.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     43.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     43.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     43.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     43.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     43.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     43.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     43.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     43.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     43.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     43.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     43.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     43.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      46175368     38.05%     81.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     22613739     18.63%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass           80      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    352562708     63.19%     63.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1114595      0.20%     63.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          447      0.00%     63.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    149648135     26.82%     90.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     54654505      9.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     557980470                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.553712                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt          121363884                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.217506                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   2183548430                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    684763843                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    520141625                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads        14756                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         5454                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         4112                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     679334838                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           9436                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      3281603                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     26637756                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        25409                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        13610                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      6216516                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads       758735                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      1303630                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       6251227                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles      232140917                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      3898072                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    577859318                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    135548815                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     56346801                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       367166                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents       1294403                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents      1744395                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        13610                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      3625985                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      2960530                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      6586515                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    527456141                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    125144646                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts     10041513                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                35255                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           178207177                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches       100976350                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          53062531                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.523421                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             520820848                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            520145737                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        308557638                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        507950193                       # num instructions consuming a value
system.switch_cpus0.iew.wb_rate              0.516167                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.607456                       # average fanout of values written-back
system.switch_cpus0.commit.commitSquashedInsts     96265406                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       854366                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      5957465                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    925428242                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.508856                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.355385                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    728332578     78.70%     78.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    100752688     10.89%     89.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     37410448      4.04%     93.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     15944205      1.72%     95.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     16419404      1.77%     97.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      5447986      0.59%     97.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      5441627      0.59%     98.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      3498428      0.38%     98.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     12180878      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    925428242                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    437981323                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     470909527                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             159041344                       # Number of memory references committed
system.switch_cpus0.commit.loads            108911059                       # Number of loads committed
system.switch_cpus0.commit.membars             478484                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          92435216                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              4112                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        388604315                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      4174343                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    310755322     65.99%     65.99% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      1112414      0.24%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc          447      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    108911059     23.13%     89.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     50130285     10.65%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    470909527                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     12180878                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads          1477069499                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         1150017990                       # The number of ROB writes
system.switch_cpus0.timesIdled                 330071                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               66606334                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              856967                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          437963915                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            470892119                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.300894                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.300894                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.434614                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.434614                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       570818718                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      288203742                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             3073                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            1616                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads       1996681914                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       277210367                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads     1780551555                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        626009                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      233590022                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted    171122610                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect     12900803                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups    123068988                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       97319871                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    79.077494                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS       30210935                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect      4154519                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2209195                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2000696                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       208499                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted       248549                       # Number of mispredicted indirect branches.
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.walks           102932                       # Table walker walks requested
system.switch_cpus1.dtb.walker.walksShort       102932                       # Table walker walks initiated with short descriptors
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level1         7624                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level2        57568                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksSquashedBefore        37740                       # Table walks squashed before starting
system.switch_cpus1.dtb.walker.walkWaitTime::samples        65192                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::mean   777.748804                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::stdev  9514.710575                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::0-32767        64894     99.54%     99.54% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::32768-65535           46      0.07%     99.61% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::65536-98303          130      0.20%     99.81% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::98304-131071           52      0.08%     99.89% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::131072-163839           21      0.03%     99.92% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::163840-196607           14      0.02%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::196608-229375           10      0.02%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::229376-262143            7      0.01%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::262144-294911            5      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::294912-327679            1      0.00%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::327680-360447            2      0.00%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::360448-393215            4      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::393216-425983            4      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::425984-458751            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::total        65192                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::samples        32599                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::mean 29747.691647                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::gmean 10139.154614                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::stdev 61892.003831                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::0-65535        27061     83.01%     83.01% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::65536-131071         3807     11.68%     94.69% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::131072-196607          868      2.66%     97.35% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::196608-262143          369      1.13%     98.48% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::262144-327679          193      0.59%     99.08% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::327680-393215          150      0.46%     99.54% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::393216-458751           68      0.21%     99.75% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::458752-524287           33      0.10%     99.85% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::524288-589823           11      0.03%     99.88% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::589824-655359           35      0.11%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::655360-720895            2      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::786432-851967            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::983040-1.04858e+06            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::total        32599                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walksPending::samples 371211823824                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::mean     0.780564                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::stdev     0.426924                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::0-1 371073523324     99.96%     99.96% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::2-3     81858500      0.02%     99.98% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::4-5     28322000      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::6-7      8761500      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::8-9      5472000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::10-11      1233500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::12-13      1941500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::14-15     10584500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::16-17       103500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::18-19        23500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::total 371211823824                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walkPageSizes::4K        13865     78.11%     78.11% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::1M         3885     21.89%    100.00% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::total        17750                       # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data       102932                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total       102932                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data        17750                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total        17750                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total       120682                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits           110018795                       # DTB read hits
system.switch_cpus1.dtb.read_misses             80328                       # DTB read misses
system.switch_cpus1.dtb.write_hits           99460297                       # DTB write hits
system.switch_cpus1.dtb.write_misses            22604                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                 149                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva            2321                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid        14649                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries            6877                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults             5484                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults          1062                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults             1247                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses       110099123                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses       99482901                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                209479092                       # DTB hits
system.switch_cpus1.dtb.misses                 102932                       # DTB misses
system.switch_cpus1.dtb.accesses            209582024                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.walks            16215                       # Table walker walks requested
system.switch_cpus1.itb.walker.walksShort        16215                       # Table walker walks initiated with short descriptors
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level1          902                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level2        13658                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksSquashedBefore         1655                       # Table walks squashed before starting
system.switch_cpus1.itb.walker.walkWaitTime::samples        14560                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::mean   875.103022                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::stdev 11840.613385                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::0-32767        14464     99.34%     99.34% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::32768-65535           17      0.12%     99.46% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::65536-98303           44      0.30%     99.76% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::98304-131071           11      0.08%     99.84% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::131072-163839            5      0.03%     99.87% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::163840-196607            4      0.03%     99.90% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::196608-229375            8      0.05%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::262144-294911            2      0.01%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::294912-327679            1      0.01%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::327680-360447            1      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::393216-425983            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::425984-458751            2      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::total        14560                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkCompletionTime::samples         9352                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::mean 24070.840462                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::gmean  9447.965254                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::stdev 55361.726772                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::0-65535         8195     87.63%     87.63% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::65536-131071          813      8.69%     96.32% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::131072-196607          137      1.46%     97.79% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::196608-262143           88      0.94%     98.73% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::262144-327679           46      0.49%     99.22% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::327680-393215           33      0.35%     99.57% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::393216-458751           21      0.22%     99.80% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::458752-524287           11      0.12%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::524288-589823            3      0.03%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::589824-655359            3      0.03%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::655360-720895            1      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::720896-786431            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::total         9352                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walksPending::samples  83404816492                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::mean     0.916654                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::stdev     0.276706                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::0   6957260316      8.34%      8.34% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::1  76442528676     91.65%     99.99% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::2      4499000      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::3       443000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::4        16000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::5         6500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::6        63000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::total  83404816492                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walkPageSizes::4K         7115     92.44%     92.44% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::1M          582      7.56%    100.00% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::total         7697                       # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst        16215                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total        16215                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst         7697                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total         7697                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total        23912                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.inst_hits           495766661                       # ITB inst hits
system.switch_cpus1.itb.inst_misses             16215                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                 149                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva            2321                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid        14649                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries            5025                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults             3282                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses       495782876                       # ITB inst accesses
system.switch_cpus1.itb.hits                495766661                       # DTB hits
system.switch_cpus1.itb.misses                  16215                       # DTB misses
system.switch_cpus1.itb.accesses            495782876                       # DTB accesses
system.switch_cpus1.numPwrStateTransitions          780                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          391                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 13769344.560102                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 53485809.750316                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::underflows          222     56.78%     56.78% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          169     43.22%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    451933500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          391                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 499194710777                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED   5383813723                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles               998390918                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     37409576                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            1578771608                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          233590022                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches    129531502                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            908579284                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       26473882                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles            268291                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles       153633                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       190007                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles       576887                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles       179911                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        495760700                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       379746                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes           6133                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    960594530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.871755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.102992                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       105075283     10.94%     10.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1       338594414     35.25%     46.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        91371244      9.51%     55.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3       425553589     44.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    960594530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.233966                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.581316                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        87735144                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    132447512                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        672553606                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     55077118                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles      12781150                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     36587700                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred       463914                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    1660087998                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts     54728995                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles      12781150                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       154865144                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       29493055                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     29027692                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        660069242                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     74358247                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts    1609759524                       # Number of instructions processed by rename
system.switch_cpus1.rename.SquashedInsts     23475130                       # Number of squashed instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      7608770                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      41601707                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         93279                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       3923330                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   2369133709                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   7704722929                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   2374607839                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups         7496                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps   1956819405                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       412314304                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      1599233                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       629338                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        114496619                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    128871413                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    109876568                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads      3711032                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     30899832                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded        1583974790                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded      1014326                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued       1431409754                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued     21689362                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    250635264                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    821188499                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        40096                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    960594530                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.490129                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     0.975384                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    193173393     20.11%     20.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    237670914     24.74%     44.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    405006772     42.16%     87.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    115256689     12.00%     99.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9478581      0.99%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         8181      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    960594530                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu      271638224     77.94%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult          9069      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      46080410     13.22%     91.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     30811285      8.84%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass          136      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1187828683     82.98%     82.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     17861761      1.25%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc      1126529      0.08%     84.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    122857363      8.58%     92.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    101735282      7.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    1431409754                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.433717                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt          348538988                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.243494                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   4193614893                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   1835636166                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   1411134319                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads        27495                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes         9876                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses         8256                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    1779931073                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses          17533                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      1367339                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     21661235                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         3440                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        21759                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores     11085277                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads      5068639                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        98010                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles      12781150                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       22047125                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       235287                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts   1585050665                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    128871413                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts    109876568                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       567738                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7526                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents       217610                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        21759                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      8950290                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      4155968                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts     13106258                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts   1420118504                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    119394478                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts     11191338                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                61549                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           219797312                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       179769317                       # Number of branches executed
system.switch_cpus1.iew.exec_stores         100402834                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.422407                       # Inst execution rate
system.switch_cpus1.iew.wb_sent            1412042855                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count           1411142575                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        988527337                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       2575767229                       # num instructions consuming a value
system.switch_cpus1.iew.wb_rate              1.413417                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.383780                       # average fanout of values written-back
system.switch_cpus1.commit.commitSquashedInsts    224630466                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls       974230                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts     12445012                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    926630989                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.440055                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.537756                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    257124171     27.75%     27.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    318975564     34.42%     62.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    219306644     23.67%     85.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     60214001      6.50%     92.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     25108007      2.71%     95.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     14122958      1.52%     96.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     11353318      1.23%     97.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      6408440      0.69%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     14017886      1.51%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    926630989                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts   1176356106                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    1334399749                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             206001469                       # Number of memory references committed
system.switch_cpus1.commit.loads            107210178                       # Number of loads committed
system.switch_cpus1.commit.membars             409218                       # Number of memory barriers committed
system.switch_cpus1.commit.branches         173194853                       # Number of branches committed
system.switch_cpus1.commit.fp_insts              8256                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts       1220068103                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls     31138368                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1111109113     83.27%     83.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     16162672      1.21%     84.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc      1126495      0.08%     84.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     84.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    107210178      8.03%     92.60% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     98791291      7.40%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   1334399749                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     14017886                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          2470288356                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         3151836795                       # The number of ROB writes
system.switch_cpus1.timesIdled                 242646                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               37796388                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            10322045                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts         1176310209                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           1334353852                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.848748                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.848748                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.178206                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.178206                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      1935541824                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     1114710468                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads             5769                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            2960                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads       4644803050                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       939135221                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads     1887651944                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        782958                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      108083066                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     70267118                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      3986709                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     68493909                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       45281459                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    66.110198                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS       12355680                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect      3174631                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      8940322                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      5475873                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses      3464449                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted       124529                       # Number of mispredicted indirect branches.
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.walks          3661312                       # Table walker walks requested
system.switch_cpus2.dtb.walker.walksShort      3661312                       # Table walker walks initiated with short descriptors
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level1         8155                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level2       494946                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksSquashedBefore      3158211                       # Table walks squashed before starting
system.switch_cpus2.dtb.walker.walkWaitTime::samples       503101                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::mean  3762.924343                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::stdev  9033.612532                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::0-65535       501227     99.63%     99.63% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::65536-131071         1586      0.32%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::131072-196607          127      0.03%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::196608-262143           78      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::262144-327679           43      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::327680-393215           28      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::393216-458751            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::458752-524287            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::524288-589823            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::total       503101                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::samples      1965957                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::mean  7863.406219                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::gmean  7132.932441                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::stdev  9831.847968                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::0-65535      1952324     99.31%     99.31% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::65536-131071        11576      0.59%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::131072-196607         1221      0.06%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::196608-262143          517      0.03%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::262144-327679          132      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::327680-393215          101      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::393216-458751           43      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::458752-524287           27      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::524288-589823            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::589824-655359           13      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::655360-720895            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::total      1965957                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walksPending::samples 461418383040                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::mean     0.348627                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::stdev     1.032267                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::0-1 457929303040     99.24%     99.24% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::2-3    379356500      0.08%     99.33% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::4-5    345041000      0.07%     99.40% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::6-7    353987000      0.08%     99.48% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::8-9    341831000      0.07%     99.55% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::10-11    432188500      0.09%     99.65% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::12-13    293191000      0.06%     99.71% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::14-15   1341329000      0.29%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::16-17      2129500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::18-19        26500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::total 461418383040                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walkPageSizes::4K       165995     96.91%     96.91% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::1M         5284      3.09%    100.00% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::total       171279                       # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data      3661312                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total      3661312                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data       171279                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total       171279                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total      3832591                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits            66815233                       # DTB read hits
system.switch_cpus2.dtb.read_misses             75922                       # DTB read misses
system.switch_cpus2.dtb.write_hits          213515491                       # DTB write hits
system.switch_cpus2.dtb.write_misses          3585390                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                 149                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva            2321                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid        14649                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries           21961                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults              176                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults          1676                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults              757                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses        66891155                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses      217100881                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                280330724                       # DTB hits
system.switch_cpus2.dtb.misses                3661312                       # DTB misses
system.switch_cpus2.dtb.accesses            283992036                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.walks             5854                       # Table walker walks requested
system.switch_cpus2.itb.walker.walksShort         5854                       # Table walker walks initiated with short descriptors
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level1          772                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level2         4329                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksSquashedBefore          753                       # Table walks squashed before starting
system.switch_cpus2.itb.walker.walkWaitTime::samples         5101                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::mean  1058.811998                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::stdev 10475.043698                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::0-16383         5041     98.82%     98.82% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::16384-32767            9      0.18%     99.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::32768-49151            4      0.08%     99.08% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::49152-65535           10      0.20%     99.27% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::65536-81919           16      0.31%     99.59% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::81920-98303            5      0.10%     99.69% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::98304-114687            3      0.06%     99.75% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::114688-131071            3      0.06%     99.80% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::131072-147455            2      0.04%     99.84% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::147456-163839            1      0.02%     99.86% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::163840-180223            3      0.06%     99.92% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::180224-196607            1      0.02%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::196608-212991            3      0.06%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::total         5101                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkCompletionTime::samples         3963                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::mean 16401.085037                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::gmean  7532.221374                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::stdev 36791.366864                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::0-65535         3642     91.90%     91.90% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::65536-131071          222      5.60%     97.50% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::131072-196607           68      1.72%     99.22% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::196608-262143           21      0.53%     99.75% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::262144-327679            6      0.15%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::327680-393215            3      0.08%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::524288-589823            1      0.03%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::total         3963                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walksPending::samples  13082930552                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::mean     0.843868                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::stdev     0.363949                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::0   2046136468     15.64%     15.64% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::1  11034060584     84.34%     99.98% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::2      2276500      0.02%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::3       275500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::4       119000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::5        30000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::6        32500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::total  13082930552                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walkPageSizes::4K         2537     79.03%     79.03% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::1M          673     20.97%    100.00% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::total         3210                       # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst         5854                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total         5854                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst         3210                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total         3210                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total         9064                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.inst_hits           191979118                       # ITB inst hits
system.switch_cpus2.itb.inst_misses              5854                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                 149                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva            2321                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid        14649                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries            2988                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults            11448                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses       191984972                       # ITB inst accesses
system.switch_cpus2.itb.hits                191979118                       # DTB hits
system.switch_cpus2.itb.misses                   5854                       # DTB misses
system.switch_cpus2.itb.accesses            191984972                       # DTB accesses
system.switch_cpus2.numPwrStateTransitions          771                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          386                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 11091296.860104                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 51239863.813174                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::underflows          244     63.21%     63.21% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          142     36.79%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    416229000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          386                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 500216058412                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   4281240588                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles              1000432556                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     44165961                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             583115722                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          108083066                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     63113012                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            892054579                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10465524                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles             69185                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        66065                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       346691                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       286616                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles        81372                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        191966683                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       284495                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes           1561                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    942303231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.811432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.189785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       589441527     62.55%     62.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1       124221523     13.18%     75.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        45527420      4.83%     80.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3       183112761     19.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    942303231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.108036                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.582864                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        74691668                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    613165907                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        189534633                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     59876559                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       5034464                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     12319774                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       199854                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     610946586                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts     14354252                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       5034464                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       116695481                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       88672115                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles    184610338                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        207227178                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles    340063655                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     597596559                       # Number of instructions processed by rename
system.switch_cpus2.rename.SquashedInsts      1132009                       # Number of squashed instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      4335713                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         52674                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         21582                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     310625010                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    455926588                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   3033462640                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    864050518                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         7360                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    420426063                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        35500476                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      7355842                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts      6532270                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        123289859                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     73348369                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    218599126                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     13087612                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3663468                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         573589552                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded     14483252                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        579888097                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued      2410134                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     23184079                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     74270065                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       279454                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    942303231                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.615394                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.875129                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    562458082     59.69%     59.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    226019990     23.99%     83.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    110663527     11.74%     95.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     40105969      4.26%     99.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      3055169      0.32%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5          494      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    942303231                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       35738248     16.02%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            10      0.00%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     16.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      20649309      9.26%     25.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite    166635076     74.72%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          343      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    292605772     50.46%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        21911      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          786      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            1      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     68085895     11.74%     62.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    219173389     37.80%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     579888097                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.579637                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt          223022643                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.384596                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   2327487323                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    611360759                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    570398110                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        24876                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         8758                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         7616                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     802894228                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses          16169                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      3011524                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7118992                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        73051                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation       112672                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      4589093                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads       358753                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked      6845861                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       5034464                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1593086                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        74951                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    588244605                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     73348369                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts    218599126                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      6468032                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          8432                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        55111                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents       112672                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      3511713                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       292527                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      3804240                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    571905134                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     67565973                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      4321810                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               171801                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           282811266                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        75931340                       # Number of branches executed
system.switch_cpus2.iew.exec_stores         215245293                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.571658                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             571205193                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            570405726                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        205928760                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        376326961                       # num instructions consuming a value
system.switch_cpus2.iew.wb_rate              0.570159                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.547207                       # average fanout of values written-back
system.switch_cpus2.commit.commitSquashedInsts     13128524                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls     14203798                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      3788411                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    936332363                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.603463                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.191291                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    603917159     64.50%     64.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    231113476     24.68%     89.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     49970384      5.34%     94.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     20453124      2.18%     96.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     14005667      1.50%     98.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      3515619      0.38%     98.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2663443      0.28%     98.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      2501409      0.27%     99.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      8192082      0.87%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    936332363                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    414308805                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     565041556                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             280239407                       # Number of memory references committed
system.switch_cpus2.commit.loads             66229374                       # Number of loads committed
system.switch_cpus2.commit.membars            7599655                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          75251017                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              7616                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        503101733                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      7031883                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    284779914     50.40%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        21451      0.00%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc          784      0.00%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     66229374     11.72%     62.12% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    214010033     37.88%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    565041556                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      8192082                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          1498549822                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         1162095781                       # The number of ROB writes
system.switch_cpus2.timesIdled                 405792                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               58129325                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             8562339                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          414155941                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            564888692                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      2.415594                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.415594                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.413977                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.413977                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       796342974                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      251922328                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             6461                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            1616                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads       1937526090                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       163745869                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads     1841392294                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes      11360691                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      294907959                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted    203829451                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect     11989683                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups    199523443                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits      128842166                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    64.574951                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS       31534557                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect      5298971                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups     19178788                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits     15717949                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses      3460839                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted       569666                       # Number of mispredicted indirect branches.
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.walks           784817                       # Table walker walks requested
system.switch_cpus3.dtb.walker.walksShort       784817                       # Table walker walks initiated with short descriptors
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level1       114164                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level2       435239                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksSquashedBefore       235414                       # Table walks squashed before starting
system.switch_cpus3.dtb.walker.walkWaitTime::samples       549403                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::mean   138.721485                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::stdev  5311.169821                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::0-65535       549042     99.93%     99.93% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::65536-131071          190      0.03%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::131072-196607           78      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::196608-262143           34      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::262144-327679           22      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::327680-393215           15      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::393216-458751           13      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::458752-524287            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::524288-589823            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::589824-655359            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::655360-720895            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::720896-786431            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::total       549403                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::samples        24165                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::mean 36223.794744                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::gmean 11135.841624                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::stdev 73532.999955                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::0-65535        19087     78.99%     78.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::65536-131071         3439     14.23%     93.22% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::131072-196607          760      3.15%     96.36% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::196608-262143          321      1.33%     97.69% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::262144-327679          260      1.08%     98.77% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::327680-393215           93      0.38%     99.15% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::393216-458751          108      0.45%     99.60% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::458752-524287           13      0.05%     99.65% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::524288-589823           52      0.22%     99.87% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::589824-655359            5      0.02%     99.89% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::655360-720895            2      0.01%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::720896-786431           13      0.05%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::786432-851967            5      0.02%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::851968-917503            1      0.00%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::917504-983039            6      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::total        24165                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walksPending::samples 504285532500                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::mean     0.785573                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::stdev     0.420864                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::0-1 504036228500     99.95%     99.95% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::2-3    182200500      0.04%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::4-5     26051000      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::6-7     16564000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::8-9      9838000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::10-11      4992500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::12-13      1625500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::14-15      7936000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::16-17        96500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::total 504285532500                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walkPageSizes::4K         8435     70.36%     70.36% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::1M         3554     29.64%    100.00% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::total        11989                       # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Data       784817                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::total       784817                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Data        11989                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::total        11989                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin::total       796806                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits           233461471                       # DTB read hits
system.switch_cpus3.dtb.read_misses            691224                       # DTB read misses
system.switch_cpus3.dtb.write_hits          213024633                       # DTB write hits
system.switch_cpus3.dtb.write_misses            93593                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                 149                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva            2321                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid        14649                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries            8075                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults              124                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults          1395                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults              864                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses       234152695                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses      213118226                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                446486104                       # DTB hits
system.switch_cpus3.dtb.misses                 784817                       # DTB misses
system.switch_cpus3.dtb.accesses            447270921                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.walks            12346                       # Table walker walks requested
system.switch_cpus3.itb.walker.walksShort        12346                       # Table walker walks initiated with short descriptors
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level1          676                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level2        10593                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksSquashedBefore         1077                       # Table walks squashed before starting
system.switch_cpus3.itb.walker.walkWaitTime::samples        11269                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::mean  1849.631733                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::stdev 18926.536580                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::0-65535        11146     98.91%     98.91% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::65536-131071           66      0.59%     99.49% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::131072-196607           34      0.30%     99.80% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::196608-262143           12      0.11%     99.90% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::262144-327679            4      0.04%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::327680-393215            3      0.03%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::393216-458751            3      0.03%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::720896-786431            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::total        11269                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkCompletionTime::samples         7444                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::mean 13863.245567                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::gmean  6999.545792                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::stdev 37115.532890                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::0-65535         7026     94.38%     94.38% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::65536-131071          289      3.88%     98.27% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::131072-196607           57      0.77%     99.03% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::196608-262143           39      0.52%     99.56% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::262144-327679           16      0.21%     99.77% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::327680-393215            3      0.04%     99.81% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::393216-458751            8      0.11%     99.92% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::458752-524287            2      0.03%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::524288-589823            3      0.04%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::720896-786431            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::total         7444                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walksPending::samples  27557514644                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::mean     0.725819                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::stdev     0.446775                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::0   7562562204     27.44%     27.44% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::1  19989102940     72.54%     99.98% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::2      5261500      0.02%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::3       330500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::4       131500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::5       126000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::total  27557514644                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walkPageSizes::4K         5765     90.54%     90.54% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::1M          602      9.46%    100.00% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::total         6367                       # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Inst        12346                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::total        12346                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Inst         6367                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::total         6367                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin::total        18713                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.inst_hits           462729810                       # ITB inst hits
system.switch_cpus3.itb.inst_misses             12346                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                 149                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva            2321                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid        14649                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries            6025                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults             3329                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses       462742156                       # ITB inst accesses
system.switch_cpus3.itb.hits                462729810                       # DTB hits
system.switch_cpus3.itb.misses                  12346                       # DTB misses
system.switch_cpus3.itb.accesses            462742156                       # DTB accesses
system.switch_cpus3.numPwrStateTransitions         1906                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples          953                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 4368900.359916                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 31812582.819279                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::underflows          543     56.98%     56.98% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10          410     43.02%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    526904000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total          953                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 500172696456                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED   4163562043                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles              1000238779                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles     98864326                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            1308487887                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          294907959                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches    176094672                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            790764571                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       24155066                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles            131384                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles       177268                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       145007                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles       388191                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles       523704                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        462724643                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1175654                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes           4794                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    903071984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.794755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.165327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       157043425     17.39%     17.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1       253746747     28.10%     45.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2       109799573     12.16%     57.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3       382482239     42.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    903071984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.294838                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.308176                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       119166971                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    105718045                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        642310490                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     25352873                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles      10523605                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     42357470                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred      1562573                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    1474090970                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts     47688448                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles      10523605                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       163212449                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       14044392                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     68122411                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        623020614                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     24148513                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    1437973721                       # Number of instructions processed by rename
system.switch_cpus3.rename.SquashedInsts     16586837                       # Number of squashed instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      3107328                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1006482                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        792886                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       5578237                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands   1664624442                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   6705452718                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   1717774027                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         4461                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps   1495635320                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       168989119                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      2278073                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts      2240183                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         44079346                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    257345397                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores    244280734                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     11986246                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      6267231                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded        1409378207                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      6449211                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued       1360279951                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued      9844928                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    127924028                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    360759291                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        37789                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    903071984                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.506281                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.136088                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    239444926     26.51%     26.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1    174454019     19.32%     45.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2    304698054     33.74%     79.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3    161470178     17.88%     97.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     23004745      2.55%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5           62      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    903071984                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu      161384498     40.46%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            25      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      99726286     25.00%     65.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite    137717684     34.53%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          165      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    871677616     64.08%     64.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1922269      0.14%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            2      0.00%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            5      0.00%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            4      0.00%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          898      0.00%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            2      0.00%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    251748895     18.51%     82.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite    234930095     17.27%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total    1360279951                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.359955                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt          398828493                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.293196                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   4032287796                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   1543770029                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses   1330821712                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads        17511                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         6479                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         4895                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses    1759097021                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses          11258                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      9034669                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     28615210                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses        93501                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        25099                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores     18742625                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads      3546399                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked       120663                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles      10523605                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        9299267                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        47628                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts   1415902777                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    257345397                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts    244280734                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      2219691                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4636                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        36984                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        25099                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      7403313                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      3660556                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts     11063869                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts   1339607336                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    243850916                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     19930357                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                75359                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           474846346                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches       239521536                       # Number of branches executed
system.switch_cpus3.iew.exec_stores         230995430                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.339288                       # Inst execution rate
system.switch_cpus3.iew.wb_sent            1332064147                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count           1330826607                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        719871015                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers       1379323893                       # num instructions consuming a value
system.switch_cpus3.iew.wb_rate              1.330509                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.521901                       # average fanout of values written-back
system.switch_cpus3.commit.commitSquashedInsts    104710985                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls      6411422                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts     10435755                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    883773741                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.457304                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.949384                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    360144757     40.75%     40.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    243760772     27.58%     68.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2    102344112     11.58%     79.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     66718402      7.55%     87.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     36916338      4.18%     91.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     20962885      2.37%     94.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6     14113096      1.60%     95.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      8342391      0.94%     96.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     30470988      3.45%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    883773741                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts   1034421515                       # Number of instructions committed
system.switch_cpus3.commit.committedOps    1287927196                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             454268296                       # Number of memory references committed
system.switch_cpus3.commit.loads            228730187                       # Number of loads committed
system.switch_cpus3.commit.membars            4197133                       # Number of memory barriers committed
system.switch_cpus3.commit.branches         230665328                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              4893                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts       1111501052                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls     22359850                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    831866749     64.59%     64.59% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      1791245      0.14%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            2      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            5      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            4      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc          893      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            2      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    228730187     17.76%     82.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite    225538109     17.51%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total   1287927196                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     30470988                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads          2245365892                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         2804568776                       # The number of ROB writes
system.switch_cpus3.timesIdled                 794838                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               97166795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles             8326713                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts         1034397705                       # Number of Instructions Simulated
system.switch_cpus3.committedOps           1287903386                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.966977                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.966977                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.034151                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.034151                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      1507573219                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      776203463                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             3411                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            1950                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads       4709118677                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       742924075                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads     2329827050                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       4321921                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     62554055                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     30985806                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      1904389                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         122014                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       118561                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3453                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3740846744500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               4473                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          23927775                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              5395                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             5395                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20141490                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     19402673                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3552048                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10042434                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          131936                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         16283                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         148219                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7364283                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7364283                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      11430377                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12492973                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         6699                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3061049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34873507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side         2734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side      4262332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4365100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       962874                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side         9072                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side        25020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      5433515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     23437737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         3117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side       166178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     16674322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       509663                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side         4623                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side        15955                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93806798                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    130603584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1486086818                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side        76864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side    181729408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    186243776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     40088700                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side       304832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side       932480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    231829376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    989601061                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side        92544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side      1960704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    711437632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     20898349                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side       135808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side       581952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3982603888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22231016                       # Total snoops (count)
system.tol2bus.snoopTraffic                 550715584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         53476744                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.042721                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.243503                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               51584027     96.46%     96.46% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1582309      2.96%     99.42% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 240881      0.45%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  62463      0.12%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3710      0.01%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   2150      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    897      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    307      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           53476744                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62402288405                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1695553                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1535850347                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17491538445                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           2305488                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2135968961                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2187027531                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         490142199                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           6493439                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          15739870                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy        2722588317                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       11694303884                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          2510991                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        203437749                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy       8348882087                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            1.7                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        262412751                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          3759484                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy         10330923                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
