#ifndef	_SIBA_SDRAM_H_
#define	_SIBA_SDRAM_H_


#define	SIBA_SDRAM_CONTROL		0x00
#define	SIBA_SDRAM_CONFIG		0x04
#define	SIBA_SDRAM_REFRESH		0x08
#define	SIBA_SDRAM_BISTSTAT		0x0c
#define	SIBA_SDRAM_MODEBUF		0x10
#define	SIBA_SDRAM_BKCLS		0x14
#define	SIBA_SDRAM_PRIORINV		0x18
#define	SIBA_SDRAM_DRAMTIM		0x1c
#define	SIBA_SDRAM_INTSTAT		0x20
#define	SIBA_SDRAM_INTMASK		0x24
#define	SIBA_SDRAM_INTINFO		0x28
#define	SIBA_SDRAM_NCDLCTL		0x30
#define	SIBA_SDRAM_RDNCDLCOR		0x34
#define	SIBA_SDRAM_WRNCDLCOR		0x38
#define	SIBA_SDRAM_MISCDLYCTL		0x3c
#define	SIBA_SDRAM_DQSGATENCDL		0x40
#define	SIBA_SDRAM_SPARE		0x44
#define	SIBA_SDRAM_TPADDR		0x48
#define	SIBA_SDRAM_TPDATA		0x4c
#define	SIBA_SDRAM_BARRIER		0x50
#define	SIBA_SDRAM_CORE			0x54



/* For sdr: */
#define SIBA_SDRAM_SD_CONFIG_INIT	0x00048540
#define SIBA_SDRAM_SD_DRAMTIM2_INIT	0x000754d8
#define SIBA_SDRAM_SD_DRAMTIM3_INIT	0x000754da
#define SIBA_SDRAM_SD_RDNCDLCOR_INIT	0x00000000
#define SIBA_SDRAM_SD_WRNCDLCOR_INIT	0x49351200
#define SIBA_SDRAM_SD1_WRNCDLCOR_INIT	0x14500200	/* For corerev 1 (4712) */
#define SIBA_SDRAM_SD_MISCDLYCTL_INIT	0x00061c1b
#define SIBA_SDRAM_SD1_MISCDLYCTL_INIT	0x00021416	/* For corerev 1 (4712) */
#define SIBA_SDRAM_SD_CONTROL_INIT0	0x00000002
#define SIBA_SDRAM_SD_CONTROL_INIT1	0x00000008
#define SIBA_SDRAM_SD_CONTROL_INIT2	0x00000004
#define SIBA_SDRAM_SD_CONTROL_INIT3	0x00000010
#define SIBA_SDRAM_SD_CONTROL_INIT4	0x00000001
#define SIBA_SDRAM_SD_MODEBUF_INIT	0x00000000
#define SIBA_SDRAM_SD_REFRESH_INIT	0x0000840f


/* This is for SDRM8X8X4 */
#define	SIBA_SDRAM_SDR_INIT		0x0008
#define	SIBA_SDRAM_SDR_MODE		0x32
#define	SIBA_SDRAM_SDR_NCDL		0x00020032
#define	SIBA_SDRAM_SDR1_NCDL		0x0002020f	/* For corerev 1 (4712) */

/* For ddr: */
#define SIBA_SDRAM_CONFIG_INIT		0x00048000
#define SIBA_SDRAM_DRAMTIM2_INIT	0x000754d8
#define SIBA_SDRAM_DRAMTIM25_INIT	0x000754d9
#define SIBA_SDRAM_RDNCDLCOR_INIT	0x00000000
#define SIBA_SDRAM_RDNCDLCOR_SIMINIT	0xf6f6f6f6	/* For hdl sim */
#define SIBA_SDRAM_WRNCDLCOR_INIT	0x49351200
#define SIBA_SDRAM_1_WRNCDLCOR_INIT	0x14500200
#define SIBA_SDRAM_DQSGATENCDL_INIT	0x00030000
#define SIBA_SDRAM_MISCDLYCTL_INIT	0x21061c1b
#define SIBA_SDRAM_1_MISCDLYCTL_INIT	0x21021400
#define SIBA_SDRAM_NCDLCTL_INIT		0x00002001
#define SIBA_SDRAM_CONTROL_INIT0	0x00000002
#define SIBA_SDRAM_CONTROL_INIT1	0x00000008
#define SIBA_SDRAM_MODEBUF_INIT0	0x00004000
#define SIBA_SDRAM_CONTROL_INIT2	0x00000010
#define SIBA_SDRAM_MODEBUF_INIT1	0x00000100
#define SIBA_SDRAM_CONTROL_INIT3	0x00000010
#define SIBA_SDRAM_CONTROL_INIT4	0x00000008
#define SIBA_SDRAM_REFRESH_INIT		0x0000840f
#define SIBA_SDRAM_CONTROL_INIT5	0x00000004
#define SIBA_SDRAM_MODEBUF_INIT2	0x00000000
#define SIBA_SDRAM_CONTROL_INIT6	0x00000010
#define SIBA_SDRAM_CONTROL_INIT7	0x00000001


/* This is for DDRM16X16X2 */
#define	SIBA_SDRAM_DDR_INIT		0x0009
#define	SIBA_SDRAM_DDR_MODE		0x62
#define	SIBA_SDRAM_DDR_NCDL		0x0005050a
#define	SIBA_SDRAM_DDR1_NCDL		0x00000a0a	/* For corerev 1 (4712) */

/* mask for sdr/ddr calibration registers */
#define SIBA_SDRAM_RDNCDLCOR_RD_MASK	0x000000ff
#define SIBA_SDRAM_WRNCDLCOR_WR_MASK	0x000000ff
#define SIBA_SDRAM_DQSGATENCDL_G_MASK	0x000000ff

/* masks for miscdlyctl registers */
#define SIBA_SDRAM_MISC_SM_MASK		0x30000000
#define SIBA_SDRAM_MISC_SM_SHIFT	28
#define SIBA_SDRAM_MISC_SD_MASK		0x0f000000
#define SIBA_SDRAM_MISC_SD_SHIFT	24

/* hw threshhold for calculating wr/rd for sdr memc */
#define SIBA_SDRAM_CD_THRESHOLD		128

/* Low bit of init register says if memc is ddr or sdr */
#define SIBA_SDRAM_CONFIG_DDR		0x00000001



#endif /* _SIBA_SDRAM_H_ */
