// Seed: 2666610980
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  assign id_3 = id_4;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule : SymbolIdentifier
module module_1 ();
  wire id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  timeunit 1ps / 1ps;
endmodule : SymbolIdentifier
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1 !== id_1;
  uwire id_4;
  assign id_3 = id_4;
  wire id_5;
endmodule
