
AFEC_EXAMPLE12.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001db4  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000854  20000000  00401db4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          0000014c  20000854  00402608  00020854  2**2
                  ALLOC
  3 .stack        00003000  200009a0  00402754  00020854  2**0
                  ALLOC
  4 .ARM.attributes 0000002e  00000000  00000000  00020854  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020882  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001107f  00000000  00000000  000208db  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000280a  00000000  00000000  0003195a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00002ed4  00000000  00000000  00034164  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000760  00000000  00000000  00037038  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000688  00000000  00000000  00037798  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00017f0c  00000000  00000000  00037e20  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000a1f2  00000000  00000000  0004fd2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00064ac8  00000000  00000000  00059f1e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001678  00000000  00000000  000be9e8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	a0 39 00 20 01 0a 40 00 ff 09 40 00 ff 09 40 00     .9. ..@...@...@.
  400010:	ff 09 40 00 ff 09 40 00 ff 09 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	ff 09 40 00 ff 09 40 00 00 00 00 00 ff 09 40 00     ..@...@.......@.
  40003c:	ff 09 40 00 ff 09 40 00 ff 09 40 00 ff 09 40 00     ..@...@...@...@.
  40004c:	ff 09 40 00 ff 09 40 00 ff 09 40 00 ff 09 40 00     ..@...@...@...@.
  40005c:	ff 09 40 00 ff 09 40 00 ff 09 40 00 ff 09 40 00     ..@...@...@...@.
  40006c:	ff 09 40 00 ff 09 40 00 ff 09 40 00 ff 09 40 00     ..@...@...@...@.
  40007c:	ff 09 40 00 ff 09 40 00 ff 09 40 00 ff 09 40 00     ..@...@...@...@.
  40008c:	ff 09 40 00 ff 09 40 00 ff 09 40 00 ff 09 40 00     ..@...@...@...@.
  40009c:	ff 09 40 00 ff 09 40 00 ff 09 40 00 ff 09 40 00     ..@...@...@...@.
  4000ac:	ff 09 40 00 ff 09 40 00 ff 09 40 00 b1 07 40 00     ..@...@...@...@.
  4000bc:	c5 07 40 00 ff 09 40 00 ff 09 40 00 ff 09 40 00     ..@...@...@...@.
  4000cc:	ff 09 40 00 ff 09 40 00 ff 09 40 00 ff 09 40 00     ..@...@...@...@.
  4000dc:	ff 09 40 00 ff 09 40 00 ff 09 40 00 ff 09 40 00     ..@...@...@...@.
  4000ec:	ff 09 40 00 ff 09 40 00 ff 09 40 00                 ..@...@...@.

004000f8 <__do_global_dtors_aux>:
  4000f8:	b510      	push	{r4, lr}
  4000fa:	4c05      	ldr	r4, [pc, #20]	; (400110 <__do_global_dtors_aux+0x18>)
  4000fc:	7823      	ldrb	r3, [r4, #0]
  4000fe:	b933      	cbnz	r3, 40010e <__do_global_dtors_aux+0x16>
  400100:	4b04      	ldr	r3, [pc, #16]	; (400114 <__do_global_dtors_aux+0x1c>)
  400102:	b113      	cbz	r3, 40010a <__do_global_dtors_aux+0x12>
  400104:	4804      	ldr	r0, [pc, #16]	; (400118 <__do_global_dtors_aux+0x20>)
  400106:	f3af 8000 	nop.w
  40010a:	2301      	movs	r3, #1
  40010c:	7023      	strb	r3, [r4, #0]
  40010e:	bd10      	pop	{r4, pc}
  400110:	20000854 	.word	0x20000854
  400114:	00000000 	.word	0x00000000
  400118:	00401db4 	.word	0x00401db4

0040011c <frame_dummy>:
  40011c:	4b0c      	ldr	r3, [pc, #48]	; (400150 <frame_dummy+0x34>)
  40011e:	b143      	cbz	r3, 400132 <frame_dummy+0x16>
  400120:	480c      	ldr	r0, [pc, #48]	; (400154 <frame_dummy+0x38>)
  400122:	490d      	ldr	r1, [pc, #52]	; (400158 <frame_dummy+0x3c>)
  400124:	b510      	push	{r4, lr}
  400126:	f3af 8000 	nop.w
  40012a:	480c      	ldr	r0, [pc, #48]	; (40015c <frame_dummy+0x40>)
  40012c:	6803      	ldr	r3, [r0, #0]
  40012e:	b923      	cbnz	r3, 40013a <frame_dummy+0x1e>
  400130:	bd10      	pop	{r4, pc}
  400132:	480a      	ldr	r0, [pc, #40]	; (40015c <frame_dummy+0x40>)
  400134:	6803      	ldr	r3, [r0, #0]
  400136:	b933      	cbnz	r3, 400146 <frame_dummy+0x2a>
  400138:	4770      	bx	lr
  40013a:	4b09      	ldr	r3, [pc, #36]	; (400160 <frame_dummy+0x44>)
  40013c:	2b00      	cmp	r3, #0
  40013e:	d0f7      	beq.n	400130 <frame_dummy+0x14>
  400140:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400144:	4718      	bx	r3
  400146:	4b06      	ldr	r3, [pc, #24]	; (400160 <frame_dummy+0x44>)
  400148:	2b00      	cmp	r3, #0
  40014a:	d0f5      	beq.n	400138 <frame_dummy+0x1c>
  40014c:	4718      	bx	r3
  40014e:	bf00      	nop
  400150:	00000000 	.word	0x00000000
  400154:	00401db4 	.word	0x00401db4
  400158:	20000858 	.word	0x20000858
  40015c:	00401db4 	.word	0x00401db4
  400160:	00000000 	.word	0x00000000

00400164 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400164:	b5f0      	push	{r4, r5, r6, r7, lr}
  400166:	b083      	sub	sp, #12
  400168:	4605      	mov	r5, r0
  40016a:	460c      	mov	r4, r1
	uint32_t val = 0;
  40016c:	2300      	movs	r3, #0
  40016e:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400170:	4b18      	ldr	r3, [pc, #96]	; (4001d4 <usart_serial_getchar+0x70>)
  400172:	4298      	cmp	r0, r3
  400174:	d00a      	beq.n	40018c <usart_serial_getchar+0x28>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400176:	4b18      	ldr	r3, [pc, #96]	; (4001d8 <usart_serial_getchar+0x74>)
  400178:	4298      	cmp	r0, r3
  40017a:	d00f      	beq.n	40019c <usart_serial_getchar+0x38>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40017c:	4b17      	ldr	r3, [pc, #92]	; (4001dc <usart_serial_getchar+0x78>)
  40017e:	4298      	cmp	r0, r3
  400180:	d014      	beq.n	4001ac <usart_serial_getchar+0x48>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400182:	4b17      	ldr	r3, [pc, #92]	; (4001e0 <usart_serial_getchar+0x7c>)
  400184:	429d      	cmp	r5, r3
  400186:	d01b      	beq.n	4001c0 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400188:	b003      	add	sp, #12
  40018a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  40018c:	461f      	mov	r7, r3
  40018e:	4e15      	ldr	r6, [pc, #84]	; (4001e4 <usart_serial_getchar+0x80>)
  400190:	4621      	mov	r1, r4
  400192:	4638      	mov	r0, r7
  400194:	47b0      	blx	r6
  400196:	2800      	cmp	r0, #0
  400198:	d1fa      	bne.n	400190 <usart_serial_getchar+0x2c>
  40019a:	e7f2      	b.n	400182 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  40019c:	461e      	mov	r6, r3
  40019e:	4d11      	ldr	r5, [pc, #68]	; (4001e4 <usart_serial_getchar+0x80>)
  4001a0:	4621      	mov	r1, r4
  4001a2:	4630      	mov	r0, r6
  4001a4:	47a8      	blx	r5
  4001a6:	2800      	cmp	r0, #0
  4001a8:	d1fa      	bne.n	4001a0 <usart_serial_getchar+0x3c>
  4001aa:	e7ed      	b.n	400188 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  4001ac:	461e      	mov	r6, r3
  4001ae:	4d0e      	ldr	r5, [pc, #56]	; (4001e8 <usart_serial_getchar+0x84>)
  4001b0:	a901      	add	r1, sp, #4
  4001b2:	4630      	mov	r0, r6
  4001b4:	47a8      	blx	r5
  4001b6:	2800      	cmp	r0, #0
  4001b8:	d1fa      	bne.n	4001b0 <usart_serial_getchar+0x4c>
		*data = (uint8_t)(val & 0xFF);
  4001ba:	9b01      	ldr	r3, [sp, #4]
  4001bc:	7023      	strb	r3, [r4, #0]
  4001be:	e7e3      	b.n	400188 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  4001c0:	461e      	mov	r6, r3
  4001c2:	4d09      	ldr	r5, [pc, #36]	; (4001e8 <usart_serial_getchar+0x84>)
  4001c4:	a901      	add	r1, sp, #4
  4001c6:	4630      	mov	r0, r6
  4001c8:	47a8      	blx	r5
  4001ca:	2800      	cmp	r0, #0
  4001cc:	d1fa      	bne.n	4001c4 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
  4001ce:	9b01      	ldr	r3, [sp, #4]
  4001d0:	7023      	strb	r3, [r4, #0]
}
  4001d2:	e7d9      	b.n	400188 <usart_serial_getchar+0x24>
  4001d4:	400e0600 	.word	0x400e0600
  4001d8:	40060600 	.word	0x40060600
  4001dc:	400a0000 	.word	0x400a0000
  4001e0:	400a4000 	.word	0x400a4000
  4001e4:	004009c1 	.word	0x004009c1
  4001e8:	004009e7 	.word	0x004009e7

004001ec <usart_serial_putchar>:
{
  4001ec:	b570      	push	{r4, r5, r6, lr}
  4001ee:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  4001f0:	4b18      	ldr	r3, [pc, #96]	; (400254 <usart_serial_putchar+0x68>)
  4001f2:	4298      	cmp	r0, r3
  4001f4:	d00a      	beq.n	40020c <usart_serial_putchar+0x20>
	if (UART1 == (Uart*)p_usart) {
  4001f6:	4b18      	ldr	r3, [pc, #96]	; (400258 <usart_serial_putchar+0x6c>)
  4001f8:	4298      	cmp	r0, r3
  4001fa:	d010      	beq.n	40021e <usart_serial_putchar+0x32>
	if (USART0 == p_usart) {
  4001fc:	4b17      	ldr	r3, [pc, #92]	; (40025c <usart_serial_putchar+0x70>)
  4001fe:	4298      	cmp	r0, r3
  400200:	d016      	beq.n	400230 <usart_serial_putchar+0x44>
	if (USART1 == p_usart) {
  400202:	4b17      	ldr	r3, [pc, #92]	; (400260 <usart_serial_putchar+0x74>)
  400204:	4298      	cmp	r0, r3
  400206:	d01c      	beq.n	400242 <usart_serial_putchar+0x56>
	return 0;
  400208:	2000      	movs	r0, #0
}
  40020a:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40020c:	461e      	mov	r6, r3
  40020e:	4d15      	ldr	r5, [pc, #84]	; (400264 <usart_serial_putchar+0x78>)
  400210:	4621      	mov	r1, r4
  400212:	4630      	mov	r0, r6
  400214:	47a8      	blx	r5
  400216:	2800      	cmp	r0, #0
  400218:	d1fa      	bne.n	400210 <usart_serial_putchar+0x24>
		return 1;
  40021a:	2001      	movs	r0, #1
  40021c:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40021e:	461e      	mov	r6, r3
  400220:	4d10      	ldr	r5, [pc, #64]	; (400264 <usart_serial_putchar+0x78>)
  400222:	4621      	mov	r1, r4
  400224:	4630      	mov	r0, r6
  400226:	47a8      	blx	r5
  400228:	2800      	cmp	r0, #0
  40022a:	d1fa      	bne.n	400222 <usart_serial_putchar+0x36>
		return 1;
  40022c:	2001      	movs	r0, #1
  40022e:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400230:	461e      	mov	r6, r3
  400232:	4d0d      	ldr	r5, [pc, #52]	; (400268 <usart_serial_putchar+0x7c>)
  400234:	4621      	mov	r1, r4
  400236:	4630      	mov	r0, r6
  400238:	47a8      	blx	r5
  40023a:	2800      	cmp	r0, #0
  40023c:	d1fa      	bne.n	400234 <usart_serial_putchar+0x48>
		return 1;
  40023e:	2001      	movs	r0, #1
  400240:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400242:	461e      	mov	r6, r3
  400244:	4d08      	ldr	r5, [pc, #32]	; (400268 <usart_serial_putchar+0x7c>)
  400246:	4621      	mov	r1, r4
  400248:	4630      	mov	r0, r6
  40024a:	47a8      	blx	r5
  40024c:	2800      	cmp	r0, #0
  40024e:	d1fa      	bne.n	400246 <usart_serial_putchar+0x5a>
		return 1;
  400250:	2001      	movs	r0, #1
  400252:	bd70      	pop	{r4, r5, r6, pc}
  400254:	400e0600 	.word	0x400e0600
  400258:	40060600 	.word	0x40060600
  40025c:	400a0000 	.word	0x400a0000
  400260:	400a4000 	.word	0x400a4000
  400264:	004009b1 	.word	0x004009b1
  400268:	004009d3 	.word	0x004009d3

0040026c <main>:
	stdio_serial_init(CONF_UART, &uart_serial_options);
}


int main(void)
{
  40026c:	b500      	push	{lr}
  40026e:	b08d      	sub	sp, #52	; 0x34
	
	/* Initialize the SAM system. */
	sysclk_init();
  400270:	4b35      	ldr	r3, [pc, #212]	; (400348 <main+0xdc>)
  400272:	4798      	blx	r3
	board_init();
  400274:	4b35      	ldr	r3, [pc, #212]	; (40034c <main+0xe0>)
  400276:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400278:	2007      	movs	r0, #7
  40027a:	4e35      	ldr	r6, [pc, #212]	; (400350 <main+0xe4>)
  40027c:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  40027e:	4c35      	ldr	r4, [pc, #212]	; (400354 <main+0xe8>)
  400280:	4b35      	ldr	r3, [pc, #212]	; (400358 <main+0xec>)
  400282:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400284:	4a35      	ldr	r2, [pc, #212]	; (40035c <main+0xf0>)
  400286:	4b36      	ldr	r3, [pc, #216]	; (400360 <main+0xf4>)
  400288:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40028a:	4a36      	ldr	r2, [pc, #216]	; (400364 <main+0xf8>)
  40028c:	4b36      	ldr	r3, [pc, #216]	; (400368 <main+0xfc>)
  40028e:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400290:	4b36      	ldr	r3, [pc, #216]	; (40036c <main+0x100>)
  400292:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  400294:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400298:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  40029a:	f44f 6500 	mov.w	r5, #2048	; 0x800
  40029e:	9503      	str	r5, [sp, #12]
  4002a0:	2007      	movs	r0, #7
  4002a2:	47b0      	blx	r6
		uart_init((Uart*)p_usart, &uart_settings);
  4002a4:	a901      	add	r1, sp, #4
  4002a6:	4620      	mov	r0, r4
  4002a8:	4b31      	ldr	r3, [pc, #196]	; (400370 <main+0x104>)
  4002aa:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4002ac:	4e31      	ldr	r6, [pc, #196]	; (400374 <main+0x108>)
  4002ae:	6833      	ldr	r3, [r6, #0]
  4002b0:	2100      	movs	r1, #0
  4002b2:	6898      	ldr	r0, [r3, #8]
  4002b4:	4c30      	ldr	r4, [pc, #192]	; (400378 <main+0x10c>)
  4002b6:	47a0      	blx	r4
	setbuf(stdin, NULL);
  4002b8:	6833      	ldr	r3, [r6, #0]
  4002ba:	2100      	movs	r1, #0
  4002bc:	6858      	ldr	r0, [r3, #4]
  4002be:	47a0      	blx	r4

	configure_console();

	afec_enable(AFEC0);
  4002c0:	4c2e      	ldr	r4, [pc, #184]	; (40037c <main+0x110>)
  4002c2:	4620      	mov	r0, r4
  4002c4:	4b2e      	ldr	r3, [pc, #184]	; (400380 <main+0x114>)
  4002c6:	4798      	blx	r3

	struct afec_config afec_cfg;

	afec_get_config_defaults(&afec_cfg);
  4002c8:	a805      	add	r0, sp, #20
  4002ca:	4b2e      	ldr	r3, [pc, #184]	; (400384 <main+0x118>)
  4002cc:	4798      	blx	r3

	afec_init(AFEC0, &afec_cfg);
  4002ce:	a905      	add	r1, sp, #20
  4002d0:	4620      	mov	r0, r4
  4002d2:	4b2d      	ldr	r3, [pc, #180]	; (400388 <main+0x11c>)
  4002d4:	4798      	blx	r3
{
	if (afec_ch != AFEC_CHANNEL_ALL) {
		afec_ch_sanity_check(afec, afec_ch);
	}

	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  4002d6:	2320      	movs	r3, #32
  4002d8:	6163      	str	r3, [r4, #20]
  4002da:	2308      	movs	r3, #8
  4002dc:	6163      	str	r3, [r4, #20]
	
	afec_channel_enable(AFEC0, channel_1);
	afec_channel_enable(AFEC0, channel_2);
	struct afec_ch_config afec_ch_cfg;
	afec_ch_get_config_defaults(&afec_ch_cfg);
  4002de:	a804      	add	r0, sp, #16
  4002e0:	4b2a      	ldr	r3, [pc, #168]	; (40038c <main+0x120>)
  4002e2:	4798      	blx	r3
	afec_ch_set_config(AFEC0, channel_1, &afec_ch_cfg);
  4002e4:	aa04      	add	r2, sp, #16
  4002e6:	2105      	movs	r1, #5
  4002e8:	4620      	mov	r0, r4
  4002ea:	4e29      	ldr	r6, [pc, #164]	; (400390 <main+0x124>)
  4002ec:	47b0      	blx	r6
	afec_ch_set_config(AFEC0, channel_2, &afec_ch_cfg);
  4002ee:	aa04      	add	r2, sp, #16
  4002f0:	2103      	movs	r1, #3
  4002f2:	4620      	mov	r0, r4
  4002f4:	47b0      	blx	r6
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  4002f6:	2305      	movs	r3, #5
  4002f8:	6663      	str	r3, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  4002fa:	66e5      	str	r5, [r4, #108]	; 0x6c
	afec->AFEC_CSELR = afec_ch;
  4002fc:	2303      	movs	r3, #3
  4002fe:	6663      	str	r3, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  400300:	66e5      	str	r5, [r4, #108]	; 0x6c
	afec_channel_set_analog_offset(AFEC0, channel_2, 0x800);
	
	/*ioport_set_pin_dir(PIO_PD17, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(PIO_PD17, IOPORT_PIN_LEVEL_HIGH); */
	
	REG_PIOD_PER |= PIO_PER_P17;
  400302:	4a24      	ldr	r2, [pc, #144]	; (400394 <main+0x128>)
  400304:	6813      	ldr	r3, [r2, #0]
  400306:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  40030a:	6013      	str	r3, [r2, #0]
	REG_PIOD_OER |= PIO_PER_P17;
  40030c:	3210      	adds	r2, #16
  40030e:	6813      	ldr	r3, [r2, #0]
  400310:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  400314:	6013      	str	r3, [r2, #0]
	REG_PIOD_SODR |= PIO_PER_P17;
  400316:	3220      	adds	r2, #32
  400318:	6813      	ldr	r3, [r2, #0]
  40031a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  40031e:	6013      	str	r3, [r2, #0]
	afec->AFEC_CR = AFEC_CR_START;
  400320:	2602      	movs	r6, #2

	while (1) {
			afec_start_software_conversion(AFEC0);
			data_1 = afec_channel_get_value(AFEC0, channel_1);
			data_2 = afec_channel_get_value(AFEC0, channel_2);
			delay_ms(500);
  400322:	4d1d      	ldr	r5, [pc, #116]	; (400398 <main+0x12c>)
  400324:	6026      	str	r6, [r4, #0]
	afec->AFEC_CSELR = afec_ch;
  400326:	2305      	movs	r3, #5
  400328:	6663      	str	r3, [r4, #100]	; 0x64
	return afec->AFEC_CDR;
  40032a:	6ea3      	ldr	r3, [r4, #104]	; 0x68
			data_1 = afec_channel_get_value(AFEC0, channel_1);
  40032c:	b29b      	uxth	r3, r3
  40032e:	4a1b      	ldr	r2, [pc, #108]	; (40039c <main+0x130>)
  400330:	8013      	strh	r3, [r2, #0]
	afec->AFEC_CSELR = afec_ch;
  400332:	2303      	movs	r3, #3
  400334:	6663      	str	r3, [r4, #100]	; 0x64
	return afec->AFEC_CDR;
  400336:	6ea3      	ldr	r3, [r4, #104]	; 0x68
			data_2 = afec_channel_get_value(AFEC0, channel_2);
  400338:	b29b      	uxth	r3, r3
  40033a:	4a19      	ldr	r2, [pc, #100]	; (4003a0 <main+0x134>)
  40033c:	8013      	strh	r3, [r2, #0]
			delay_ms(500);
  40033e:	4628      	mov	r0, r5
  400340:	4b18      	ldr	r3, [pc, #96]	; (4003a4 <main+0x138>)
  400342:	4798      	blx	r3
  400344:	e7ee      	b.n	400324 <main+0xb8>
  400346:	bf00      	nop
  400348:	004003a9 	.word	0x004003a9
  40034c:	00400499 	.word	0x00400499
  400350:	00400925 	.word	0x00400925
  400354:	400e0600 	.word	0x400e0600
  400358:	200008bc 	.word	0x200008bc
  40035c:	004001ed 	.word	0x004001ed
  400360:	200008b8 	.word	0x200008b8
  400364:	00400165 	.word	0x00400165
  400368:	200008b4 	.word	0x200008b4
  40036c:	07270e00 	.word	0x07270e00
  400370:	00400979 	.word	0x00400979
  400374:	20000010 	.word	0x20000010
  400378:	00400d81 	.word	0x00400d81
  40037c:	400b0000 	.word	0x400b0000
  400380:	004007d9 	.word	0x004007d9
  400384:	004006a1 	.word	0x004006a1
  400388:	004006dd 	.word	0x004006dd
  40038c:	004006d1 	.word	0x004006d1
  400390:	00400671 	.word	0x00400671
  400394:	400e1400 	.word	0x400e1400
  400398:	00416513 	.word	0x00416513
  40039c:	200008aa 	.word	0x200008aa
  4003a0:	200008a8 	.word	0x200008a8
  4003a4:	20000001 	.word	0x20000001

004003a8 <sysclk_init>:
  4003a8:	b510      	push	{r4, lr}
  4003aa:	480e      	ldr	r0, [pc, #56]	; (4003e4 <sysclk_init+0x3c>)
  4003ac:	4b0e      	ldr	r3, [pc, #56]	; (4003e8 <sysclk_init+0x40>)
  4003ae:	4798      	blx	r3
  4003b0:	213e      	movs	r1, #62	; 0x3e
  4003b2:	2000      	movs	r0, #0
  4003b4:	4b0d      	ldr	r3, [pc, #52]	; (4003ec <sysclk_init+0x44>)
  4003b6:	4798      	blx	r3
  4003b8:	4c0d      	ldr	r4, [pc, #52]	; (4003f0 <sysclk_init+0x48>)
  4003ba:	47a0      	blx	r4
  4003bc:	2800      	cmp	r0, #0
  4003be:	d0fc      	beq.n	4003ba <sysclk_init+0x12>
  4003c0:	4b0c      	ldr	r3, [pc, #48]	; (4003f4 <sysclk_init+0x4c>)
  4003c2:	4798      	blx	r3
  4003c4:	4a0c      	ldr	r2, [pc, #48]	; (4003f8 <sysclk_init+0x50>)
  4003c6:	4b0d      	ldr	r3, [pc, #52]	; (4003fc <sysclk_init+0x54>)
  4003c8:	629a      	str	r2, [r3, #40]	; 0x28
  4003ca:	4c0d      	ldr	r4, [pc, #52]	; (400400 <sysclk_init+0x58>)
  4003cc:	47a0      	blx	r4
  4003ce:	2800      	cmp	r0, #0
  4003d0:	d0fc      	beq.n	4003cc <sysclk_init+0x24>
  4003d2:	2010      	movs	r0, #16
  4003d4:	4b0b      	ldr	r3, [pc, #44]	; (400404 <sysclk_init+0x5c>)
  4003d6:	4798      	blx	r3
  4003d8:	4b0b      	ldr	r3, [pc, #44]	; (400408 <sysclk_init+0x60>)
  4003da:	4798      	blx	r3
  4003dc:	4801      	ldr	r0, [pc, #4]	; (4003e4 <sysclk_init+0x3c>)
  4003de:	4b02      	ldr	r3, [pc, #8]	; (4003e8 <sysclk_init+0x40>)
  4003e0:	4798      	blx	r3
  4003e2:	bd10      	pop	{r4, pc}
  4003e4:	07270e00 	.word	0x07270e00
  4003e8:	00400bd5 	.word	0x00400bd5
  4003ec:	004008a1 	.word	0x004008a1
  4003f0:	004008f5 	.word	0x004008f5
  4003f4:	00400905 	.word	0x00400905
  4003f8:	20133f01 	.word	0x20133f01
  4003fc:	400e0400 	.word	0x400e0400
  400400:	00400915 	.word	0x00400915
  400404:	0040083d 	.word	0x0040083d
  400408:	00400ac9 	.word	0x00400ac9

0040040c <_read>:
  40040c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400410:	b980      	cbnz	r0, 400434 <_read+0x28>
  400412:	460c      	mov	r4, r1
  400414:	4690      	mov	r8, r2
  400416:	2a00      	cmp	r2, #0
  400418:	dd0f      	ble.n	40043a <_read+0x2e>
  40041a:	188f      	adds	r7, r1, r2
  40041c:	4e08      	ldr	r6, [pc, #32]	; (400440 <_read+0x34>)
  40041e:	4d09      	ldr	r5, [pc, #36]	; (400444 <_read+0x38>)
  400420:	6830      	ldr	r0, [r6, #0]
  400422:	4621      	mov	r1, r4
  400424:	682b      	ldr	r3, [r5, #0]
  400426:	4798      	blx	r3
  400428:	3401      	adds	r4, #1
  40042a:	42bc      	cmp	r4, r7
  40042c:	d1f8      	bne.n	400420 <_read+0x14>
  40042e:	4640      	mov	r0, r8
  400430:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400434:	f04f 38ff 	mov.w	r8, #4294967295
  400438:	e7f9      	b.n	40042e <_read+0x22>
  40043a:	4680      	mov	r8, r0
  40043c:	e7f7      	b.n	40042e <_read+0x22>
  40043e:	bf00      	nop
  400440:	200008bc 	.word	0x200008bc
  400444:	200008b4 	.word	0x200008b4

00400448 <_write>:
  400448:	3801      	subs	r0, #1
  40044a:	2802      	cmp	r0, #2
  40044c:	d815      	bhi.n	40047a <_write+0x32>
  40044e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400452:	460e      	mov	r6, r1
  400454:	4614      	mov	r4, r2
  400456:	b19a      	cbz	r2, 400480 <_write+0x38>
  400458:	460d      	mov	r5, r1
  40045a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400494 <_write+0x4c>
  40045e:	4f0c      	ldr	r7, [pc, #48]	; (400490 <_write+0x48>)
  400460:	f8d8 0000 	ldr.w	r0, [r8]
  400464:	f815 1b01 	ldrb.w	r1, [r5], #1
  400468:	683b      	ldr	r3, [r7, #0]
  40046a:	4798      	blx	r3
  40046c:	2800      	cmp	r0, #0
  40046e:	db0a      	blt.n	400486 <_write+0x3e>
  400470:	1ba8      	subs	r0, r5, r6
  400472:	3c01      	subs	r4, #1
  400474:	d1f4      	bne.n	400460 <_write+0x18>
  400476:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40047a:	f04f 30ff 	mov.w	r0, #4294967295
  40047e:	4770      	bx	lr
  400480:	4610      	mov	r0, r2
  400482:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400486:	f04f 30ff 	mov.w	r0, #4294967295
  40048a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40048e:	bf00      	nop
  400490:	200008b8 	.word	0x200008b8
  400494:	200008bc 	.word	0x200008bc

00400498 <board_init>:
  400498:	b510      	push	{r4, lr}
  40049a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40049e:	4b49      	ldr	r3, [pc, #292]	; (4005c4 <board_init+0x12c>)
  4004a0:	605a      	str	r2, [r3, #4]
  4004a2:	2009      	movs	r0, #9
  4004a4:	4c48      	ldr	r4, [pc, #288]	; (4005c8 <board_init+0x130>)
  4004a6:	47a0      	blx	r4
  4004a8:	200a      	movs	r0, #10
  4004aa:	47a0      	blx	r4
  4004ac:	200b      	movs	r0, #11
  4004ae:	47a0      	blx	r4
  4004b0:	200c      	movs	r0, #12
  4004b2:	47a0      	blx	r4
  4004b4:	200d      	movs	r0, #13
  4004b6:	47a0      	blx	r4
  4004b8:	4b44      	ldr	r3, [pc, #272]	; (4005cc <board_init+0x134>)
  4004ba:	2201      	movs	r2, #1
  4004bc:	611a      	str	r2, [r3, #16]
  4004be:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  4004c2:	631a      	str	r2, [r3, #48]	; 0x30
  4004c4:	4942      	ldr	r1, [pc, #264]	; (4005d0 <board_init+0x138>)
  4004c6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  4004ca:	610a      	str	r2, [r1, #16]
  4004cc:	f8c1 20a0 	str.w	r2, [r1, #160]	; 0xa0
  4004d0:	630a      	str	r2, [r1, #48]	; 0x30
  4004d2:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
  4004d6:	6108      	str	r0, [r1, #16]
  4004d8:	f8c1 00a0 	str.w	r0, [r1, #160]	; 0xa0
  4004dc:	6308      	str	r0, [r1, #48]	; 0x30
  4004de:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4004e2:	6159      	str	r1, [r3, #20]
  4004e4:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
  4004e8:	6659      	str	r1, [r3, #100]	; 0x64
  4004ea:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
  4004ee:	6559      	str	r1, [r3, #84]	; 0x54
  4004f0:	6219      	str	r1, [r3, #32]
  4004f2:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  4004f6:	6f18      	ldr	r0, [r3, #112]	; 0x70
  4004f8:	f420 2000 	bic.w	r0, r0, #524288	; 0x80000
  4004fc:	6718      	str	r0, [r3, #112]	; 0x70
  4004fe:	6f58      	ldr	r0, [r3, #116]	; 0x74
  400500:	f420 2000 	bic.w	r0, r0, #524288	; 0x80000
  400504:	6758      	str	r0, [r3, #116]	; 0x74
  400506:	f8c3 10c0 	str.w	r1, [r3, #192]	; 0xc0
  40050a:	f8c3 10d4 	str.w	r1, [r3, #212]	; 0xd4
  40050e:	f8c3 10b0 	str.w	r1, [r3, #176]	; 0xb0
  400512:	615a      	str	r2, [r3, #20]
  400514:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  400518:	665a      	str	r2, [r3, #100]	; 0x64
  40051a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  40051e:	655a      	str	r2, [r3, #84]	; 0x54
  400520:	621a      	str	r2, [r3, #32]
  400522:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  400526:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400528:	f421 1180 	bic.w	r1, r1, #1048576	; 0x100000
  40052c:	6719      	str	r1, [r3, #112]	; 0x70
  40052e:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400530:	f421 1180 	bic.w	r1, r1, #1048576	; 0x100000
  400534:	6759      	str	r1, [r3, #116]	; 0x74
  400536:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  40053a:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  40053e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400542:	2202      	movs	r2, #2
  400544:	615a      	str	r2, [r3, #20]
  400546:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  40054a:	665a      	str	r2, [r3, #100]	; 0x64
  40054c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  400550:	655a      	str	r2, [r3, #84]	; 0x54
  400552:	621a      	str	r2, [r3, #32]
  400554:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  400558:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40055a:	f021 0102 	bic.w	r1, r1, #2
  40055e:	6719      	str	r1, [r3, #112]	; 0x70
  400560:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400562:	f021 0102 	bic.w	r1, r1, #2
  400566:	6759      	str	r1, [r3, #116]	; 0x74
  400568:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
  40056c:	2204      	movs	r2, #4
  40056e:	615a      	str	r2, [r3, #20]
  400570:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  400574:	665a      	str	r2, [r3, #100]	; 0x64
  400576:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  40057a:	655a      	str	r2, [r3, #84]	; 0x54
  40057c:	621a      	str	r2, [r3, #32]
  40057e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  400582:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400584:	f021 0104 	bic.w	r1, r1, #4
  400588:	6719      	str	r1, [r3, #112]	; 0x70
  40058a:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40058c:	f021 0104 	bic.w	r1, r1, #4
  400590:	6759      	str	r1, [r3, #116]	; 0x74
  400592:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  400596:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40059a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  40059e:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  4005a2:	661a      	str	r2, [r3, #96]	; 0x60
  4005a4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  4005a8:	655a      	str	r2, [r3, #84]	; 0x54
  4005aa:	625a      	str	r2, [r3, #36]	; 0x24
  4005ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4005b0:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4005b2:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  4005b6:	6719      	str	r1, [r3, #112]	; 0x70
  4005b8:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4005ba:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  4005be:	6759      	str	r1, [r3, #116]	; 0x74
  4005c0:	605a      	str	r2, [r3, #4]
  4005c2:	bd10      	pop	{r4, pc}
  4005c4:	400e1850 	.word	0x400e1850
  4005c8:	00400925 	.word	0x00400925
  4005cc:	400e0e00 	.word	0x400e0e00
  4005d0:	400e1400 	.word	0x400e1400

004005d4 <afec_process_callback>:
  4005d4:	b570      	push	{r4, r5, r6, lr}
  4005d6:	b082      	sub	sp, #8
  4005d8:	6b02      	ldr	r2, [r0, #48]	; 0x30
  4005da:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  4005dc:	4013      	ands	r3, r2
  4005de:	9301      	str	r3, [sp, #4]
  4005e0:	2400      	movs	r4, #0
  4005e2:	4d21      	ldr	r5, [pc, #132]	; (400668 <afec_process_callback+0x94>)
  4005e4:	42a8      	cmp	r0, r5
  4005e6:	bf14      	ite	ne
  4005e8:	2500      	movne	r5, #0
  4005ea:	2501      	moveq	r5, #1
  4005ec:	006e      	lsls	r6, r5, #1
  4005ee:	442e      	add	r6, r5
  4005f0:	e00b      	b.n	40060a <afec_process_callback+0x36>
  4005f2:	2c14      	cmp	r4, #20
  4005f4:	d824      	bhi.n	400640 <afec_process_callback+0x6c>
  4005f6:	9a01      	ldr	r2, [sp, #4]
  4005f8:	f104 0108 	add.w	r1, r4, #8
  4005fc:	2301      	movs	r3, #1
  4005fe:	408b      	lsls	r3, r1
  400600:	4213      	tst	r3, r2
  400602:	d113      	bne.n	40062c <afec_process_callback+0x58>
  400604:	3401      	adds	r4, #1
  400606:	2c17      	cmp	r4, #23
  400608:	d02b      	beq.n	400662 <afec_process_callback+0x8e>
  40060a:	2c0f      	cmp	r4, #15
  40060c:	d8f1      	bhi.n	4005f2 <afec_process_callback+0x1e>
  40060e:	9a01      	ldr	r2, [sp, #4]
  400610:	2301      	movs	r3, #1
  400612:	40a3      	lsls	r3, r4
  400614:	4213      	tst	r3, r2
  400616:	d0f5      	beq.n	400604 <afec_process_callback+0x30>
  400618:	ebc5 03c6 	rsb	r3, r5, r6, lsl #3
  40061c:	4423      	add	r3, r4
  40061e:	4a13      	ldr	r2, [pc, #76]	; (40066c <afec_process_callback+0x98>)
  400620:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  400624:	2b00      	cmp	r3, #0
  400626:	d0ed      	beq.n	400604 <afec_process_callback+0x30>
  400628:	4798      	blx	r3
  40062a:	e7eb      	b.n	400604 <afec_process_callback+0x30>
  40062c:	ebc5 03c6 	rsb	r3, r5, r6, lsl #3
  400630:	4423      	add	r3, r4
  400632:	4a0e      	ldr	r2, [pc, #56]	; (40066c <afec_process_callback+0x98>)
  400634:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  400638:	2b00      	cmp	r3, #0
  40063a:	d0e3      	beq.n	400604 <afec_process_callback+0x30>
  40063c:	4798      	blx	r3
  40063e:	e7e1      	b.n	400604 <afec_process_callback+0x30>
  400640:	9a01      	ldr	r2, [sp, #4]
  400642:	f104 0109 	add.w	r1, r4, #9
  400646:	2301      	movs	r3, #1
  400648:	408b      	lsls	r3, r1
  40064a:	4213      	tst	r3, r2
  40064c:	d0da      	beq.n	400604 <afec_process_callback+0x30>
  40064e:	ebc5 03c6 	rsb	r3, r5, r6, lsl #3
  400652:	4423      	add	r3, r4
  400654:	4a05      	ldr	r2, [pc, #20]	; (40066c <afec_process_callback+0x98>)
  400656:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40065a:	2b00      	cmp	r3, #0
  40065c:	d0d2      	beq.n	400604 <afec_process_callback+0x30>
  40065e:	4798      	blx	r3
  400660:	e7d0      	b.n	400604 <afec_process_callback+0x30>
  400662:	b002      	add	sp, #8
  400664:	bd70      	pop	{r4, r5, r6, pc}
  400666:	bf00      	nop
  400668:	400b4000 	.word	0x400b4000
  40066c:	200008c0 	.word	0x200008c0

00400670 <afec_ch_set_config>:
  400670:	b430      	push	{r4, r5}
  400672:	6e04      	ldr	r4, [r0, #96]	; 0x60
  400674:	2301      	movs	r3, #1
  400676:	408b      	lsls	r3, r1
  400678:	ea24 0403 	bic.w	r4, r4, r3
  40067c:	7815      	ldrb	r5, [r2, #0]
  40067e:	2d00      	cmp	r5, #0
  400680:	bf08      	it	eq
  400682:	2300      	moveq	r3, #0
  400684:	4323      	orrs	r3, r4
  400686:	6603      	str	r3, [r0, #96]	; 0x60
  400688:	6d44      	ldr	r4, [r0, #84]	; 0x54
  40068a:	004b      	lsls	r3, r1, #1
  40068c:	2103      	movs	r1, #3
  40068e:	4099      	lsls	r1, r3
  400690:	ea24 0401 	bic.w	r4, r4, r1
  400694:	7851      	ldrb	r1, [r2, #1]
  400696:	4099      	lsls	r1, r3
  400698:	4321      	orrs	r1, r4
  40069a:	6541      	str	r1, [r0, #84]	; 0x54
  40069c:	bc30      	pop	{r4, r5}
  40069e:	4770      	bx	lr

004006a0 <afec_get_config_defaults>:
  4006a0:	2200      	movs	r2, #0
  4006a2:	6002      	str	r2, [r0, #0]
  4006a4:	4b08      	ldr	r3, [pc, #32]	; (4006c8 <afec_get_config_defaults+0x28>)
  4006a6:	6043      	str	r3, [r0, #4]
  4006a8:	4b08      	ldr	r3, [pc, #32]	; (4006cc <afec_get_config_defaults+0x2c>)
  4006aa:	6083      	str	r3, [r0, #8]
  4006ac:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  4006b0:	60c3      	str	r3, [r0, #12]
  4006b2:	6102      	str	r2, [r0, #16]
  4006b4:	2302      	movs	r3, #2
  4006b6:	7503      	strb	r3, [r0, #20]
  4006b8:	2301      	movs	r3, #1
  4006ba:	7543      	strb	r3, [r0, #21]
  4006bc:	7583      	strb	r3, [r0, #22]
  4006be:	75c2      	strb	r2, [r0, #23]
  4006c0:	7603      	strb	r3, [r0, #24]
  4006c2:	7643      	strb	r3, [r0, #25]
  4006c4:	7683      	strb	r3, [r0, #26]
  4006c6:	4770      	bx	lr
  4006c8:	07270e00 	.word	0x07270e00
  4006cc:	005b8d80 	.word	0x005b8d80

004006d0 <afec_ch_get_config_defaults>:
  4006d0:	2300      	movs	r3, #0
  4006d2:	7003      	strb	r3, [r0, #0]
  4006d4:	2301      	movs	r3, #1
  4006d6:	7043      	strb	r3, [r0, #1]
  4006d8:	4770      	bx	lr
	...

004006dc <afec_init>:
  4006dc:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4006de:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4006e2:	d001      	beq.n	4006e8 <afec_init+0xc>
  4006e4:	2019      	movs	r0, #25
  4006e6:	4770      	bx	lr
  4006e8:	b470      	push	{r4, r5, r6}
  4006ea:	2301      	movs	r3, #1
  4006ec:	6003      	str	r3, [r0, #0]
  4006ee:	7dcb      	ldrb	r3, [r1, #23]
  4006f0:	2b00      	cmp	r3, #0
  4006f2:	bf14      	ite	ne
  4006f4:	f04f 4500 	movne.w	r5, #2147483648	; 0x80000000
  4006f8:	2500      	moveq	r5, #0
  4006fa:	7d8b      	ldrb	r3, [r1, #22]
  4006fc:	2b00      	cmp	r3, #0
  4006fe:	bf14      	ite	ne
  400700:	f44f 0400 	movne.w	r4, #8388608	; 0x800000
  400704:	2400      	moveq	r4, #0
  400706:	7d0b      	ldrb	r3, [r1, #20]
  400708:	061b      	lsls	r3, r3, #24
  40070a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  40070e:	690a      	ldr	r2, [r1, #16]
  400710:	68ce      	ldr	r6, [r1, #12]
  400712:	4332      	orrs	r2, r6
  400714:	4313      	orrs	r3, r2
  400716:	7d4a      	ldrb	r2, [r1, #21]
  400718:	0712      	lsls	r2, r2, #28
  40071a:	f002 5240 	and.w	r2, r2, #805306368	; 0x30000000
  40071e:	4313      	orrs	r3, r2
  400720:	688a      	ldr	r2, [r1, #8]
  400722:	0056      	lsls	r6, r2, #1
  400724:	684a      	ldr	r2, [r1, #4]
  400726:	fbb2 f2f6 	udiv	r2, r2, r6
  40072a:	3a01      	subs	r2, #1
  40072c:	0212      	lsls	r2, r2, #8
  40072e:	b292      	uxth	r2, r2
  400730:	4313      	orrs	r3, r2
  400732:	432b      	orrs	r3, r5
  400734:	4323      	orrs	r3, r4
  400736:	6043      	str	r3, [r0, #4]
  400738:	7e0b      	ldrb	r3, [r1, #24]
  40073a:	2b00      	cmp	r3, #0
  40073c:	bf14      	ite	ne
  40073e:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  400742:	2300      	moveq	r3, #0
  400744:	680a      	ldr	r2, [r1, #0]
  400746:	4313      	orrs	r3, r2
  400748:	7e4a      	ldrb	r2, [r1, #25]
  40074a:	2a00      	cmp	r2, #0
  40074c:	bf14      	ite	ne
  40074e:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  400752:	2200      	moveq	r2, #0
  400754:	4313      	orrs	r3, r2
  400756:	6083      	str	r3, [r0, #8]
  400758:	7e8b      	ldrb	r3, [r1, #26]
  40075a:	021b      	lsls	r3, r3, #8
  40075c:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400760:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
  400764:	4b0e      	ldr	r3, [pc, #56]	; (4007a0 <afec_init+0xc4>)
  400766:	4298      	cmp	r0, r3
  400768:	d005      	beq.n	400776 <afec_init+0x9a>
  40076a:	4b0e      	ldr	r3, [pc, #56]	; (4007a4 <afec_init+0xc8>)
  40076c:	4298      	cmp	r0, r3
  40076e:	d00c      	beq.n	40078a <afec_init+0xae>
  400770:	2000      	movs	r0, #0
  400772:	bc70      	pop	{r4, r5, r6}
  400774:	4770      	bx	lr
  400776:	4b0c      	ldr	r3, [pc, #48]	; (4007a8 <afec_init+0xcc>)
  400778:	f103 015c 	add.w	r1, r3, #92	; 0x5c
  40077c:	2200      	movs	r2, #0
  40077e:	f843 2f04 	str.w	r2, [r3, #4]!
  400782:	428b      	cmp	r3, r1
  400784:	d1fb      	bne.n	40077e <afec_init+0xa2>
  400786:	2000      	movs	r0, #0
  400788:	e7f3      	b.n	400772 <afec_init+0x96>
  40078a:	4b08      	ldr	r3, [pc, #32]	; (4007ac <afec_init+0xd0>)
  40078c:	f103 015c 	add.w	r1, r3, #92	; 0x5c
  400790:	2200      	movs	r2, #0
  400792:	f843 2f04 	str.w	r2, [r3, #4]!
  400796:	428b      	cmp	r3, r1
  400798:	d1fb      	bne.n	400792 <afec_init+0xb6>
  40079a:	2000      	movs	r0, #0
  40079c:	e7e9      	b.n	400772 <afec_init+0x96>
  40079e:	bf00      	nop
  4007a0:	400b0000 	.word	0x400b0000
  4007a4:	400b4000 	.word	0x400b4000
  4007a8:	200008bc 	.word	0x200008bc
  4007ac:	20000918 	.word	0x20000918

004007b0 <AFEC0_Handler>:
  4007b0:	b508      	push	{r3, lr}
  4007b2:	4802      	ldr	r0, [pc, #8]	; (4007bc <AFEC0_Handler+0xc>)
  4007b4:	4b02      	ldr	r3, [pc, #8]	; (4007c0 <AFEC0_Handler+0x10>)
  4007b6:	4798      	blx	r3
  4007b8:	bd08      	pop	{r3, pc}
  4007ba:	bf00      	nop
  4007bc:	400b0000 	.word	0x400b0000
  4007c0:	004005d5 	.word	0x004005d5

004007c4 <AFEC1_Handler>:
  4007c4:	b508      	push	{r3, lr}
  4007c6:	4802      	ldr	r0, [pc, #8]	; (4007d0 <AFEC1_Handler+0xc>)
  4007c8:	4b02      	ldr	r3, [pc, #8]	; (4007d4 <AFEC1_Handler+0x10>)
  4007ca:	4798      	blx	r3
  4007cc:	bd08      	pop	{r3, pc}
  4007ce:	bf00      	nop
  4007d0:	400b4000 	.word	0x400b4000
  4007d4:	004005d5 	.word	0x004005d5

004007d8 <afec_enable>:
  4007d8:	b500      	push	{lr}
  4007da:	b083      	sub	sp, #12
  4007dc:	4b13      	ldr	r3, [pc, #76]	; (40082c <afec_enable+0x54>)
  4007de:	4298      	cmp	r0, r3
  4007e0:	bf0c      	ite	eq
  4007e2:	201f      	moveq	r0, #31
  4007e4:	201e      	movne	r0, #30
  4007e6:	4b12      	ldr	r3, [pc, #72]	; (400830 <afec_enable+0x58>)
  4007e8:	4798      	blx	r3
  4007ea:	4b12      	ldr	r3, [pc, #72]	; (400834 <afec_enable+0x5c>)
  4007ec:	789b      	ldrb	r3, [r3, #2]
  4007ee:	2bff      	cmp	r3, #255	; 0xff
  4007f0:	d01a      	beq.n	400828 <afec_enable+0x50>
  4007f2:	f3ef 8310 	mrs	r3, PRIMASK
  4007f6:	fab3 f383 	clz	r3, r3
  4007fa:	095b      	lsrs	r3, r3, #5
  4007fc:	9301      	str	r3, [sp, #4]
  4007fe:	b672      	cpsid	i
  400800:	f3bf 8f5f 	dmb	sy
  400804:	2200      	movs	r2, #0
  400806:	4b0c      	ldr	r3, [pc, #48]	; (400838 <afec_enable+0x60>)
  400808:	701a      	strb	r2, [r3, #0]
  40080a:	9901      	ldr	r1, [sp, #4]
  40080c:	4a09      	ldr	r2, [pc, #36]	; (400834 <afec_enable+0x5c>)
  40080e:	7893      	ldrb	r3, [r2, #2]
  400810:	3301      	adds	r3, #1
  400812:	7093      	strb	r3, [r2, #2]
  400814:	b129      	cbz	r1, 400822 <afec_enable+0x4a>
  400816:	2201      	movs	r2, #1
  400818:	4b07      	ldr	r3, [pc, #28]	; (400838 <afec_enable+0x60>)
  40081a:	701a      	strb	r2, [r3, #0]
  40081c:	f3bf 8f5f 	dmb	sy
  400820:	b662      	cpsie	i
  400822:	b003      	add	sp, #12
  400824:	f85d fb04 	ldr.w	pc, [sp], #4
  400828:	e7fe      	b.n	400828 <afec_enable+0x50>
  40082a:	bf00      	nop
  40082c:	400b4000 	.word	0x400b4000
  400830:	00400925 	.word	0x00400925
  400834:	200008ac 	.word	0x200008ac
  400838:	2000000a 	.word	0x2000000a

0040083c <pmc_switch_mck_to_pllack>:
  40083c:	4a17      	ldr	r2, [pc, #92]	; (40089c <pmc_switch_mck_to_pllack+0x60>)
  40083e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400840:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400844:	4318      	orrs	r0, r3
  400846:	6310      	str	r0, [r2, #48]	; 0x30
  400848:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40084a:	f013 0f08 	tst.w	r3, #8
  40084e:	d10a      	bne.n	400866 <pmc_switch_mck_to_pllack+0x2a>
  400850:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400854:	4911      	ldr	r1, [pc, #68]	; (40089c <pmc_switch_mck_to_pllack+0x60>)
  400856:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400858:	f012 0f08 	tst.w	r2, #8
  40085c:	d103      	bne.n	400866 <pmc_switch_mck_to_pllack+0x2a>
  40085e:	3b01      	subs	r3, #1
  400860:	d1f9      	bne.n	400856 <pmc_switch_mck_to_pllack+0x1a>
  400862:	2001      	movs	r0, #1
  400864:	4770      	bx	lr
  400866:	4a0d      	ldr	r2, [pc, #52]	; (40089c <pmc_switch_mck_to_pllack+0x60>)
  400868:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40086a:	f023 0303 	bic.w	r3, r3, #3
  40086e:	f043 0302 	orr.w	r3, r3, #2
  400872:	6313      	str	r3, [r2, #48]	; 0x30
  400874:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400876:	f013 0f08 	tst.w	r3, #8
  40087a:	d10a      	bne.n	400892 <pmc_switch_mck_to_pllack+0x56>
  40087c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400880:	4906      	ldr	r1, [pc, #24]	; (40089c <pmc_switch_mck_to_pllack+0x60>)
  400882:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400884:	f012 0f08 	tst.w	r2, #8
  400888:	d105      	bne.n	400896 <pmc_switch_mck_to_pllack+0x5a>
  40088a:	3b01      	subs	r3, #1
  40088c:	d1f9      	bne.n	400882 <pmc_switch_mck_to_pllack+0x46>
  40088e:	2001      	movs	r0, #1
  400890:	4770      	bx	lr
  400892:	2000      	movs	r0, #0
  400894:	4770      	bx	lr
  400896:	2000      	movs	r0, #0
  400898:	4770      	bx	lr
  40089a:	bf00      	nop
  40089c:	400e0400 	.word	0x400e0400

004008a0 <pmc_switch_mainck_to_xtal>:
  4008a0:	b9c8      	cbnz	r0, 4008d6 <pmc_switch_mainck_to_xtal+0x36>
  4008a2:	4a11      	ldr	r2, [pc, #68]	; (4008e8 <pmc_switch_mainck_to_xtal+0x48>)
  4008a4:	6a13      	ldr	r3, [r2, #32]
  4008a6:	0209      	lsls	r1, r1, #8
  4008a8:	b289      	uxth	r1, r1
  4008aa:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4008ae:	f023 0303 	bic.w	r3, r3, #3
  4008b2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4008b6:	f043 0301 	orr.w	r3, r3, #1
  4008ba:	430b      	orrs	r3, r1
  4008bc:	6213      	str	r3, [r2, #32]
  4008be:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4008c0:	f013 0f01 	tst.w	r3, #1
  4008c4:	d0fb      	beq.n	4008be <pmc_switch_mainck_to_xtal+0x1e>
  4008c6:	4a08      	ldr	r2, [pc, #32]	; (4008e8 <pmc_switch_mainck_to_xtal+0x48>)
  4008c8:	6a13      	ldr	r3, [r2, #32]
  4008ca:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4008ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4008d2:	6213      	str	r3, [r2, #32]
  4008d4:	4770      	bx	lr
  4008d6:	4904      	ldr	r1, [pc, #16]	; (4008e8 <pmc_switch_mainck_to_xtal+0x48>)
  4008d8:	6a0b      	ldr	r3, [r1, #32]
  4008da:	4a04      	ldr	r2, [pc, #16]	; (4008ec <pmc_switch_mainck_to_xtal+0x4c>)
  4008dc:	401a      	ands	r2, r3
  4008de:	4b04      	ldr	r3, [pc, #16]	; (4008f0 <pmc_switch_mainck_to_xtal+0x50>)
  4008e0:	4313      	orrs	r3, r2
  4008e2:	620b      	str	r3, [r1, #32]
  4008e4:	4770      	bx	lr
  4008e6:	bf00      	nop
  4008e8:	400e0400 	.word	0x400e0400
  4008ec:	fec8fffc 	.word	0xfec8fffc
  4008f0:	01370002 	.word	0x01370002

004008f4 <pmc_osc_is_ready_mainck>:
  4008f4:	4b02      	ldr	r3, [pc, #8]	; (400900 <pmc_osc_is_ready_mainck+0xc>)
  4008f6:	6e98      	ldr	r0, [r3, #104]	; 0x68
  4008f8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4008fc:	4770      	bx	lr
  4008fe:	bf00      	nop
  400900:	400e0400 	.word	0x400e0400

00400904 <pmc_disable_pllack>:
  400904:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400908:	4b01      	ldr	r3, [pc, #4]	; (400910 <pmc_disable_pllack+0xc>)
  40090a:	629a      	str	r2, [r3, #40]	; 0x28
  40090c:	4770      	bx	lr
  40090e:	bf00      	nop
  400910:	400e0400 	.word	0x400e0400

00400914 <pmc_is_locked_pllack>:
  400914:	4b02      	ldr	r3, [pc, #8]	; (400920 <pmc_is_locked_pllack+0xc>)
  400916:	6e98      	ldr	r0, [r3, #104]	; 0x68
  400918:	f000 0002 	and.w	r0, r0, #2
  40091c:	4770      	bx	lr
  40091e:	bf00      	nop
  400920:	400e0400 	.word	0x400e0400

00400924 <pmc_enable_periph_clk>:
  400924:	282f      	cmp	r0, #47	; 0x2f
  400926:	d81e      	bhi.n	400966 <pmc_enable_periph_clk+0x42>
  400928:	281f      	cmp	r0, #31
  40092a:	d80c      	bhi.n	400946 <pmc_enable_periph_clk+0x22>
  40092c:	4b11      	ldr	r3, [pc, #68]	; (400974 <pmc_enable_periph_clk+0x50>)
  40092e:	699a      	ldr	r2, [r3, #24]
  400930:	2301      	movs	r3, #1
  400932:	4083      	lsls	r3, r0
  400934:	4393      	bics	r3, r2
  400936:	d018      	beq.n	40096a <pmc_enable_periph_clk+0x46>
  400938:	2301      	movs	r3, #1
  40093a:	fa03 f000 	lsl.w	r0, r3, r0
  40093e:	4b0d      	ldr	r3, [pc, #52]	; (400974 <pmc_enable_periph_clk+0x50>)
  400940:	6118      	str	r0, [r3, #16]
  400942:	2000      	movs	r0, #0
  400944:	4770      	bx	lr
  400946:	3820      	subs	r0, #32
  400948:	4b0a      	ldr	r3, [pc, #40]	; (400974 <pmc_enable_periph_clk+0x50>)
  40094a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40094e:	2301      	movs	r3, #1
  400950:	4083      	lsls	r3, r0
  400952:	4393      	bics	r3, r2
  400954:	d00b      	beq.n	40096e <pmc_enable_periph_clk+0x4a>
  400956:	2301      	movs	r3, #1
  400958:	fa03 f000 	lsl.w	r0, r3, r0
  40095c:	4b05      	ldr	r3, [pc, #20]	; (400974 <pmc_enable_periph_clk+0x50>)
  40095e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
  400962:	2000      	movs	r0, #0
  400964:	4770      	bx	lr
  400966:	2001      	movs	r0, #1
  400968:	4770      	bx	lr
  40096a:	2000      	movs	r0, #0
  40096c:	4770      	bx	lr
  40096e:	2000      	movs	r0, #0
  400970:	4770      	bx	lr
  400972:	bf00      	nop
  400974:	400e0400 	.word	0x400e0400

00400978 <uart_init>:
  400978:	b410      	push	{r4}
  40097a:	23ac      	movs	r3, #172	; 0xac
  40097c:	6003      	str	r3, [r0, #0]
  40097e:	680b      	ldr	r3, [r1, #0]
  400980:	684a      	ldr	r2, [r1, #4]
  400982:	fbb3 f3f2 	udiv	r3, r3, r2
  400986:	091b      	lsrs	r3, r3, #4
  400988:	1e5c      	subs	r4, r3, #1
  40098a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  40098e:	4294      	cmp	r4, r2
  400990:	d80c      	bhi.n	4009ac <uart_init+0x34>
  400992:	6203      	str	r3, [r0, #32]
  400994:	688b      	ldr	r3, [r1, #8]
  400996:	6043      	str	r3, [r0, #4]
  400998:	f240 2302 	movw	r3, #514	; 0x202
  40099c:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
  4009a0:	2350      	movs	r3, #80	; 0x50
  4009a2:	6003      	str	r3, [r0, #0]
  4009a4:	2000      	movs	r0, #0
  4009a6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4009aa:	4770      	bx	lr
  4009ac:	2001      	movs	r0, #1
  4009ae:	e7fa      	b.n	4009a6 <uart_init+0x2e>

004009b0 <uart_write>:
  4009b0:	6943      	ldr	r3, [r0, #20]
  4009b2:	f013 0f02 	tst.w	r3, #2
  4009b6:	bf1a      	itte	ne
  4009b8:	61c1      	strne	r1, [r0, #28]
  4009ba:	2000      	movne	r0, #0
  4009bc:	2001      	moveq	r0, #1
  4009be:	4770      	bx	lr

004009c0 <uart_read>:
  4009c0:	6943      	ldr	r3, [r0, #20]
  4009c2:	f013 0f01 	tst.w	r3, #1
  4009c6:	bf1d      	ittte	ne
  4009c8:	6983      	ldrne	r3, [r0, #24]
  4009ca:	700b      	strbne	r3, [r1, #0]
  4009cc:	2000      	movne	r0, #0
  4009ce:	2001      	moveq	r0, #1
  4009d0:	4770      	bx	lr

004009d2 <usart_write>:
  4009d2:	6943      	ldr	r3, [r0, #20]
  4009d4:	f013 0f02 	tst.w	r3, #2
  4009d8:	bf1d      	ittte	ne
  4009da:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  4009de:	61c1      	strne	r1, [r0, #28]
  4009e0:	2000      	movne	r0, #0
  4009e2:	2001      	moveq	r0, #1
  4009e4:	4770      	bx	lr

004009e6 <usart_read>:
  4009e6:	6943      	ldr	r3, [r0, #20]
  4009e8:	f013 0f01 	tst.w	r3, #1
  4009ec:	d005      	beq.n	4009fa <usart_read+0x14>
  4009ee:	6983      	ldr	r3, [r0, #24]
  4009f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4009f4:	600b      	str	r3, [r1, #0]
  4009f6:	2000      	movs	r0, #0
  4009f8:	4770      	bx	lr
  4009fa:	2001      	movs	r0, #1
  4009fc:	4770      	bx	lr

004009fe <Dummy_Handler>:
  4009fe:	e7fe      	b.n	4009fe <Dummy_Handler>

00400a00 <Reset_Handler>:
  400a00:	b500      	push	{lr}
  400a02:	b083      	sub	sp, #12
  400a04:	4b25      	ldr	r3, [pc, #148]	; (400a9c <Reset_Handler+0x9c>)
  400a06:	4a26      	ldr	r2, [pc, #152]	; (400aa0 <Reset_Handler+0xa0>)
  400a08:	429a      	cmp	r2, r3
  400a0a:	d010      	beq.n	400a2e <Reset_Handler+0x2e>
  400a0c:	4b25      	ldr	r3, [pc, #148]	; (400aa4 <Reset_Handler+0xa4>)
  400a0e:	4a23      	ldr	r2, [pc, #140]	; (400a9c <Reset_Handler+0x9c>)
  400a10:	429a      	cmp	r2, r3
  400a12:	d20c      	bcs.n	400a2e <Reset_Handler+0x2e>
  400a14:	3b01      	subs	r3, #1
  400a16:	1a9b      	subs	r3, r3, r2
  400a18:	f023 0303 	bic.w	r3, r3, #3
  400a1c:	3304      	adds	r3, #4
  400a1e:	4413      	add	r3, r2
  400a20:	491f      	ldr	r1, [pc, #124]	; (400aa0 <Reset_Handler+0xa0>)
  400a22:	f851 0b04 	ldr.w	r0, [r1], #4
  400a26:	f842 0b04 	str.w	r0, [r2], #4
  400a2a:	429a      	cmp	r2, r3
  400a2c:	d1f9      	bne.n	400a22 <Reset_Handler+0x22>
  400a2e:	4b1e      	ldr	r3, [pc, #120]	; (400aa8 <Reset_Handler+0xa8>)
  400a30:	4a1e      	ldr	r2, [pc, #120]	; (400aac <Reset_Handler+0xac>)
  400a32:	429a      	cmp	r2, r3
  400a34:	d20a      	bcs.n	400a4c <Reset_Handler+0x4c>
  400a36:	3b01      	subs	r3, #1
  400a38:	1a9b      	subs	r3, r3, r2
  400a3a:	f023 0303 	bic.w	r3, r3, #3
  400a3e:	3304      	adds	r3, #4
  400a40:	4413      	add	r3, r2
  400a42:	2100      	movs	r1, #0
  400a44:	f842 1b04 	str.w	r1, [r2], #4
  400a48:	4293      	cmp	r3, r2
  400a4a:	d1fb      	bne.n	400a44 <Reset_Handler+0x44>
  400a4c:	4a18      	ldr	r2, [pc, #96]	; (400ab0 <Reset_Handler+0xb0>)
  400a4e:	4b19      	ldr	r3, [pc, #100]	; (400ab4 <Reset_Handler+0xb4>)
  400a50:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400a54:	6093      	str	r3, [r2, #8]
  400a56:	f3ef 8310 	mrs	r3, PRIMASK
  400a5a:	fab3 f383 	clz	r3, r3
  400a5e:	095b      	lsrs	r3, r3, #5
  400a60:	9301      	str	r3, [sp, #4]
  400a62:	b672      	cpsid	i
  400a64:	f3bf 8f5f 	dmb	sy
  400a68:	2200      	movs	r2, #0
  400a6a:	4b13      	ldr	r3, [pc, #76]	; (400ab8 <Reset_Handler+0xb8>)
  400a6c:	701a      	strb	r2, [r3, #0]
  400a6e:	9901      	ldr	r1, [sp, #4]
  400a70:	4a12      	ldr	r2, [pc, #72]	; (400abc <Reset_Handler+0xbc>)
  400a72:	6813      	ldr	r3, [r2, #0]
  400a74:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400a78:	6013      	str	r3, [r2, #0]
  400a7a:	f3bf 8f4f 	dsb	sy
  400a7e:	f3bf 8f6f 	isb	sy
  400a82:	b129      	cbz	r1, 400a90 <Reset_Handler+0x90>
  400a84:	2201      	movs	r2, #1
  400a86:	4b0c      	ldr	r3, [pc, #48]	; (400ab8 <Reset_Handler+0xb8>)
  400a88:	701a      	strb	r2, [r3, #0]
  400a8a:	f3bf 8f5f 	dmb	sy
  400a8e:	b662      	cpsie	i
  400a90:	4b0b      	ldr	r3, [pc, #44]	; (400ac0 <Reset_Handler+0xc0>)
  400a92:	4798      	blx	r3
  400a94:	4b0b      	ldr	r3, [pc, #44]	; (400ac4 <Reset_Handler+0xc4>)
  400a96:	4798      	blx	r3
  400a98:	e7fe      	b.n	400a98 <Reset_Handler+0x98>
  400a9a:	bf00      	nop
  400a9c:	20000000 	.word	0x20000000
  400aa0:	00401db4 	.word	0x00401db4
  400aa4:	20000854 	.word	0x20000854
  400aa8:	200009a0 	.word	0x200009a0
  400aac:	20000854 	.word	0x20000854
  400ab0:	e000ed00 	.word	0xe000ed00
  400ab4:	00400000 	.word	0x00400000
  400ab8:	2000000a 	.word	0x2000000a
  400abc:	e000ed88 	.word	0xe000ed88
  400ac0:	00400c95 	.word	0x00400c95
  400ac4:	0040026d 	.word	0x0040026d

00400ac8 <SystemCoreClockUpdate>:
  400ac8:	4b3b      	ldr	r3, [pc, #236]	; (400bb8 <SystemCoreClockUpdate+0xf0>)
  400aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400acc:	f003 0303 	and.w	r3, r3, #3
  400ad0:	2b01      	cmp	r3, #1
  400ad2:	d01d      	beq.n	400b10 <SystemCoreClockUpdate+0x48>
  400ad4:	b183      	cbz	r3, 400af8 <SystemCoreClockUpdate+0x30>
  400ad6:	2b02      	cmp	r3, #2
  400ad8:	d036      	beq.n	400b48 <SystemCoreClockUpdate+0x80>
  400ada:	4b37      	ldr	r3, [pc, #220]	; (400bb8 <SystemCoreClockUpdate+0xf0>)
  400adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ade:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400ae2:	2b70      	cmp	r3, #112	; 0x70
  400ae4:	d05f      	beq.n	400ba6 <SystemCoreClockUpdate+0xde>
  400ae6:	4b34      	ldr	r3, [pc, #208]	; (400bb8 <SystemCoreClockUpdate+0xf0>)
  400ae8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400aea:	4934      	ldr	r1, [pc, #208]	; (400bbc <SystemCoreClockUpdate+0xf4>)
  400aec:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400af0:	680b      	ldr	r3, [r1, #0]
  400af2:	40d3      	lsrs	r3, r2
  400af4:	600b      	str	r3, [r1, #0]
  400af6:	4770      	bx	lr
  400af8:	4b31      	ldr	r3, [pc, #196]	; (400bc0 <SystemCoreClockUpdate+0xf8>)
  400afa:	695b      	ldr	r3, [r3, #20]
  400afc:	f013 0f80 	tst.w	r3, #128	; 0x80
  400b00:	bf14      	ite	ne
  400b02:	f44f 4200 	movne.w	r2, #32768	; 0x8000
  400b06:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400b0a:	4b2c      	ldr	r3, [pc, #176]	; (400bbc <SystemCoreClockUpdate+0xf4>)
  400b0c:	601a      	str	r2, [r3, #0]
  400b0e:	e7e4      	b.n	400ada <SystemCoreClockUpdate+0x12>
  400b10:	4b29      	ldr	r3, [pc, #164]	; (400bb8 <SystemCoreClockUpdate+0xf0>)
  400b12:	6a1b      	ldr	r3, [r3, #32]
  400b14:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400b18:	d003      	beq.n	400b22 <SystemCoreClockUpdate+0x5a>
  400b1a:	4a2a      	ldr	r2, [pc, #168]	; (400bc4 <SystemCoreClockUpdate+0xfc>)
  400b1c:	4b27      	ldr	r3, [pc, #156]	; (400bbc <SystemCoreClockUpdate+0xf4>)
  400b1e:	601a      	str	r2, [r3, #0]
  400b20:	e7db      	b.n	400ada <SystemCoreClockUpdate+0x12>
  400b22:	4a29      	ldr	r2, [pc, #164]	; (400bc8 <SystemCoreClockUpdate+0x100>)
  400b24:	4b25      	ldr	r3, [pc, #148]	; (400bbc <SystemCoreClockUpdate+0xf4>)
  400b26:	601a      	str	r2, [r3, #0]
  400b28:	4b23      	ldr	r3, [pc, #140]	; (400bb8 <SystemCoreClockUpdate+0xf0>)
  400b2a:	6a1b      	ldr	r3, [r3, #32]
  400b2c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400b30:	2b10      	cmp	r3, #16
  400b32:	d005      	beq.n	400b40 <SystemCoreClockUpdate+0x78>
  400b34:	2b20      	cmp	r3, #32
  400b36:	d1d0      	bne.n	400ada <SystemCoreClockUpdate+0x12>
  400b38:	4a22      	ldr	r2, [pc, #136]	; (400bc4 <SystemCoreClockUpdate+0xfc>)
  400b3a:	4b20      	ldr	r3, [pc, #128]	; (400bbc <SystemCoreClockUpdate+0xf4>)
  400b3c:	601a      	str	r2, [r3, #0]
  400b3e:	e7cc      	b.n	400ada <SystemCoreClockUpdate+0x12>
  400b40:	4a22      	ldr	r2, [pc, #136]	; (400bcc <SystemCoreClockUpdate+0x104>)
  400b42:	4b1e      	ldr	r3, [pc, #120]	; (400bbc <SystemCoreClockUpdate+0xf4>)
  400b44:	601a      	str	r2, [r3, #0]
  400b46:	e7c8      	b.n	400ada <SystemCoreClockUpdate+0x12>
  400b48:	4b1b      	ldr	r3, [pc, #108]	; (400bb8 <SystemCoreClockUpdate+0xf0>)
  400b4a:	6a1b      	ldr	r3, [r3, #32]
  400b4c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400b50:	d016      	beq.n	400b80 <SystemCoreClockUpdate+0xb8>
  400b52:	4a1c      	ldr	r2, [pc, #112]	; (400bc4 <SystemCoreClockUpdate+0xfc>)
  400b54:	4b19      	ldr	r3, [pc, #100]	; (400bbc <SystemCoreClockUpdate+0xf4>)
  400b56:	601a      	str	r2, [r3, #0]
  400b58:	4b17      	ldr	r3, [pc, #92]	; (400bb8 <SystemCoreClockUpdate+0xf0>)
  400b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b5c:	f003 0303 	and.w	r3, r3, #3
  400b60:	2b02      	cmp	r3, #2
  400b62:	d1ba      	bne.n	400ada <SystemCoreClockUpdate+0x12>
  400b64:	4a14      	ldr	r2, [pc, #80]	; (400bb8 <SystemCoreClockUpdate+0xf0>)
  400b66:	6a91      	ldr	r1, [r2, #40]	; 0x28
  400b68:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400b6a:	4814      	ldr	r0, [pc, #80]	; (400bbc <SystemCoreClockUpdate+0xf4>)
  400b6c:	f3c1 410a 	ubfx	r1, r1, #16, #11
  400b70:	6803      	ldr	r3, [r0, #0]
  400b72:	fb01 3303 	mla	r3, r1, r3, r3
  400b76:	b2d2      	uxtb	r2, r2
  400b78:	fbb3 f3f2 	udiv	r3, r3, r2
  400b7c:	6003      	str	r3, [r0, #0]
  400b7e:	e7ac      	b.n	400ada <SystemCoreClockUpdate+0x12>
  400b80:	4a11      	ldr	r2, [pc, #68]	; (400bc8 <SystemCoreClockUpdate+0x100>)
  400b82:	4b0e      	ldr	r3, [pc, #56]	; (400bbc <SystemCoreClockUpdate+0xf4>)
  400b84:	601a      	str	r2, [r3, #0]
  400b86:	4b0c      	ldr	r3, [pc, #48]	; (400bb8 <SystemCoreClockUpdate+0xf0>)
  400b88:	6a1b      	ldr	r3, [r3, #32]
  400b8a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400b8e:	2b10      	cmp	r3, #16
  400b90:	d005      	beq.n	400b9e <SystemCoreClockUpdate+0xd6>
  400b92:	2b20      	cmp	r3, #32
  400b94:	d1e0      	bne.n	400b58 <SystemCoreClockUpdate+0x90>
  400b96:	4a0b      	ldr	r2, [pc, #44]	; (400bc4 <SystemCoreClockUpdate+0xfc>)
  400b98:	4b08      	ldr	r3, [pc, #32]	; (400bbc <SystemCoreClockUpdate+0xf4>)
  400b9a:	601a      	str	r2, [r3, #0]
  400b9c:	e7dc      	b.n	400b58 <SystemCoreClockUpdate+0x90>
  400b9e:	4a0b      	ldr	r2, [pc, #44]	; (400bcc <SystemCoreClockUpdate+0x104>)
  400ba0:	4b06      	ldr	r3, [pc, #24]	; (400bbc <SystemCoreClockUpdate+0xf4>)
  400ba2:	601a      	str	r2, [r3, #0]
  400ba4:	e7d8      	b.n	400b58 <SystemCoreClockUpdate+0x90>
  400ba6:	4a05      	ldr	r2, [pc, #20]	; (400bbc <SystemCoreClockUpdate+0xf4>)
  400ba8:	6813      	ldr	r3, [r2, #0]
  400baa:	4909      	ldr	r1, [pc, #36]	; (400bd0 <SystemCoreClockUpdate+0x108>)
  400bac:	fba1 1303 	umull	r1, r3, r1, r3
  400bb0:	085b      	lsrs	r3, r3, #1
  400bb2:	6013      	str	r3, [r2, #0]
  400bb4:	4770      	bx	lr
  400bb6:	bf00      	nop
  400bb8:	400e0400 	.word	0x400e0400
  400bbc:	2000000c 	.word	0x2000000c
  400bc0:	400e1810 	.word	0x400e1810
  400bc4:	00b71b00 	.word	0x00b71b00
  400bc8:	003d0900 	.word	0x003d0900
  400bcc:	007a1200 	.word	0x007a1200
  400bd0:	aaaaaaab 	.word	0xaaaaaaab

00400bd4 <system_init_flash>:
  400bd4:	4b12      	ldr	r3, [pc, #72]	; (400c20 <system_init_flash+0x4c>)
  400bd6:	4298      	cmp	r0, r3
  400bd8:	d911      	bls.n	400bfe <system_init_flash+0x2a>
  400bda:	4b12      	ldr	r3, [pc, #72]	; (400c24 <system_init_flash+0x50>)
  400bdc:	4298      	cmp	r0, r3
  400bde:	d913      	bls.n	400c08 <system_init_flash+0x34>
  400be0:	4b11      	ldr	r3, [pc, #68]	; (400c28 <system_init_flash+0x54>)
  400be2:	4298      	cmp	r0, r3
  400be4:	d914      	bls.n	400c10 <system_init_flash+0x3c>
  400be6:	4b11      	ldr	r3, [pc, #68]	; (400c2c <system_init_flash+0x58>)
  400be8:	4298      	cmp	r0, r3
  400bea:	d915      	bls.n	400c18 <system_init_flash+0x44>
  400bec:	4b10      	ldr	r3, [pc, #64]	; (400c30 <system_init_flash+0x5c>)
  400bee:	4298      	cmp	r0, r3
  400bf0:	bf94      	ite	ls
  400bf2:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
  400bf6:	4a0f      	ldrhi	r2, [pc, #60]	; (400c34 <system_init_flash+0x60>)
  400bf8:	4b0f      	ldr	r3, [pc, #60]	; (400c38 <system_init_flash+0x64>)
  400bfa:	601a      	str	r2, [r3, #0]
  400bfc:	4770      	bx	lr
  400bfe:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400c02:	4b0d      	ldr	r3, [pc, #52]	; (400c38 <system_init_flash+0x64>)
  400c04:	601a      	str	r2, [r3, #0]
  400c06:	4770      	bx	lr
  400c08:	4a0c      	ldr	r2, [pc, #48]	; (400c3c <system_init_flash+0x68>)
  400c0a:	4b0b      	ldr	r3, [pc, #44]	; (400c38 <system_init_flash+0x64>)
  400c0c:	601a      	str	r2, [r3, #0]
  400c0e:	4770      	bx	lr
  400c10:	4a0b      	ldr	r2, [pc, #44]	; (400c40 <system_init_flash+0x6c>)
  400c12:	4b09      	ldr	r3, [pc, #36]	; (400c38 <system_init_flash+0x64>)
  400c14:	601a      	str	r2, [r3, #0]
  400c16:	4770      	bx	lr
  400c18:	4a0a      	ldr	r2, [pc, #40]	; (400c44 <system_init_flash+0x70>)
  400c1a:	4b07      	ldr	r3, [pc, #28]	; (400c38 <system_init_flash+0x64>)
  400c1c:	601a      	str	r2, [r3, #0]
  400c1e:	4770      	bx	lr
  400c20:	01312cff 	.word	0x01312cff
  400c24:	026259ff 	.word	0x026259ff
  400c28:	039386ff 	.word	0x039386ff
  400c2c:	04c4b3ff 	.word	0x04c4b3ff
  400c30:	05f5e0ff 	.word	0x05f5e0ff
  400c34:	04000500 	.word	0x04000500
  400c38:	400e0a00 	.word	0x400e0a00
  400c3c:	04000100 	.word	0x04000100
  400c40:	04000200 	.word	0x04000200
  400c44:	04000300 	.word	0x04000300

00400c48 <_sbrk>:
  400c48:	4b0a      	ldr	r3, [pc, #40]	; (400c74 <_sbrk+0x2c>)
  400c4a:	681b      	ldr	r3, [r3, #0]
  400c4c:	b153      	cbz	r3, 400c64 <_sbrk+0x1c>
  400c4e:	4b09      	ldr	r3, [pc, #36]	; (400c74 <_sbrk+0x2c>)
  400c50:	681b      	ldr	r3, [r3, #0]
  400c52:	181a      	adds	r2, r3, r0
  400c54:	4908      	ldr	r1, [pc, #32]	; (400c78 <_sbrk+0x30>)
  400c56:	4291      	cmp	r1, r2
  400c58:	db08      	blt.n	400c6c <_sbrk+0x24>
  400c5a:	4610      	mov	r0, r2
  400c5c:	4a05      	ldr	r2, [pc, #20]	; (400c74 <_sbrk+0x2c>)
  400c5e:	6010      	str	r0, [r2, #0]
  400c60:	4618      	mov	r0, r3
  400c62:	4770      	bx	lr
  400c64:	4a05      	ldr	r2, [pc, #20]	; (400c7c <_sbrk+0x34>)
  400c66:	4b03      	ldr	r3, [pc, #12]	; (400c74 <_sbrk+0x2c>)
  400c68:	601a      	str	r2, [r3, #0]
  400c6a:	e7f0      	b.n	400c4e <_sbrk+0x6>
  400c6c:	f04f 30ff 	mov.w	r0, #4294967295
  400c70:	4770      	bx	lr
  400c72:	bf00      	nop
  400c74:	20000870 	.word	0x20000870
  400c78:	2001fffc 	.word	0x2001fffc
  400c7c:	200039a0 	.word	0x200039a0

00400c80 <_close>:
  400c80:	f04f 30ff 	mov.w	r0, #4294967295
  400c84:	4770      	bx	lr

00400c86 <_fstat>:
  400c86:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400c8a:	604b      	str	r3, [r1, #4]
  400c8c:	2000      	movs	r0, #0
  400c8e:	4770      	bx	lr

00400c90 <_lseek>:
  400c90:	2000      	movs	r0, #0
  400c92:	4770      	bx	lr

00400c94 <__libc_init_array>:
  400c94:	b570      	push	{r4, r5, r6, lr}
  400c96:	4e0f      	ldr	r6, [pc, #60]	; (400cd4 <__libc_init_array+0x40>)
  400c98:	4d0f      	ldr	r5, [pc, #60]	; (400cd8 <__libc_init_array+0x44>)
  400c9a:	1b76      	subs	r6, r6, r5
  400c9c:	10b6      	asrs	r6, r6, #2
  400c9e:	bf18      	it	ne
  400ca0:	2400      	movne	r4, #0
  400ca2:	d005      	beq.n	400cb0 <__libc_init_array+0x1c>
  400ca4:	3401      	adds	r4, #1
  400ca6:	f855 3b04 	ldr.w	r3, [r5], #4
  400caa:	4798      	blx	r3
  400cac:	42a6      	cmp	r6, r4
  400cae:	d1f9      	bne.n	400ca4 <__libc_init_array+0x10>
  400cb0:	4e0a      	ldr	r6, [pc, #40]	; (400cdc <__libc_init_array+0x48>)
  400cb2:	4d0b      	ldr	r5, [pc, #44]	; (400ce0 <__libc_init_array+0x4c>)
  400cb4:	1b76      	subs	r6, r6, r5
  400cb6:	f001 f86b 	bl	401d90 <_init>
  400cba:	10b6      	asrs	r6, r6, #2
  400cbc:	bf18      	it	ne
  400cbe:	2400      	movne	r4, #0
  400cc0:	d006      	beq.n	400cd0 <__libc_init_array+0x3c>
  400cc2:	3401      	adds	r4, #1
  400cc4:	f855 3b04 	ldr.w	r3, [r5], #4
  400cc8:	4798      	blx	r3
  400cca:	42a6      	cmp	r6, r4
  400ccc:	d1f9      	bne.n	400cc2 <__libc_init_array+0x2e>
  400cce:	bd70      	pop	{r4, r5, r6, pc}
  400cd0:	bd70      	pop	{r4, r5, r6, pc}
  400cd2:	bf00      	nop
  400cd4:	00401d9c 	.word	0x00401d9c
  400cd8:	00401d9c 	.word	0x00401d9c
  400cdc:	00401da4 	.word	0x00401da4
  400ce0:	00401d9c 	.word	0x00401d9c

00400ce4 <memset>:
  400ce4:	b470      	push	{r4, r5, r6}
  400ce6:	0786      	lsls	r6, r0, #30
  400ce8:	d046      	beq.n	400d78 <memset+0x94>
  400cea:	1e54      	subs	r4, r2, #1
  400cec:	2a00      	cmp	r2, #0
  400cee:	d041      	beq.n	400d74 <memset+0x90>
  400cf0:	b2ca      	uxtb	r2, r1
  400cf2:	4603      	mov	r3, r0
  400cf4:	e002      	b.n	400cfc <memset+0x18>
  400cf6:	f114 34ff 	adds.w	r4, r4, #4294967295
  400cfa:	d33b      	bcc.n	400d74 <memset+0x90>
  400cfc:	f803 2b01 	strb.w	r2, [r3], #1
  400d00:	079d      	lsls	r5, r3, #30
  400d02:	d1f8      	bne.n	400cf6 <memset+0x12>
  400d04:	2c03      	cmp	r4, #3
  400d06:	d92e      	bls.n	400d66 <memset+0x82>
  400d08:	b2cd      	uxtb	r5, r1
  400d0a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  400d0e:	2c0f      	cmp	r4, #15
  400d10:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  400d14:	d919      	bls.n	400d4a <memset+0x66>
  400d16:	f103 0210 	add.w	r2, r3, #16
  400d1a:	4626      	mov	r6, r4
  400d1c:	3e10      	subs	r6, #16
  400d1e:	2e0f      	cmp	r6, #15
  400d20:	f842 5c10 	str.w	r5, [r2, #-16]
  400d24:	f842 5c0c 	str.w	r5, [r2, #-12]
  400d28:	f842 5c08 	str.w	r5, [r2, #-8]
  400d2c:	f842 5c04 	str.w	r5, [r2, #-4]
  400d30:	f102 0210 	add.w	r2, r2, #16
  400d34:	d8f2      	bhi.n	400d1c <memset+0x38>
  400d36:	f1a4 0210 	sub.w	r2, r4, #16
  400d3a:	f022 020f 	bic.w	r2, r2, #15
  400d3e:	f004 040f 	and.w	r4, r4, #15
  400d42:	3210      	adds	r2, #16
  400d44:	2c03      	cmp	r4, #3
  400d46:	4413      	add	r3, r2
  400d48:	d90d      	bls.n	400d66 <memset+0x82>
  400d4a:	461e      	mov	r6, r3
  400d4c:	4622      	mov	r2, r4
  400d4e:	3a04      	subs	r2, #4
  400d50:	2a03      	cmp	r2, #3
  400d52:	f846 5b04 	str.w	r5, [r6], #4
  400d56:	d8fa      	bhi.n	400d4e <memset+0x6a>
  400d58:	1f22      	subs	r2, r4, #4
  400d5a:	f022 0203 	bic.w	r2, r2, #3
  400d5e:	3204      	adds	r2, #4
  400d60:	4413      	add	r3, r2
  400d62:	f004 0403 	and.w	r4, r4, #3
  400d66:	b12c      	cbz	r4, 400d74 <memset+0x90>
  400d68:	b2c9      	uxtb	r1, r1
  400d6a:	441c      	add	r4, r3
  400d6c:	f803 1b01 	strb.w	r1, [r3], #1
  400d70:	429c      	cmp	r4, r3
  400d72:	d1fb      	bne.n	400d6c <memset+0x88>
  400d74:	bc70      	pop	{r4, r5, r6}
  400d76:	4770      	bx	lr
  400d78:	4614      	mov	r4, r2
  400d7a:	4603      	mov	r3, r0
  400d7c:	e7c2      	b.n	400d04 <memset+0x20>
  400d7e:	bf00      	nop

00400d80 <setbuf>:
  400d80:	2900      	cmp	r1, #0
  400d82:	bf0c      	ite	eq
  400d84:	2202      	moveq	r2, #2
  400d86:	2200      	movne	r2, #0
  400d88:	f44f 6380 	mov.w	r3, #1024	; 0x400
  400d8c:	f000 b800 	b.w	400d90 <setvbuf>

00400d90 <setvbuf>:
  400d90:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400d94:	4c61      	ldr	r4, [pc, #388]	; (400f1c <setvbuf+0x18c>)
  400d96:	6825      	ldr	r5, [r4, #0]
  400d98:	b083      	sub	sp, #12
  400d9a:	4604      	mov	r4, r0
  400d9c:	460f      	mov	r7, r1
  400d9e:	4690      	mov	r8, r2
  400da0:	461e      	mov	r6, r3
  400da2:	b115      	cbz	r5, 400daa <setvbuf+0x1a>
  400da4:	6bab      	ldr	r3, [r5, #56]	; 0x38
  400da6:	2b00      	cmp	r3, #0
  400da8:	d064      	beq.n	400e74 <setvbuf+0xe4>
  400daa:	f1b8 0f02 	cmp.w	r8, #2
  400dae:	d006      	beq.n	400dbe <setvbuf+0x2e>
  400db0:	f1b8 0f01 	cmp.w	r8, #1
  400db4:	f200 809f 	bhi.w	400ef6 <setvbuf+0x166>
  400db8:	2e00      	cmp	r6, #0
  400dba:	f2c0 809c 	blt.w	400ef6 <setvbuf+0x166>
  400dbe:	6e63      	ldr	r3, [r4, #100]	; 0x64
  400dc0:	07d8      	lsls	r0, r3, #31
  400dc2:	d534      	bpl.n	400e2e <setvbuf+0x9e>
  400dc4:	4621      	mov	r1, r4
  400dc6:	4628      	mov	r0, r5
  400dc8:	f000 f95a 	bl	401080 <_fflush_r>
  400dcc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  400dce:	b141      	cbz	r1, 400de2 <setvbuf+0x52>
  400dd0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  400dd4:	4299      	cmp	r1, r3
  400dd6:	d002      	beq.n	400dde <setvbuf+0x4e>
  400dd8:	4628      	mov	r0, r5
  400dda:	f000 fa4b 	bl	401274 <_free_r>
  400dde:	2300      	movs	r3, #0
  400de0:	6323      	str	r3, [r4, #48]	; 0x30
  400de2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  400de6:	2200      	movs	r2, #0
  400de8:	61a2      	str	r2, [r4, #24]
  400dea:	6062      	str	r2, [r4, #4]
  400dec:	061a      	lsls	r2, r3, #24
  400dee:	d43a      	bmi.n	400e66 <setvbuf+0xd6>
  400df0:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  400df4:	f023 0303 	bic.w	r3, r3, #3
  400df8:	f1b8 0f02 	cmp.w	r8, #2
  400dfc:	81a3      	strh	r3, [r4, #12]
  400dfe:	d01d      	beq.n	400e3c <setvbuf+0xac>
  400e00:	ab01      	add	r3, sp, #4
  400e02:	466a      	mov	r2, sp
  400e04:	4621      	mov	r1, r4
  400e06:	4628      	mov	r0, r5
  400e08:	f000 fb4c 	bl	4014a4 <__swhatbuf_r>
  400e0c:	89a3      	ldrh	r3, [r4, #12]
  400e0e:	4318      	orrs	r0, r3
  400e10:	81a0      	strh	r0, [r4, #12]
  400e12:	2e00      	cmp	r6, #0
  400e14:	d132      	bne.n	400e7c <setvbuf+0xec>
  400e16:	9e00      	ldr	r6, [sp, #0]
  400e18:	4630      	mov	r0, r6
  400e1a:	f000 fb71 	bl	401500 <malloc>
  400e1e:	4607      	mov	r7, r0
  400e20:	2800      	cmp	r0, #0
  400e22:	d06b      	beq.n	400efc <setvbuf+0x16c>
  400e24:	89a3      	ldrh	r3, [r4, #12]
  400e26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  400e2a:	81a3      	strh	r3, [r4, #12]
  400e2c:	e028      	b.n	400e80 <setvbuf+0xf0>
  400e2e:	89a3      	ldrh	r3, [r4, #12]
  400e30:	0599      	lsls	r1, r3, #22
  400e32:	d4c7      	bmi.n	400dc4 <setvbuf+0x34>
  400e34:	6da0      	ldr	r0, [r4, #88]	; 0x58
  400e36:	f000 fb31 	bl	40149c <__retarget_lock_acquire_recursive>
  400e3a:	e7c3      	b.n	400dc4 <setvbuf+0x34>
  400e3c:	2500      	movs	r5, #0
  400e3e:	6e61      	ldr	r1, [r4, #100]	; 0x64
  400e40:	2600      	movs	r6, #0
  400e42:	f104 0243 	add.w	r2, r4, #67	; 0x43
  400e46:	f043 0302 	orr.w	r3, r3, #2
  400e4a:	2001      	movs	r0, #1
  400e4c:	60a6      	str	r6, [r4, #8]
  400e4e:	07ce      	lsls	r6, r1, #31
  400e50:	81a3      	strh	r3, [r4, #12]
  400e52:	6022      	str	r2, [r4, #0]
  400e54:	6122      	str	r2, [r4, #16]
  400e56:	6160      	str	r0, [r4, #20]
  400e58:	d401      	bmi.n	400e5e <setvbuf+0xce>
  400e5a:	0598      	lsls	r0, r3, #22
  400e5c:	d53e      	bpl.n	400edc <setvbuf+0x14c>
  400e5e:	4628      	mov	r0, r5
  400e60:	b003      	add	sp, #12
  400e62:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400e66:	6921      	ldr	r1, [r4, #16]
  400e68:	4628      	mov	r0, r5
  400e6a:	f000 fa03 	bl	401274 <_free_r>
  400e6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  400e72:	e7bd      	b.n	400df0 <setvbuf+0x60>
  400e74:	4628      	mov	r0, r5
  400e76:	f000 f95b 	bl	401130 <__sinit>
  400e7a:	e796      	b.n	400daa <setvbuf+0x1a>
  400e7c:	2f00      	cmp	r7, #0
  400e7e:	d0cb      	beq.n	400e18 <setvbuf+0x88>
  400e80:	6bab      	ldr	r3, [r5, #56]	; 0x38
  400e82:	2b00      	cmp	r3, #0
  400e84:	d033      	beq.n	400eee <setvbuf+0x15e>
  400e86:	9b00      	ldr	r3, [sp, #0]
  400e88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  400e8c:	6027      	str	r7, [r4, #0]
  400e8e:	429e      	cmp	r6, r3
  400e90:	bf1c      	itt	ne
  400e92:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  400e96:	81a2      	strhne	r2, [r4, #12]
  400e98:	f1b8 0f01 	cmp.w	r8, #1
  400e9c:	bf04      	itt	eq
  400e9e:	f042 0201 	orreq.w	r2, r2, #1
  400ea2:	81a2      	strheq	r2, [r4, #12]
  400ea4:	b292      	uxth	r2, r2
  400ea6:	f012 0308 	ands.w	r3, r2, #8
  400eaa:	6127      	str	r7, [r4, #16]
  400eac:	6166      	str	r6, [r4, #20]
  400eae:	d00e      	beq.n	400ece <setvbuf+0x13e>
  400eb0:	07d1      	lsls	r1, r2, #31
  400eb2:	d51a      	bpl.n	400eea <setvbuf+0x15a>
  400eb4:	6e65      	ldr	r5, [r4, #100]	; 0x64
  400eb6:	4276      	negs	r6, r6
  400eb8:	2300      	movs	r3, #0
  400eba:	f015 0501 	ands.w	r5, r5, #1
  400ebe:	61a6      	str	r6, [r4, #24]
  400ec0:	60a3      	str	r3, [r4, #8]
  400ec2:	d009      	beq.n	400ed8 <setvbuf+0x148>
  400ec4:	2500      	movs	r5, #0
  400ec6:	4628      	mov	r0, r5
  400ec8:	b003      	add	sp, #12
  400eca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400ece:	60a3      	str	r3, [r4, #8]
  400ed0:	6e65      	ldr	r5, [r4, #100]	; 0x64
  400ed2:	f015 0501 	ands.w	r5, r5, #1
  400ed6:	d1f5      	bne.n	400ec4 <setvbuf+0x134>
  400ed8:	0593      	lsls	r3, r2, #22
  400eda:	d4c0      	bmi.n	400e5e <setvbuf+0xce>
  400edc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  400ede:	f000 fadf 	bl	4014a0 <__retarget_lock_release_recursive>
  400ee2:	4628      	mov	r0, r5
  400ee4:	b003      	add	sp, #12
  400ee6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400eea:	60a6      	str	r6, [r4, #8]
  400eec:	e7f0      	b.n	400ed0 <setvbuf+0x140>
  400eee:	4628      	mov	r0, r5
  400ef0:	f000 f91e 	bl	401130 <__sinit>
  400ef4:	e7c7      	b.n	400e86 <setvbuf+0xf6>
  400ef6:	f04f 35ff 	mov.w	r5, #4294967295
  400efa:	e7b0      	b.n	400e5e <setvbuf+0xce>
  400efc:	f8dd 9000 	ldr.w	r9, [sp]
  400f00:	45b1      	cmp	r9, r6
  400f02:	d004      	beq.n	400f0e <setvbuf+0x17e>
  400f04:	4648      	mov	r0, r9
  400f06:	f000 fafb 	bl	401500 <malloc>
  400f0a:	4607      	mov	r7, r0
  400f0c:	b920      	cbnz	r0, 400f18 <setvbuf+0x188>
  400f0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  400f12:	f04f 35ff 	mov.w	r5, #4294967295
  400f16:	e792      	b.n	400e3e <setvbuf+0xae>
  400f18:	464e      	mov	r6, r9
  400f1a:	e783      	b.n	400e24 <setvbuf+0x94>
  400f1c:	20000010 	.word	0x20000010

00400f20 <register_fini>:
  400f20:	4b02      	ldr	r3, [pc, #8]	; (400f2c <register_fini+0xc>)
  400f22:	b113      	cbz	r3, 400f2a <register_fini+0xa>
  400f24:	4802      	ldr	r0, [pc, #8]	; (400f30 <register_fini+0x10>)
  400f26:	f000 b805 	b.w	400f34 <atexit>
  400f2a:	4770      	bx	lr
  400f2c:	00000000 	.word	0x00000000
  400f30:	004011a1 	.word	0x004011a1

00400f34 <atexit>:
  400f34:	2300      	movs	r3, #0
  400f36:	4601      	mov	r1, r0
  400f38:	461a      	mov	r2, r3
  400f3a:	4618      	mov	r0, r3
  400f3c:	f000 be10 	b.w	401b60 <__register_exitproc>

00400f40 <__sflush_r>:
  400f40:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  400f44:	b29a      	uxth	r2, r3
  400f46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400f4a:	460d      	mov	r5, r1
  400f4c:	0711      	lsls	r1, r2, #28
  400f4e:	4680      	mov	r8, r0
  400f50:	d43a      	bmi.n	400fc8 <__sflush_r+0x88>
  400f52:	686a      	ldr	r2, [r5, #4]
  400f54:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  400f58:	2a00      	cmp	r2, #0
  400f5a:	81ab      	strh	r3, [r5, #12]
  400f5c:	dd6f      	ble.n	40103e <__sflush_r+0xfe>
  400f5e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  400f60:	2c00      	cmp	r4, #0
  400f62:	d049      	beq.n	400ff8 <__sflush_r+0xb8>
  400f64:	2200      	movs	r2, #0
  400f66:	b29b      	uxth	r3, r3
  400f68:	f8d8 6000 	ldr.w	r6, [r8]
  400f6c:	f8c8 2000 	str.w	r2, [r8]
  400f70:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  400f74:	d067      	beq.n	401046 <__sflush_r+0x106>
  400f76:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  400f78:	075f      	lsls	r7, r3, #29
  400f7a:	d505      	bpl.n	400f88 <__sflush_r+0x48>
  400f7c:	6869      	ldr	r1, [r5, #4]
  400f7e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400f80:	1a52      	subs	r2, r2, r1
  400f82:	b10b      	cbz	r3, 400f88 <__sflush_r+0x48>
  400f84:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  400f86:	1ad2      	subs	r2, r2, r3
  400f88:	2300      	movs	r3, #0
  400f8a:	69e9      	ldr	r1, [r5, #28]
  400f8c:	4640      	mov	r0, r8
  400f8e:	47a0      	blx	r4
  400f90:	1c44      	adds	r4, r0, #1
  400f92:	d03c      	beq.n	40100e <__sflush_r+0xce>
  400f94:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  400f98:	692a      	ldr	r2, [r5, #16]
  400f9a:	602a      	str	r2, [r5, #0]
  400f9c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  400fa0:	2200      	movs	r2, #0
  400fa2:	81ab      	strh	r3, [r5, #12]
  400fa4:	04db      	lsls	r3, r3, #19
  400fa6:	606a      	str	r2, [r5, #4]
  400fa8:	d447      	bmi.n	40103a <__sflush_r+0xfa>
  400faa:	6b29      	ldr	r1, [r5, #48]	; 0x30
  400fac:	f8c8 6000 	str.w	r6, [r8]
  400fb0:	b311      	cbz	r1, 400ff8 <__sflush_r+0xb8>
  400fb2:	f105 0340 	add.w	r3, r5, #64	; 0x40
  400fb6:	4299      	cmp	r1, r3
  400fb8:	d002      	beq.n	400fc0 <__sflush_r+0x80>
  400fba:	4640      	mov	r0, r8
  400fbc:	f000 f95a 	bl	401274 <_free_r>
  400fc0:	2000      	movs	r0, #0
  400fc2:	6328      	str	r0, [r5, #48]	; 0x30
  400fc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400fc8:	692e      	ldr	r6, [r5, #16]
  400fca:	b1ae      	cbz	r6, 400ff8 <__sflush_r+0xb8>
  400fcc:	682c      	ldr	r4, [r5, #0]
  400fce:	602e      	str	r6, [r5, #0]
  400fd0:	0791      	lsls	r1, r2, #30
  400fd2:	bf0c      	ite	eq
  400fd4:	696b      	ldreq	r3, [r5, #20]
  400fd6:	2300      	movne	r3, #0
  400fd8:	1ba4      	subs	r4, r4, r6
  400fda:	60ab      	str	r3, [r5, #8]
  400fdc:	e00a      	b.n	400ff4 <__sflush_r+0xb4>
  400fde:	4623      	mov	r3, r4
  400fe0:	4632      	mov	r2, r6
  400fe2:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  400fe4:	69e9      	ldr	r1, [r5, #28]
  400fe6:	4640      	mov	r0, r8
  400fe8:	47b8      	blx	r7
  400fea:	2800      	cmp	r0, #0
  400fec:	eba4 0400 	sub.w	r4, r4, r0
  400ff0:	4406      	add	r6, r0
  400ff2:	dd04      	ble.n	400ffe <__sflush_r+0xbe>
  400ff4:	2c00      	cmp	r4, #0
  400ff6:	dcf2      	bgt.n	400fde <__sflush_r+0x9e>
  400ff8:	2000      	movs	r0, #0
  400ffa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400ffe:	89ab      	ldrh	r3, [r5, #12]
  401000:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401004:	81ab      	strh	r3, [r5, #12]
  401006:	f04f 30ff 	mov.w	r0, #4294967295
  40100a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40100e:	f8d8 4000 	ldr.w	r4, [r8]
  401012:	2c1d      	cmp	r4, #29
  401014:	d8f3      	bhi.n	400ffe <__sflush_r+0xbe>
  401016:	4b19      	ldr	r3, [pc, #100]	; (40107c <__sflush_r+0x13c>)
  401018:	40e3      	lsrs	r3, r4
  40101a:	43db      	mvns	r3, r3
  40101c:	f013 0301 	ands.w	r3, r3, #1
  401020:	d1ed      	bne.n	400ffe <__sflush_r+0xbe>
  401022:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  401026:	606b      	str	r3, [r5, #4]
  401028:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  40102c:	6929      	ldr	r1, [r5, #16]
  40102e:	81ab      	strh	r3, [r5, #12]
  401030:	04da      	lsls	r2, r3, #19
  401032:	6029      	str	r1, [r5, #0]
  401034:	d5b9      	bpl.n	400faa <__sflush_r+0x6a>
  401036:	2c00      	cmp	r4, #0
  401038:	d1b7      	bne.n	400faa <__sflush_r+0x6a>
  40103a:	6528      	str	r0, [r5, #80]	; 0x50
  40103c:	e7b5      	b.n	400faa <__sflush_r+0x6a>
  40103e:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  401040:	2a00      	cmp	r2, #0
  401042:	dc8c      	bgt.n	400f5e <__sflush_r+0x1e>
  401044:	e7d8      	b.n	400ff8 <__sflush_r+0xb8>
  401046:	2301      	movs	r3, #1
  401048:	69e9      	ldr	r1, [r5, #28]
  40104a:	4640      	mov	r0, r8
  40104c:	47a0      	blx	r4
  40104e:	1c43      	adds	r3, r0, #1
  401050:	4602      	mov	r2, r0
  401052:	d002      	beq.n	40105a <__sflush_r+0x11a>
  401054:	89ab      	ldrh	r3, [r5, #12]
  401056:	6aac      	ldr	r4, [r5, #40]	; 0x28
  401058:	e78e      	b.n	400f78 <__sflush_r+0x38>
  40105a:	f8d8 3000 	ldr.w	r3, [r8]
  40105e:	2b00      	cmp	r3, #0
  401060:	d0f8      	beq.n	401054 <__sflush_r+0x114>
  401062:	2b1d      	cmp	r3, #29
  401064:	d001      	beq.n	40106a <__sflush_r+0x12a>
  401066:	2b16      	cmp	r3, #22
  401068:	d102      	bne.n	401070 <__sflush_r+0x130>
  40106a:	f8c8 6000 	str.w	r6, [r8]
  40106e:	e7c3      	b.n	400ff8 <__sflush_r+0xb8>
  401070:	89ab      	ldrh	r3, [r5, #12]
  401072:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401076:	81ab      	strh	r3, [r5, #12]
  401078:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40107c:	20400001 	.word	0x20400001

00401080 <_fflush_r>:
  401080:	b538      	push	{r3, r4, r5, lr}
  401082:	460d      	mov	r5, r1
  401084:	4604      	mov	r4, r0
  401086:	b108      	cbz	r0, 40108c <_fflush_r+0xc>
  401088:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40108a:	b1bb      	cbz	r3, 4010bc <_fflush_r+0x3c>
  40108c:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  401090:	b188      	cbz	r0, 4010b6 <_fflush_r+0x36>
  401092:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  401094:	07db      	lsls	r3, r3, #31
  401096:	d401      	bmi.n	40109c <_fflush_r+0x1c>
  401098:	0581      	lsls	r1, r0, #22
  40109a:	d517      	bpl.n	4010cc <_fflush_r+0x4c>
  40109c:	4620      	mov	r0, r4
  40109e:	4629      	mov	r1, r5
  4010a0:	f7ff ff4e 	bl	400f40 <__sflush_r>
  4010a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4010a6:	07da      	lsls	r2, r3, #31
  4010a8:	4604      	mov	r4, r0
  4010aa:	d402      	bmi.n	4010b2 <_fflush_r+0x32>
  4010ac:	89ab      	ldrh	r3, [r5, #12]
  4010ae:	059b      	lsls	r3, r3, #22
  4010b0:	d507      	bpl.n	4010c2 <_fflush_r+0x42>
  4010b2:	4620      	mov	r0, r4
  4010b4:	bd38      	pop	{r3, r4, r5, pc}
  4010b6:	4604      	mov	r4, r0
  4010b8:	4620      	mov	r0, r4
  4010ba:	bd38      	pop	{r3, r4, r5, pc}
  4010bc:	f000 f838 	bl	401130 <__sinit>
  4010c0:	e7e4      	b.n	40108c <_fflush_r+0xc>
  4010c2:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4010c4:	f000 f9ec 	bl	4014a0 <__retarget_lock_release_recursive>
  4010c8:	4620      	mov	r0, r4
  4010ca:	bd38      	pop	{r3, r4, r5, pc}
  4010cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4010ce:	f000 f9e5 	bl	40149c <__retarget_lock_acquire_recursive>
  4010d2:	e7e3      	b.n	40109c <_fflush_r+0x1c>

004010d4 <_cleanup_r>:
  4010d4:	4901      	ldr	r1, [pc, #4]	; (4010dc <_cleanup_r+0x8>)
  4010d6:	f000 b9b3 	b.w	401440 <_fwalk_reent>
  4010da:	bf00      	nop
  4010dc:	00401c49 	.word	0x00401c49

004010e0 <std.isra.0>:
  4010e0:	b510      	push	{r4, lr}
  4010e2:	2300      	movs	r3, #0
  4010e4:	4604      	mov	r4, r0
  4010e6:	8181      	strh	r1, [r0, #12]
  4010e8:	81c2      	strh	r2, [r0, #14]
  4010ea:	6003      	str	r3, [r0, #0]
  4010ec:	6043      	str	r3, [r0, #4]
  4010ee:	6083      	str	r3, [r0, #8]
  4010f0:	6643      	str	r3, [r0, #100]	; 0x64
  4010f2:	6103      	str	r3, [r0, #16]
  4010f4:	6143      	str	r3, [r0, #20]
  4010f6:	6183      	str	r3, [r0, #24]
  4010f8:	4619      	mov	r1, r3
  4010fa:	2208      	movs	r2, #8
  4010fc:	305c      	adds	r0, #92	; 0x5c
  4010fe:	f7ff fdf1 	bl	400ce4 <memset>
  401102:	4807      	ldr	r0, [pc, #28]	; (401120 <std.isra.0+0x40>)
  401104:	4907      	ldr	r1, [pc, #28]	; (401124 <std.isra.0+0x44>)
  401106:	4a08      	ldr	r2, [pc, #32]	; (401128 <std.isra.0+0x48>)
  401108:	4b08      	ldr	r3, [pc, #32]	; (40112c <std.isra.0+0x4c>)
  40110a:	6220      	str	r0, [r4, #32]
  40110c:	61e4      	str	r4, [r4, #28]
  40110e:	6261      	str	r1, [r4, #36]	; 0x24
  401110:	62a2      	str	r2, [r4, #40]	; 0x28
  401112:	62e3      	str	r3, [r4, #44]	; 0x2c
  401114:	f104 0058 	add.w	r0, r4, #88	; 0x58
  401118:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40111c:	f000 b9ba 	b.w	401494 <__retarget_lock_init_recursive>
  401120:	00401aad 	.word	0x00401aad
  401124:	00401ad1 	.word	0x00401ad1
  401128:	00401b0d 	.word	0x00401b0d
  40112c:	00401b2d 	.word	0x00401b2d

00401130 <__sinit>:
  401130:	b510      	push	{r4, lr}
  401132:	4604      	mov	r4, r0
  401134:	4812      	ldr	r0, [pc, #72]	; (401180 <__sinit+0x50>)
  401136:	f000 f9b1 	bl	40149c <__retarget_lock_acquire_recursive>
  40113a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  40113c:	b9d2      	cbnz	r2, 401174 <__sinit+0x44>
  40113e:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  401142:	4810      	ldr	r0, [pc, #64]	; (401184 <__sinit+0x54>)
  401144:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  401148:	2103      	movs	r1, #3
  40114a:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  40114e:	63e0      	str	r0, [r4, #60]	; 0x3c
  401150:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  401154:	6860      	ldr	r0, [r4, #4]
  401156:	2104      	movs	r1, #4
  401158:	f7ff ffc2 	bl	4010e0 <std.isra.0>
  40115c:	2201      	movs	r2, #1
  40115e:	2109      	movs	r1, #9
  401160:	68a0      	ldr	r0, [r4, #8]
  401162:	f7ff ffbd 	bl	4010e0 <std.isra.0>
  401166:	2202      	movs	r2, #2
  401168:	2112      	movs	r1, #18
  40116a:	68e0      	ldr	r0, [r4, #12]
  40116c:	f7ff ffb8 	bl	4010e0 <std.isra.0>
  401170:	2301      	movs	r3, #1
  401172:	63a3      	str	r3, [r4, #56]	; 0x38
  401174:	4802      	ldr	r0, [pc, #8]	; (401180 <__sinit+0x50>)
  401176:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40117a:	f000 b991 	b.w	4014a0 <__retarget_lock_release_recursive>
  40117e:	bf00      	nop
  401180:	20000984 	.word	0x20000984
  401184:	004010d5 	.word	0x004010d5

00401188 <__sfp_lock_acquire>:
  401188:	4801      	ldr	r0, [pc, #4]	; (401190 <__sfp_lock_acquire+0x8>)
  40118a:	f000 b987 	b.w	40149c <__retarget_lock_acquire_recursive>
  40118e:	bf00      	nop
  401190:	20000998 	.word	0x20000998

00401194 <__sfp_lock_release>:
  401194:	4801      	ldr	r0, [pc, #4]	; (40119c <__sfp_lock_release+0x8>)
  401196:	f000 b983 	b.w	4014a0 <__retarget_lock_release_recursive>
  40119a:	bf00      	nop
  40119c:	20000998 	.word	0x20000998

004011a0 <__libc_fini_array>:
  4011a0:	b538      	push	{r3, r4, r5, lr}
  4011a2:	4c0a      	ldr	r4, [pc, #40]	; (4011cc <__libc_fini_array+0x2c>)
  4011a4:	4d0a      	ldr	r5, [pc, #40]	; (4011d0 <__libc_fini_array+0x30>)
  4011a6:	1b64      	subs	r4, r4, r5
  4011a8:	10a4      	asrs	r4, r4, #2
  4011aa:	d00a      	beq.n	4011c2 <__libc_fini_array+0x22>
  4011ac:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4011b0:	3b01      	subs	r3, #1
  4011b2:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4011b6:	3c01      	subs	r4, #1
  4011b8:	f855 3904 	ldr.w	r3, [r5], #-4
  4011bc:	4798      	blx	r3
  4011be:	2c00      	cmp	r4, #0
  4011c0:	d1f9      	bne.n	4011b6 <__libc_fini_array+0x16>
  4011c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4011c6:	f000 bded 	b.w	401da4 <_fini>
  4011ca:	bf00      	nop
  4011cc:	00401db4 	.word	0x00401db4
  4011d0:	00401db0 	.word	0x00401db0

004011d4 <_malloc_trim_r>:
  4011d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4011d6:	4f24      	ldr	r7, [pc, #144]	; (401268 <_malloc_trim_r+0x94>)
  4011d8:	460c      	mov	r4, r1
  4011da:	4606      	mov	r6, r0
  4011dc:	f000 fc48 	bl	401a70 <__malloc_lock>
  4011e0:	68bb      	ldr	r3, [r7, #8]
  4011e2:	685d      	ldr	r5, [r3, #4]
  4011e4:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4011e8:	310f      	adds	r1, #15
  4011ea:	f025 0503 	bic.w	r5, r5, #3
  4011ee:	4429      	add	r1, r5
  4011f0:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4011f4:	f021 010f 	bic.w	r1, r1, #15
  4011f8:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4011fc:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  401200:	db07      	blt.n	401212 <_malloc_trim_r+0x3e>
  401202:	2100      	movs	r1, #0
  401204:	4630      	mov	r0, r6
  401206:	f000 fc3f 	bl	401a88 <_sbrk_r>
  40120a:	68bb      	ldr	r3, [r7, #8]
  40120c:	442b      	add	r3, r5
  40120e:	4298      	cmp	r0, r3
  401210:	d004      	beq.n	40121c <_malloc_trim_r+0x48>
  401212:	4630      	mov	r0, r6
  401214:	f000 fc32 	bl	401a7c <__malloc_unlock>
  401218:	2000      	movs	r0, #0
  40121a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40121c:	4261      	negs	r1, r4
  40121e:	4630      	mov	r0, r6
  401220:	f000 fc32 	bl	401a88 <_sbrk_r>
  401224:	3001      	adds	r0, #1
  401226:	d00d      	beq.n	401244 <_malloc_trim_r+0x70>
  401228:	4b10      	ldr	r3, [pc, #64]	; (40126c <_malloc_trim_r+0x98>)
  40122a:	68ba      	ldr	r2, [r7, #8]
  40122c:	6819      	ldr	r1, [r3, #0]
  40122e:	1b2d      	subs	r5, r5, r4
  401230:	f045 0501 	orr.w	r5, r5, #1
  401234:	4630      	mov	r0, r6
  401236:	1b09      	subs	r1, r1, r4
  401238:	6055      	str	r5, [r2, #4]
  40123a:	6019      	str	r1, [r3, #0]
  40123c:	f000 fc1e 	bl	401a7c <__malloc_unlock>
  401240:	2001      	movs	r0, #1
  401242:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401244:	2100      	movs	r1, #0
  401246:	4630      	mov	r0, r6
  401248:	f000 fc1e 	bl	401a88 <_sbrk_r>
  40124c:	68ba      	ldr	r2, [r7, #8]
  40124e:	1a83      	subs	r3, r0, r2
  401250:	2b0f      	cmp	r3, #15
  401252:	ddde      	ble.n	401212 <_malloc_trim_r+0x3e>
  401254:	4c06      	ldr	r4, [pc, #24]	; (401270 <_malloc_trim_r+0x9c>)
  401256:	4905      	ldr	r1, [pc, #20]	; (40126c <_malloc_trim_r+0x98>)
  401258:	6824      	ldr	r4, [r4, #0]
  40125a:	f043 0301 	orr.w	r3, r3, #1
  40125e:	1b00      	subs	r0, r0, r4
  401260:	6053      	str	r3, [r2, #4]
  401262:	6008      	str	r0, [r1, #0]
  401264:	e7d5      	b.n	401212 <_malloc_trim_r+0x3e>
  401266:	bf00      	nop
  401268:	20000444 	.word	0x20000444
  40126c:	20000874 	.word	0x20000874
  401270:	2000084c 	.word	0x2000084c

00401274 <_free_r>:
  401274:	2900      	cmp	r1, #0
  401276:	d044      	beq.n	401302 <_free_r+0x8e>
  401278:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40127c:	460d      	mov	r5, r1
  40127e:	4680      	mov	r8, r0
  401280:	f000 fbf6 	bl	401a70 <__malloc_lock>
  401284:	f855 7c04 	ldr.w	r7, [r5, #-4]
  401288:	4969      	ldr	r1, [pc, #420]	; (401430 <_free_r+0x1bc>)
  40128a:	f027 0301 	bic.w	r3, r7, #1
  40128e:	f1a5 0408 	sub.w	r4, r5, #8
  401292:	18e2      	adds	r2, r4, r3
  401294:	688e      	ldr	r6, [r1, #8]
  401296:	6850      	ldr	r0, [r2, #4]
  401298:	42b2      	cmp	r2, r6
  40129a:	f020 0003 	bic.w	r0, r0, #3
  40129e:	d05e      	beq.n	40135e <_free_r+0xea>
  4012a0:	07fe      	lsls	r6, r7, #31
  4012a2:	6050      	str	r0, [r2, #4]
  4012a4:	d40b      	bmi.n	4012be <_free_r+0x4a>
  4012a6:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4012aa:	1be4      	subs	r4, r4, r7
  4012ac:	f101 0e08 	add.w	lr, r1, #8
  4012b0:	68a5      	ldr	r5, [r4, #8]
  4012b2:	4575      	cmp	r5, lr
  4012b4:	443b      	add	r3, r7
  4012b6:	d06d      	beq.n	401394 <_free_r+0x120>
  4012b8:	68e7      	ldr	r7, [r4, #12]
  4012ba:	60ef      	str	r7, [r5, #12]
  4012bc:	60bd      	str	r5, [r7, #8]
  4012be:	1815      	adds	r5, r2, r0
  4012c0:	686d      	ldr	r5, [r5, #4]
  4012c2:	07ed      	lsls	r5, r5, #31
  4012c4:	d53e      	bpl.n	401344 <_free_r+0xd0>
  4012c6:	f043 0201 	orr.w	r2, r3, #1
  4012ca:	6062      	str	r2, [r4, #4]
  4012cc:	50e3      	str	r3, [r4, r3]
  4012ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4012d2:	d217      	bcs.n	401304 <_free_r+0x90>
  4012d4:	08db      	lsrs	r3, r3, #3
  4012d6:	1c58      	adds	r0, r3, #1
  4012d8:	109a      	asrs	r2, r3, #2
  4012da:	684d      	ldr	r5, [r1, #4]
  4012dc:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4012e0:	60a7      	str	r7, [r4, #8]
  4012e2:	2301      	movs	r3, #1
  4012e4:	4093      	lsls	r3, r2
  4012e6:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4012ea:	432b      	orrs	r3, r5
  4012ec:	3a08      	subs	r2, #8
  4012ee:	60e2      	str	r2, [r4, #12]
  4012f0:	604b      	str	r3, [r1, #4]
  4012f2:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4012f6:	60fc      	str	r4, [r7, #12]
  4012f8:	4640      	mov	r0, r8
  4012fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4012fe:	f000 bbbd 	b.w	401a7c <__malloc_unlock>
  401302:	4770      	bx	lr
  401304:	0a5a      	lsrs	r2, r3, #9
  401306:	2a04      	cmp	r2, #4
  401308:	d852      	bhi.n	4013b0 <_free_r+0x13c>
  40130a:	099a      	lsrs	r2, r3, #6
  40130c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  401310:	00ff      	lsls	r7, r7, #3
  401312:	f102 0538 	add.w	r5, r2, #56	; 0x38
  401316:	19c8      	adds	r0, r1, r7
  401318:	59ca      	ldr	r2, [r1, r7]
  40131a:	3808      	subs	r0, #8
  40131c:	4290      	cmp	r0, r2
  40131e:	d04f      	beq.n	4013c0 <_free_r+0x14c>
  401320:	6851      	ldr	r1, [r2, #4]
  401322:	f021 0103 	bic.w	r1, r1, #3
  401326:	428b      	cmp	r3, r1
  401328:	d232      	bcs.n	401390 <_free_r+0x11c>
  40132a:	6892      	ldr	r2, [r2, #8]
  40132c:	4290      	cmp	r0, r2
  40132e:	d1f7      	bne.n	401320 <_free_r+0xac>
  401330:	68c3      	ldr	r3, [r0, #12]
  401332:	60a0      	str	r0, [r4, #8]
  401334:	60e3      	str	r3, [r4, #12]
  401336:	609c      	str	r4, [r3, #8]
  401338:	60c4      	str	r4, [r0, #12]
  40133a:	4640      	mov	r0, r8
  40133c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  401340:	f000 bb9c 	b.w	401a7c <__malloc_unlock>
  401344:	6895      	ldr	r5, [r2, #8]
  401346:	4f3b      	ldr	r7, [pc, #236]	; (401434 <_free_r+0x1c0>)
  401348:	42bd      	cmp	r5, r7
  40134a:	4403      	add	r3, r0
  40134c:	d040      	beq.n	4013d0 <_free_r+0x15c>
  40134e:	68d0      	ldr	r0, [r2, #12]
  401350:	60e8      	str	r0, [r5, #12]
  401352:	f043 0201 	orr.w	r2, r3, #1
  401356:	6085      	str	r5, [r0, #8]
  401358:	6062      	str	r2, [r4, #4]
  40135a:	50e3      	str	r3, [r4, r3]
  40135c:	e7b7      	b.n	4012ce <_free_r+0x5a>
  40135e:	07ff      	lsls	r7, r7, #31
  401360:	4403      	add	r3, r0
  401362:	d407      	bmi.n	401374 <_free_r+0x100>
  401364:	f855 2c08 	ldr.w	r2, [r5, #-8]
  401368:	1aa4      	subs	r4, r4, r2
  40136a:	4413      	add	r3, r2
  40136c:	68a0      	ldr	r0, [r4, #8]
  40136e:	68e2      	ldr	r2, [r4, #12]
  401370:	60c2      	str	r2, [r0, #12]
  401372:	6090      	str	r0, [r2, #8]
  401374:	4a30      	ldr	r2, [pc, #192]	; (401438 <_free_r+0x1c4>)
  401376:	6812      	ldr	r2, [r2, #0]
  401378:	f043 0001 	orr.w	r0, r3, #1
  40137c:	4293      	cmp	r3, r2
  40137e:	6060      	str	r0, [r4, #4]
  401380:	608c      	str	r4, [r1, #8]
  401382:	d3b9      	bcc.n	4012f8 <_free_r+0x84>
  401384:	4b2d      	ldr	r3, [pc, #180]	; (40143c <_free_r+0x1c8>)
  401386:	4640      	mov	r0, r8
  401388:	6819      	ldr	r1, [r3, #0]
  40138a:	f7ff ff23 	bl	4011d4 <_malloc_trim_r>
  40138e:	e7b3      	b.n	4012f8 <_free_r+0x84>
  401390:	4610      	mov	r0, r2
  401392:	e7cd      	b.n	401330 <_free_r+0xbc>
  401394:	1811      	adds	r1, r2, r0
  401396:	6849      	ldr	r1, [r1, #4]
  401398:	07c9      	lsls	r1, r1, #31
  40139a:	d444      	bmi.n	401426 <_free_r+0x1b2>
  40139c:	6891      	ldr	r1, [r2, #8]
  40139e:	68d2      	ldr	r2, [r2, #12]
  4013a0:	60ca      	str	r2, [r1, #12]
  4013a2:	4403      	add	r3, r0
  4013a4:	f043 0001 	orr.w	r0, r3, #1
  4013a8:	6091      	str	r1, [r2, #8]
  4013aa:	6060      	str	r0, [r4, #4]
  4013ac:	50e3      	str	r3, [r4, r3]
  4013ae:	e7a3      	b.n	4012f8 <_free_r+0x84>
  4013b0:	2a14      	cmp	r2, #20
  4013b2:	d816      	bhi.n	4013e2 <_free_r+0x16e>
  4013b4:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4013b8:	00ff      	lsls	r7, r7, #3
  4013ba:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4013be:	e7aa      	b.n	401316 <_free_r+0xa2>
  4013c0:	10aa      	asrs	r2, r5, #2
  4013c2:	2301      	movs	r3, #1
  4013c4:	684d      	ldr	r5, [r1, #4]
  4013c6:	4093      	lsls	r3, r2
  4013c8:	432b      	orrs	r3, r5
  4013ca:	604b      	str	r3, [r1, #4]
  4013cc:	4603      	mov	r3, r0
  4013ce:	e7b0      	b.n	401332 <_free_r+0xbe>
  4013d0:	f043 0201 	orr.w	r2, r3, #1
  4013d4:	614c      	str	r4, [r1, #20]
  4013d6:	610c      	str	r4, [r1, #16]
  4013d8:	60e5      	str	r5, [r4, #12]
  4013da:	60a5      	str	r5, [r4, #8]
  4013dc:	6062      	str	r2, [r4, #4]
  4013de:	50e3      	str	r3, [r4, r3]
  4013e0:	e78a      	b.n	4012f8 <_free_r+0x84>
  4013e2:	2a54      	cmp	r2, #84	; 0x54
  4013e4:	d806      	bhi.n	4013f4 <_free_r+0x180>
  4013e6:	0b1a      	lsrs	r2, r3, #12
  4013e8:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4013ec:	00ff      	lsls	r7, r7, #3
  4013ee:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4013f2:	e790      	b.n	401316 <_free_r+0xa2>
  4013f4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4013f8:	d806      	bhi.n	401408 <_free_r+0x194>
  4013fa:	0bda      	lsrs	r2, r3, #15
  4013fc:	f102 0778 	add.w	r7, r2, #120	; 0x78
  401400:	00ff      	lsls	r7, r7, #3
  401402:	f102 0577 	add.w	r5, r2, #119	; 0x77
  401406:	e786      	b.n	401316 <_free_r+0xa2>
  401408:	f240 5054 	movw	r0, #1364	; 0x554
  40140c:	4282      	cmp	r2, r0
  40140e:	d806      	bhi.n	40141e <_free_r+0x1aa>
  401410:	0c9a      	lsrs	r2, r3, #18
  401412:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  401416:	00ff      	lsls	r7, r7, #3
  401418:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40141c:	e77b      	b.n	401316 <_free_r+0xa2>
  40141e:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  401422:	257e      	movs	r5, #126	; 0x7e
  401424:	e777      	b.n	401316 <_free_r+0xa2>
  401426:	f043 0101 	orr.w	r1, r3, #1
  40142a:	6061      	str	r1, [r4, #4]
  40142c:	6013      	str	r3, [r2, #0]
  40142e:	e763      	b.n	4012f8 <_free_r+0x84>
  401430:	20000444 	.word	0x20000444
  401434:	2000044c 	.word	0x2000044c
  401438:	20000850 	.word	0x20000850
  40143c:	200008a4 	.word	0x200008a4

00401440 <_fwalk_reent>:
  401440:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401444:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  401448:	d01f      	beq.n	40148a <_fwalk_reent+0x4a>
  40144a:	4688      	mov	r8, r1
  40144c:	4606      	mov	r6, r0
  40144e:	f04f 0900 	mov.w	r9, #0
  401452:	687d      	ldr	r5, [r7, #4]
  401454:	68bc      	ldr	r4, [r7, #8]
  401456:	3d01      	subs	r5, #1
  401458:	d411      	bmi.n	40147e <_fwalk_reent+0x3e>
  40145a:	89a3      	ldrh	r3, [r4, #12]
  40145c:	2b01      	cmp	r3, #1
  40145e:	f105 35ff 	add.w	r5, r5, #4294967295
  401462:	d908      	bls.n	401476 <_fwalk_reent+0x36>
  401464:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  401468:	3301      	adds	r3, #1
  40146a:	4621      	mov	r1, r4
  40146c:	4630      	mov	r0, r6
  40146e:	d002      	beq.n	401476 <_fwalk_reent+0x36>
  401470:	47c0      	blx	r8
  401472:	ea49 0900 	orr.w	r9, r9, r0
  401476:	1c6b      	adds	r3, r5, #1
  401478:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40147c:	d1ed      	bne.n	40145a <_fwalk_reent+0x1a>
  40147e:	683f      	ldr	r7, [r7, #0]
  401480:	2f00      	cmp	r7, #0
  401482:	d1e6      	bne.n	401452 <_fwalk_reent+0x12>
  401484:	4648      	mov	r0, r9
  401486:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40148a:	46b9      	mov	r9, r7
  40148c:	4648      	mov	r0, r9
  40148e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401492:	bf00      	nop

00401494 <__retarget_lock_init_recursive>:
  401494:	4770      	bx	lr
  401496:	bf00      	nop

00401498 <__retarget_lock_close_recursive>:
  401498:	4770      	bx	lr
  40149a:	bf00      	nop

0040149c <__retarget_lock_acquire_recursive>:
  40149c:	4770      	bx	lr
  40149e:	bf00      	nop

004014a0 <__retarget_lock_release_recursive>:
  4014a0:	4770      	bx	lr
  4014a2:	bf00      	nop

004014a4 <__swhatbuf_r>:
  4014a4:	b570      	push	{r4, r5, r6, lr}
  4014a6:	460c      	mov	r4, r1
  4014a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4014ac:	2900      	cmp	r1, #0
  4014ae:	b090      	sub	sp, #64	; 0x40
  4014b0:	4615      	mov	r5, r2
  4014b2:	461e      	mov	r6, r3
  4014b4:	db14      	blt.n	4014e0 <__swhatbuf_r+0x3c>
  4014b6:	aa01      	add	r2, sp, #4
  4014b8:	f000 fc28 	bl	401d0c <_fstat_r>
  4014bc:	2800      	cmp	r0, #0
  4014be:	db0f      	blt.n	4014e0 <__swhatbuf_r+0x3c>
  4014c0:	9a02      	ldr	r2, [sp, #8]
  4014c2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4014c6:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4014ca:	fab2 f282 	clz	r2, r2
  4014ce:	0952      	lsrs	r2, r2, #5
  4014d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4014d4:	f44f 6000 	mov.w	r0, #2048	; 0x800
  4014d8:	6032      	str	r2, [r6, #0]
  4014da:	602b      	str	r3, [r5, #0]
  4014dc:	b010      	add	sp, #64	; 0x40
  4014de:	bd70      	pop	{r4, r5, r6, pc}
  4014e0:	89a2      	ldrh	r2, [r4, #12]
  4014e2:	2300      	movs	r3, #0
  4014e4:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  4014e8:	6033      	str	r3, [r6, #0]
  4014ea:	d004      	beq.n	4014f6 <__swhatbuf_r+0x52>
  4014ec:	2240      	movs	r2, #64	; 0x40
  4014ee:	4618      	mov	r0, r3
  4014f0:	602a      	str	r2, [r5, #0]
  4014f2:	b010      	add	sp, #64	; 0x40
  4014f4:	bd70      	pop	{r4, r5, r6, pc}
  4014f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4014fa:	602b      	str	r3, [r5, #0]
  4014fc:	b010      	add	sp, #64	; 0x40
  4014fe:	bd70      	pop	{r4, r5, r6, pc}

00401500 <malloc>:
  401500:	4b02      	ldr	r3, [pc, #8]	; (40150c <malloc+0xc>)
  401502:	4601      	mov	r1, r0
  401504:	6818      	ldr	r0, [r3, #0]
  401506:	f000 b803 	b.w	401510 <_malloc_r>
  40150a:	bf00      	nop
  40150c:	20000010 	.word	0x20000010

00401510 <_malloc_r>:
  401510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401514:	f101 060b 	add.w	r6, r1, #11
  401518:	2e16      	cmp	r6, #22
  40151a:	b083      	sub	sp, #12
  40151c:	4605      	mov	r5, r0
  40151e:	f240 809e 	bls.w	40165e <_malloc_r+0x14e>
  401522:	f036 0607 	bics.w	r6, r6, #7
  401526:	f100 80bd 	bmi.w	4016a4 <_malloc_r+0x194>
  40152a:	42b1      	cmp	r1, r6
  40152c:	f200 80ba 	bhi.w	4016a4 <_malloc_r+0x194>
  401530:	f000 fa9e 	bl	401a70 <__malloc_lock>
  401534:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  401538:	f0c0 8293 	bcc.w	401a62 <_malloc_r+0x552>
  40153c:	0a73      	lsrs	r3, r6, #9
  40153e:	f000 80b8 	beq.w	4016b2 <_malloc_r+0x1a2>
  401542:	2b04      	cmp	r3, #4
  401544:	f200 8179 	bhi.w	40183a <_malloc_r+0x32a>
  401548:	09b3      	lsrs	r3, r6, #6
  40154a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40154e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  401552:	00c3      	lsls	r3, r0, #3
  401554:	4fbf      	ldr	r7, [pc, #764]	; (401854 <_malloc_r+0x344>)
  401556:	443b      	add	r3, r7
  401558:	f1a3 0108 	sub.w	r1, r3, #8
  40155c:	685c      	ldr	r4, [r3, #4]
  40155e:	42a1      	cmp	r1, r4
  401560:	d106      	bne.n	401570 <_malloc_r+0x60>
  401562:	e00c      	b.n	40157e <_malloc_r+0x6e>
  401564:	2a00      	cmp	r2, #0
  401566:	f280 80aa 	bge.w	4016be <_malloc_r+0x1ae>
  40156a:	68e4      	ldr	r4, [r4, #12]
  40156c:	42a1      	cmp	r1, r4
  40156e:	d006      	beq.n	40157e <_malloc_r+0x6e>
  401570:	6863      	ldr	r3, [r4, #4]
  401572:	f023 0303 	bic.w	r3, r3, #3
  401576:	1b9a      	subs	r2, r3, r6
  401578:	2a0f      	cmp	r2, #15
  40157a:	ddf3      	ble.n	401564 <_malloc_r+0x54>
  40157c:	4670      	mov	r0, lr
  40157e:	693c      	ldr	r4, [r7, #16]
  401580:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 401868 <_malloc_r+0x358>
  401584:	4574      	cmp	r4, lr
  401586:	f000 81ab 	beq.w	4018e0 <_malloc_r+0x3d0>
  40158a:	6863      	ldr	r3, [r4, #4]
  40158c:	f023 0303 	bic.w	r3, r3, #3
  401590:	1b9a      	subs	r2, r3, r6
  401592:	2a0f      	cmp	r2, #15
  401594:	f300 8190 	bgt.w	4018b8 <_malloc_r+0x3a8>
  401598:	2a00      	cmp	r2, #0
  40159a:	f8c7 e014 	str.w	lr, [r7, #20]
  40159e:	f8c7 e010 	str.w	lr, [r7, #16]
  4015a2:	f280 809d 	bge.w	4016e0 <_malloc_r+0x1d0>
  4015a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4015aa:	f080 8161 	bcs.w	401870 <_malloc_r+0x360>
  4015ae:	08db      	lsrs	r3, r3, #3
  4015b0:	f103 0c01 	add.w	ip, r3, #1
  4015b4:	1099      	asrs	r1, r3, #2
  4015b6:	687a      	ldr	r2, [r7, #4]
  4015b8:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4015bc:	f8c4 8008 	str.w	r8, [r4, #8]
  4015c0:	2301      	movs	r3, #1
  4015c2:	408b      	lsls	r3, r1
  4015c4:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4015c8:	4313      	orrs	r3, r2
  4015ca:	3908      	subs	r1, #8
  4015cc:	60e1      	str	r1, [r4, #12]
  4015ce:	607b      	str	r3, [r7, #4]
  4015d0:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4015d4:	f8c8 400c 	str.w	r4, [r8, #12]
  4015d8:	1082      	asrs	r2, r0, #2
  4015da:	2401      	movs	r4, #1
  4015dc:	4094      	lsls	r4, r2
  4015de:	429c      	cmp	r4, r3
  4015e0:	f200 808b 	bhi.w	4016fa <_malloc_r+0x1ea>
  4015e4:	421c      	tst	r4, r3
  4015e6:	d106      	bne.n	4015f6 <_malloc_r+0xe6>
  4015e8:	f020 0003 	bic.w	r0, r0, #3
  4015ec:	0064      	lsls	r4, r4, #1
  4015ee:	421c      	tst	r4, r3
  4015f0:	f100 0004 	add.w	r0, r0, #4
  4015f4:	d0fa      	beq.n	4015ec <_malloc_r+0xdc>
  4015f6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4015fa:	46cc      	mov	ip, r9
  4015fc:	4680      	mov	r8, r0
  4015fe:	f8dc 300c 	ldr.w	r3, [ip, #12]
  401602:	459c      	cmp	ip, r3
  401604:	d107      	bne.n	401616 <_malloc_r+0x106>
  401606:	e16d      	b.n	4018e4 <_malloc_r+0x3d4>
  401608:	2a00      	cmp	r2, #0
  40160a:	f280 817b 	bge.w	401904 <_malloc_r+0x3f4>
  40160e:	68db      	ldr	r3, [r3, #12]
  401610:	459c      	cmp	ip, r3
  401612:	f000 8167 	beq.w	4018e4 <_malloc_r+0x3d4>
  401616:	6859      	ldr	r1, [r3, #4]
  401618:	f021 0103 	bic.w	r1, r1, #3
  40161c:	1b8a      	subs	r2, r1, r6
  40161e:	2a0f      	cmp	r2, #15
  401620:	ddf2      	ble.n	401608 <_malloc_r+0xf8>
  401622:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  401626:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40162a:	9300      	str	r3, [sp, #0]
  40162c:	199c      	adds	r4, r3, r6
  40162e:	4628      	mov	r0, r5
  401630:	f046 0601 	orr.w	r6, r6, #1
  401634:	f042 0501 	orr.w	r5, r2, #1
  401638:	605e      	str	r6, [r3, #4]
  40163a:	f8c8 c00c 	str.w	ip, [r8, #12]
  40163e:	f8cc 8008 	str.w	r8, [ip, #8]
  401642:	617c      	str	r4, [r7, #20]
  401644:	613c      	str	r4, [r7, #16]
  401646:	f8c4 e00c 	str.w	lr, [r4, #12]
  40164a:	f8c4 e008 	str.w	lr, [r4, #8]
  40164e:	6065      	str	r5, [r4, #4]
  401650:	505a      	str	r2, [r3, r1]
  401652:	f000 fa13 	bl	401a7c <__malloc_unlock>
  401656:	9b00      	ldr	r3, [sp, #0]
  401658:	f103 0408 	add.w	r4, r3, #8
  40165c:	e01e      	b.n	40169c <_malloc_r+0x18c>
  40165e:	2910      	cmp	r1, #16
  401660:	d820      	bhi.n	4016a4 <_malloc_r+0x194>
  401662:	f000 fa05 	bl	401a70 <__malloc_lock>
  401666:	2610      	movs	r6, #16
  401668:	2318      	movs	r3, #24
  40166a:	2002      	movs	r0, #2
  40166c:	4f79      	ldr	r7, [pc, #484]	; (401854 <_malloc_r+0x344>)
  40166e:	443b      	add	r3, r7
  401670:	f1a3 0208 	sub.w	r2, r3, #8
  401674:	685c      	ldr	r4, [r3, #4]
  401676:	4294      	cmp	r4, r2
  401678:	f000 813d 	beq.w	4018f6 <_malloc_r+0x3e6>
  40167c:	6863      	ldr	r3, [r4, #4]
  40167e:	68e1      	ldr	r1, [r4, #12]
  401680:	68a6      	ldr	r6, [r4, #8]
  401682:	f023 0303 	bic.w	r3, r3, #3
  401686:	4423      	add	r3, r4
  401688:	4628      	mov	r0, r5
  40168a:	685a      	ldr	r2, [r3, #4]
  40168c:	60f1      	str	r1, [r6, #12]
  40168e:	f042 0201 	orr.w	r2, r2, #1
  401692:	608e      	str	r6, [r1, #8]
  401694:	605a      	str	r2, [r3, #4]
  401696:	f000 f9f1 	bl	401a7c <__malloc_unlock>
  40169a:	3408      	adds	r4, #8
  40169c:	4620      	mov	r0, r4
  40169e:	b003      	add	sp, #12
  4016a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4016a4:	2400      	movs	r4, #0
  4016a6:	230c      	movs	r3, #12
  4016a8:	4620      	mov	r0, r4
  4016aa:	602b      	str	r3, [r5, #0]
  4016ac:	b003      	add	sp, #12
  4016ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4016b2:	2040      	movs	r0, #64	; 0x40
  4016b4:	f44f 7300 	mov.w	r3, #512	; 0x200
  4016b8:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4016bc:	e74a      	b.n	401554 <_malloc_r+0x44>
  4016be:	4423      	add	r3, r4
  4016c0:	68e1      	ldr	r1, [r4, #12]
  4016c2:	685a      	ldr	r2, [r3, #4]
  4016c4:	68a6      	ldr	r6, [r4, #8]
  4016c6:	f042 0201 	orr.w	r2, r2, #1
  4016ca:	60f1      	str	r1, [r6, #12]
  4016cc:	4628      	mov	r0, r5
  4016ce:	608e      	str	r6, [r1, #8]
  4016d0:	605a      	str	r2, [r3, #4]
  4016d2:	f000 f9d3 	bl	401a7c <__malloc_unlock>
  4016d6:	3408      	adds	r4, #8
  4016d8:	4620      	mov	r0, r4
  4016da:	b003      	add	sp, #12
  4016dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4016e0:	4423      	add	r3, r4
  4016e2:	4628      	mov	r0, r5
  4016e4:	685a      	ldr	r2, [r3, #4]
  4016e6:	f042 0201 	orr.w	r2, r2, #1
  4016ea:	605a      	str	r2, [r3, #4]
  4016ec:	f000 f9c6 	bl	401a7c <__malloc_unlock>
  4016f0:	3408      	adds	r4, #8
  4016f2:	4620      	mov	r0, r4
  4016f4:	b003      	add	sp, #12
  4016f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4016fa:	68bc      	ldr	r4, [r7, #8]
  4016fc:	6863      	ldr	r3, [r4, #4]
  4016fe:	f023 0803 	bic.w	r8, r3, #3
  401702:	45b0      	cmp	r8, r6
  401704:	d304      	bcc.n	401710 <_malloc_r+0x200>
  401706:	eba8 0306 	sub.w	r3, r8, r6
  40170a:	2b0f      	cmp	r3, #15
  40170c:	f300 8085 	bgt.w	40181a <_malloc_r+0x30a>
  401710:	f8df 9158 	ldr.w	r9, [pc, #344]	; 40186c <_malloc_r+0x35c>
  401714:	4b50      	ldr	r3, [pc, #320]	; (401858 <_malloc_r+0x348>)
  401716:	f8d9 2000 	ldr.w	r2, [r9]
  40171a:	681b      	ldr	r3, [r3, #0]
  40171c:	3201      	adds	r2, #1
  40171e:	4433      	add	r3, r6
  401720:	eb04 0a08 	add.w	sl, r4, r8
  401724:	f000 8155 	beq.w	4019d2 <_malloc_r+0x4c2>
  401728:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  40172c:	330f      	adds	r3, #15
  40172e:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  401732:	f02b 0b0f 	bic.w	fp, fp, #15
  401736:	4659      	mov	r1, fp
  401738:	4628      	mov	r0, r5
  40173a:	f000 f9a5 	bl	401a88 <_sbrk_r>
  40173e:	1c41      	adds	r1, r0, #1
  401740:	4602      	mov	r2, r0
  401742:	f000 80fc 	beq.w	40193e <_malloc_r+0x42e>
  401746:	4582      	cmp	sl, r0
  401748:	f200 80f7 	bhi.w	40193a <_malloc_r+0x42a>
  40174c:	4b43      	ldr	r3, [pc, #268]	; (40185c <_malloc_r+0x34c>)
  40174e:	6819      	ldr	r1, [r3, #0]
  401750:	4459      	add	r1, fp
  401752:	6019      	str	r1, [r3, #0]
  401754:	f000 814d 	beq.w	4019f2 <_malloc_r+0x4e2>
  401758:	f8d9 0000 	ldr.w	r0, [r9]
  40175c:	3001      	adds	r0, #1
  40175e:	bf1b      	ittet	ne
  401760:	eba2 0a0a 	subne.w	sl, r2, sl
  401764:	4451      	addne	r1, sl
  401766:	f8c9 2000 	streq.w	r2, [r9]
  40176a:	6019      	strne	r1, [r3, #0]
  40176c:	f012 0107 	ands.w	r1, r2, #7
  401770:	f000 8115 	beq.w	40199e <_malloc_r+0x48e>
  401774:	f1c1 0008 	rsb	r0, r1, #8
  401778:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40177c:	4402      	add	r2, r0
  40177e:	3108      	adds	r1, #8
  401780:	eb02 090b 	add.w	r9, r2, fp
  401784:	f3c9 090b 	ubfx	r9, r9, #0, #12
  401788:	eba1 0909 	sub.w	r9, r1, r9
  40178c:	4649      	mov	r1, r9
  40178e:	4628      	mov	r0, r5
  401790:	9301      	str	r3, [sp, #4]
  401792:	9200      	str	r2, [sp, #0]
  401794:	f000 f978 	bl	401a88 <_sbrk_r>
  401798:	1c43      	adds	r3, r0, #1
  40179a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40179e:	f000 8143 	beq.w	401a28 <_malloc_r+0x518>
  4017a2:	1a80      	subs	r0, r0, r2
  4017a4:	4448      	add	r0, r9
  4017a6:	f040 0001 	orr.w	r0, r0, #1
  4017aa:	6819      	ldr	r1, [r3, #0]
  4017ac:	60ba      	str	r2, [r7, #8]
  4017ae:	4449      	add	r1, r9
  4017b0:	42bc      	cmp	r4, r7
  4017b2:	6050      	str	r0, [r2, #4]
  4017b4:	6019      	str	r1, [r3, #0]
  4017b6:	d017      	beq.n	4017e8 <_malloc_r+0x2d8>
  4017b8:	f1b8 0f0f 	cmp.w	r8, #15
  4017bc:	f240 80fb 	bls.w	4019b6 <_malloc_r+0x4a6>
  4017c0:	6860      	ldr	r0, [r4, #4]
  4017c2:	f1a8 020c 	sub.w	r2, r8, #12
  4017c6:	f022 0207 	bic.w	r2, r2, #7
  4017ca:	eb04 0e02 	add.w	lr, r4, r2
  4017ce:	f000 0001 	and.w	r0, r0, #1
  4017d2:	f04f 0c05 	mov.w	ip, #5
  4017d6:	4310      	orrs	r0, r2
  4017d8:	2a0f      	cmp	r2, #15
  4017da:	6060      	str	r0, [r4, #4]
  4017dc:	f8ce c004 	str.w	ip, [lr, #4]
  4017e0:	f8ce c008 	str.w	ip, [lr, #8]
  4017e4:	f200 8117 	bhi.w	401a16 <_malloc_r+0x506>
  4017e8:	4b1d      	ldr	r3, [pc, #116]	; (401860 <_malloc_r+0x350>)
  4017ea:	68bc      	ldr	r4, [r7, #8]
  4017ec:	681a      	ldr	r2, [r3, #0]
  4017ee:	4291      	cmp	r1, r2
  4017f0:	bf88      	it	hi
  4017f2:	6019      	strhi	r1, [r3, #0]
  4017f4:	4b1b      	ldr	r3, [pc, #108]	; (401864 <_malloc_r+0x354>)
  4017f6:	681a      	ldr	r2, [r3, #0]
  4017f8:	4291      	cmp	r1, r2
  4017fa:	6862      	ldr	r2, [r4, #4]
  4017fc:	bf88      	it	hi
  4017fe:	6019      	strhi	r1, [r3, #0]
  401800:	f022 0203 	bic.w	r2, r2, #3
  401804:	4296      	cmp	r6, r2
  401806:	eba2 0306 	sub.w	r3, r2, r6
  40180a:	d801      	bhi.n	401810 <_malloc_r+0x300>
  40180c:	2b0f      	cmp	r3, #15
  40180e:	dc04      	bgt.n	40181a <_malloc_r+0x30a>
  401810:	4628      	mov	r0, r5
  401812:	f000 f933 	bl	401a7c <__malloc_unlock>
  401816:	2400      	movs	r4, #0
  401818:	e740      	b.n	40169c <_malloc_r+0x18c>
  40181a:	19a2      	adds	r2, r4, r6
  40181c:	f043 0301 	orr.w	r3, r3, #1
  401820:	f046 0601 	orr.w	r6, r6, #1
  401824:	6066      	str	r6, [r4, #4]
  401826:	4628      	mov	r0, r5
  401828:	60ba      	str	r2, [r7, #8]
  40182a:	6053      	str	r3, [r2, #4]
  40182c:	f000 f926 	bl	401a7c <__malloc_unlock>
  401830:	3408      	adds	r4, #8
  401832:	4620      	mov	r0, r4
  401834:	b003      	add	sp, #12
  401836:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40183a:	2b14      	cmp	r3, #20
  40183c:	d971      	bls.n	401922 <_malloc_r+0x412>
  40183e:	2b54      	cmp	r3, #84	; 0x54
  401840:	f200 80a3 	bhi.w	40198a <_malloc_r+0x47a>
  401844:	0b33      	lsrs	r3, r6, #12
  401846:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40184a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40184e:	00c3      	lsls	r3, r0, #3
  401850:	e680      	b.n	401554 <_malloc_r+0x44>
  401852:	bf00      	nop
  401854:	20000444 	.word	0x20000444
  401858:	200008a4 	.word	0x200008a4
  40185c:	20000874 	.word	0x20000874
  401860:	2000089c 	.word	0x2000089c
  401864:	200008a0 	.word	0x200008a0
  401868:	2000044c 	.word	0x2000044c
  40186c:	2000084c 	.word	0x2000084c
  401870:	0a5a      	lsrs	r2, r3, #9
  401872:	2a04      	cmp	r2, #4
  401874:	d95b      	bls.n	40192e <_malloc_r+0x41e>
  401876:	2a14      	cmp	r2, #20
  401878:	f200 80ae 	bhi.w	4019d8 <_malloc_r+0x4c8>
  40187c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  401880:	00c9      	lsls	r1, r1, #3
  401882:	325b      	adds	r2, #91	; 0x5b
  401884:	eb07 0c01 	add.w	ip, r7, r1
  401888:	5879      	ldr	r1, [r7, r1]
  40188a:	f1ac 0c08 	sub.w	ip, ip, #8
  40188e:	458c      	cmp	ip, r1
  401890:	f000 8088 	beq.w	4019a4 <_malloc_r+0x494>
  401894:	684a      	ldr	r2, [r1, #4]
  401896:	f022 0203 	bic.w	r2, r2, #3
  40189a:	4293      	cmp	r3, r2
  40189c:	d273      	bcs.n	401986 <_malloc_r+0x476>
  40189e:	6889      	ldr	r1, [r1, #8]
  4018a0:	458c      	cmp	ip, r1
  4018a2:	d1f7      	bne.n	401894 <_malloc_r+0x384>
  4018a4:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4018a8:	687b      	ldr	r3, [r7, #4]
  4018aa:	60e2      	str	r2, [r4, #12]
  4018ac:	f8c4 c008 	str.w	ip, [r4, #8]
  4018b0:	6094      	str	r4, [r2, #8]
  4018b2:	f8cc 400c 	str.w	r4, [ip, #12]
  4018b6:	e68f      	b.n	4015d8 <_malloc_r+0xc8>
  4018b8:	19a1      	adds	r1, r4, r6
  4018ba:	f046 0c01 	orr.w	ip, r6, #1
  4018be:	f042 0601 	orr.w	r6, r2, #1
  4018c2:	f8c4 c004 	str.w	ip, [r4, #4]
  4018c6:	4628      	mov	r0, r5
  4018c8:	6179      	str	r1, [r7, #20]
  4018ca:	6139      	str	r1, [r7, #16]
  4018cc:	f8c1 e00c 	str.w	lr, [r1, #12]
  4018d0:	f8c1 e008 	str.w	lr, [r1, #8]
  4018d4:	604e      	str	r6, [r1, #4]
  4018d6:	50e2      	str	r2, [r4, r3]
  4018d8:	f000 f8d0 	bl	401a7c <__malloc_unlock>
  4018dc:	3408      	adds	r4, #8
  4018de:	e6dd      	b.n	40169c <_malloc_r+0x18c>
  4018e0:	687b      	ldr	r3, [r7, #4]
  4018e2:	e679      	b.n	4015d8 <_malloc_r+0xc8>
  4018e4:	f108 0801 	add.w	r8, r8, #1
  4018e8:	f018 0f03 	tst.w	r8, #3
  4018ec:	f10c 0c08 	add.w	ip, ip, #8
  4018f0:	f47f ae85 	bne.w	4015fe <_malloc_r+0xee>
  4018f4:	e02d      	b.n	401952 <_malloc_r+0x442>
  4018f6:	68dc      	ldr	r4, [r3, #12]
  4018f8:	42a3      	cmp	r3, r4
  4018fa:	bf08      	it	eq
  4018fc:	3002      	addeq	r0, #2
  4018fe:	f43f ae3e 	beq.w	40157e <_malloc_r+0x6e>
  401902:	e6bb      	b.n	40167c <_malloc_r+0x16c>
  401904:	4419      	add	r1, r3
  401906:	461c      	mov	r4, r3
  401908:	684a      	ldr	r2, [r1, #4]
  40190a:	68db      	ldr	r3, [r3, #12]
  40190c:	f854 6f08 	ldr.w	r6, [r4, #8]!
  401910:	f042 0201 	orr.w	r2, r2, #1
  401914:	604a      	str	r2, [r1, #4]
  401916:	4628      	mov	r0, r5
  401918:	60f3      	str	r3, [r6, #12]
  40191a:	609e      	str	r6, [r3, #8]
  40191c:	f000 f8ae 	bl	401a7c <__malloc_unlock>
  401920:	e6bc      	b.n	40169c <_malloc_r+0x18c>
  401922:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  401926:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40192a:	00c3      	lsls	r3, r0, #3
  40192c:	e612      	b.n	401554 <_malloc_r+0x44>
  40192e:	099a      	lsrs	r2, r3, #6
  401930:	f102 0139 	add.w	r1, r2, #57	; 0x39
  401934:	00c9      	lsls	r1, r1, #3
  401936:	3238      	adds	r2, #56	; 0x38
  401938:	e7a4      	b.n	401884 <_malloc_r+0x374>
  40193a:	42bc      	cmp	r4, r7
  40193c:	d054      	beq.n	4019e8 <_malloc_r+0x4d8>
  40193e:	68bc      	ldr	r4, [r7, #8]
  401940:	6862      	ldr	r2, [r4, #4]
  401942:	f022 0203 	bic.w	r2, r2, #3
  401946:	e75d      	b.n	401804 <_malloc_r+0x2f4>
  401948:	f859 3908 	ldr.w	r3, [r9], #-8
  40194c:	4599      	cmp	r9, r3
  40194e:	f040 8086 	bne.w	401a5e <_malloc_r+0x54e>
  401952:	f010 0f03 	tst.w	r0, #3
  401956:	f100 30ff 	add.w	r0, r0, #4294967295
  40195a:	d1f5      	bne.n	401948 <_malloc_r+0x438>
  40195c:	687b      	ldr	r3, [r7, #4]
  40195e:	ea23 0304 	bic.w	r3, r3, r4
  401962:	607b      	str	r3, [r7, #4]
  401964:	0064      	lsls	r4, r4, #1
  401966:	429c      	cmp	r4, r3
  401968:	f63f aec7 	bhi.w	4016fa <_malloc_r+0x1ea>
  40196c:	2c00      	cmp	r4, #0
  40196e:	f43f aec4 	beq.w	4016fa <_malloc_r+0x1ea>
  401972:	421c      	tst	r4, r3
  401974:	4640      	mov	r0, r8
  401976:	f47f ae3e 	bne.w	4015f6 <_malloc_r+0xe6>
  40197a:	0064      	lsls	r4, r4, #1
  40197c:	421c      	tst	r4, r3
  40197e:	f100 0004 	add.w	r0, r0, #4
  401982:	d0fa      	beq.n	40197a <_malloc_r+0x46a>
  401984:	e637      	b.n	4015f6 <_malloc_r+0xe6>
  401986:	468c      	mov	ip, r1
  401988:	e78c      	b.n	4018a4 <_malloc_r+0x394>
  40198a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40198e:	d815      	bhi.n	4019bc <_malloc_r+0x4ac>
  401990:	0bf3      	lsrs	r3, r6, #15
  401992:	f103 0078 	add.w	r0, r3, #120	; 0x78
  401996:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40199a:	00c3      	lsls	r3, r0, #3
  40199c:	e5da      	b.n	401554 <_malloc_r+0x44>
  40199e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4019a2:	e6ed      	b.n	401780 <_malloc_r+0x270>
  4019a4:	687b      	ldr	r3, [r7, #4]
  4019a6:	1092      	asrs	r2, r2, #2
  4019a8:	2101      	movs	r1, #1
  4019aa:	fa01 f202 	lsl.w	r2, r1, r2
  4019ae:	4313      	orrs	r3, r2
  4019b0:	607b      	str	r3, [r7, #4]
  4019b2:	4662      	mov	r2, ip
  4019b4:	e779      	b.n	4018aa <_malloc_r+0x39a>
  4019b6:	2301      	movs	r3, #1
  4019b8:	6053      	str	r3, [r2, #4]
  4019ba:	e729      	b.n	401810 <_malloc_r+0x300>
  4019bc:	f240 5254 	movw	r2, #1364	; 0x554
  4019c0:	4293      	cmp	r3, r2
  4019c2:	d822      	bhi.n	401a0a <_malloc_r+0x4fa>
  4019c4:	0cb3      	lsrs	r3, r6, #18
  4019c6:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4019ca:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4019ce:	00c3      	lsls	r3, r0, #3
  4019d0:	e5c0      	b.n	401554 <_malloc_r+0x44>
  4019d2:	f103 0b10 	add.w	fp, r3, #16
  4019d6:	e6ae      	b.n	401736 <_malloc_r+0x226>
  4019d8:	2a54      	cmp	r2, #84	; 0x54
  4019da:	d829      	bhi.n	401a30 <_malloc_r+0x520>
  4019dc:	0b1a      	lsrs	r2, r3, #12
  4019de:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4019e2:	00c9      	lsls	r1, r1, #3
  4019e4:	326e      	adds	r2, #110	; 0x6e
  4019e6:	e74d      	b.n	401884 <_malloc_r+0x374>
  4019e8:	4b20      	ldr	r3, [pc, #128]	; (401a6c <_malloc_r+0x55c>)
  4019ea:	6819      	ldr	r1, [r3, #0]
  4019ec:	4459      	add	r1, fp
  4019ee:	6019      	str	r1, [r3, #0]
  4019f0:	e6b2      	b.n	401758 <_malloc_r+0x248>
  4019f2:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4019f6:	2800      	cmp	r0, #0
  4019f8:	f47f aeae 	bne.w	401758 <_malloc_r+0x248>
  4019fc:	eb08 030b 	add.w	r3, r8, fp
  401a00:	68ba      	ldr	r2, [r7, #8]
  401a02:	f043 0301 	orr.w	r3, r3, #1
  401a06:	6053      	str	r3, [r2, #4]
  401a08:	e6ee      	b.n	4017e8 <_malloc_r+0x2d8>
  401a0a:	207f      	movs	r0, #127	; 0x7f
  401a0c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  401a10:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  401a14:	e59e      	b.n	401554 <_malloc_r+0x44>
  401a16:	f104 0108 	add.w	r1, r4, #8
  401a1a:	4628      	mov	r0, r5
  401a1c:	9300      	str	r3, [sp, #0]
  401a1e:	f7ff fc29 	bl	401274 <_free_r>
  401a22:	9b00      	ldr	r3, [sp, #0]
  401a24:	6819      	ldr	r1, [r3, #0]
  401a26:	e6df      	b.n	4017e8 <_malloc_r+0x2d8>
  401a28:	2001      	movs	r0, #1
  401a2a:	f04f 0900 	mov.w	r9, #0
  401a2e:	e6bc      	b.n	4017aa <_malloc_r+0x29a>
  401a30:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  401a34:	d805      	bhi.n	401a42 <_malloc_r+0x532>
  401a36:	0bda      	lsrs	r2, r3, #15
  401a38:	f102 0178 	add.w	r1, r2, #120	; 0x78
  401a3c:	00c9      	lsls	r1, r1, #3
  401a3e:	3277      	adds	r2, #119	; 0x77
  401a40:	e720      	b.n	401884 <_malloc_r+0x374>
  401a42:	f240 5154 	movw	r1, #1364	; 0x554
  401a46:	428a      	cmp	r2, r1
  401a48:	d805      	bhi.n	401a56 <_malloc_r+0x546>
  401a4a:	0c9a      	lsrs	r2, r3, #18
  401a4c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  401a50:	00c9      	lsls	r1, r1, #3
  401a52:	327c      	adds	r2, #124	; 0x7c
  401a54:	e716      	b.n	401884 <_malloc_r+0x374>
  401a56:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  401a5a:	227e      	movs	r2, #126	; 0x7e
  401a5c:	e712      	b.n	401884 <_malloc_r+0x374>
  401a5e:	687b      	ldr	r3, [r7, #4]
  401a60:	e780      	b.n	401964 <_malloc_r+0x454>
  401a62:	08f0      	lsrs	r0, r6, #3
  401a64:	f106 0308 	add.w	r3, r6, #8
  401a68:	e600      	b.n	40166c <_malloc_r+0x15c>
  401a6a:	bf00      	nop
  401a6c:	20000874 	.word	0x20000874

00401a70 <__malloc_lock>:
  401a70:	4801      	ldr	r0, [pc, #4]	; (401a78 <__malloc_lock+0x8>)
  401a72:	f7ff bd13 	b.w	40149c <__retarget_lock_acquire_recursive>
  401a76:	bf00      	nop
  401a78:	20000988 	.word	0x20000988

00401a7c <__malloc_unlock>:
  401a7c:	4801      	ldr	r0, [pc, #4]	; (401a84 <__malloc_unlock+0x8>)
  401a7e:	f7ff bd0f 	b.w	4014a0 <__retarget_lock_release_recursive>
  401a82:	bf00      	nop
  401a84:	20000988 	.word	0x20000988

00401a88 <_sbrk_r>:
  401a88:	b538      	push	{r3, r4, r5, lr}
  401a8a:	4c07      	ldr	r4, [pc, #28]	; (401aa8 <_sbrk_r+0x20>)
  401a8c:	2300      	movs	r3, #0
  401a8e:	4605      	mov	r5, r0
  401a90:	4608      	mov	r0, r1
  401a92:	6023      	str	r3, [r4, #0]
  401a94:	f7ff f8d8 	bl	400c48 <_sbrk>
  401a98:	1c43      	adds	r3, r0, #1
  401a9a:	d000      	beq.n	401a9e <_sbrk_r+0x16>
  401a9c:	bd38      	pop	{r3, r4, r5, pc}
  401a9e:	6823      	ldr	r3, [r4, #0]
  401aa0:	2b00      	cmp	r3, #0
  401aa2:	d0fb      	beq.n	401a9c <_sbrk_r+0x14>
  401aa4:	602b      	str	r3, [r5, #0]
  401aa6:	bd38      	pop	{r3, r4, r5, pc}
  401aa8:	2000099c 	.word	0x2000099c

00401aac <__sread>:
  401aac:	b510      	push	{r4, lr}
  401aae:	460c      	mov	r4, r1
  401ab0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  401ab4:	f000 f954 	bl	401d60 <_read_r>
  401ab8:	2800      	cmp	r0, #0
  401aba:	db03      	blt.n	401ac4 <__sread+0x18>
  401abc:	6d23      	ldr	r3, [r4, #80]	; 0x50
  401abe:	4403      	add	r3, r0
  401ac0:	6523      	str	r3, [r4, #80]	; 0x50
  401ac2:	bd10      	pop	{r4, pc}
  401ac4:	89a3      	ldrh	r3, [r4, #12]
  401ac6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  401aca:	81a3      	strh	r3, [r4, #12]
  401acc:	bd10      	pop	{r4, pc}
  401ace:	bf00      	nop

00401ad0 <__swrite>:
  401ad0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401ad4:	4616      	mov	r6, r2
  401ad6:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  401ada:	461f      	mov	r7, r3
  401adc:	05d3      	lsls	r3, r2, #23
  401ade:	460c      	mov	r4, r1
  401ae0:	4605      	mov	r5, r0
  401ae2:	d507      	bpl.n	401af4 <__swrite+0x24>
  401ae4:	2200      	movs	r2, #0
  401ae6:	2302      	movs	r3, #2
  401ae8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  401aec:	f000 f922 	bl	401d34 <_lseek_r>
  401af0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  401af4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  401af8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  401afc:	81a2      	strh	r2, [r4, #12]
  401afe:	463b      	mov	r3, r7
  401b00:	4632      	mov	r2, r6
  401b02:	4628      	mov	r0, r5
  401b04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  401b08:	f000 b814 	b.w	401b34 <_write_r>

00401b0c <__sseek>:
  401b0c:	b510      	push	{r4, lr}
  401b0e:	460c      	mov	r4, r1
  401b10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  401b14:	f000 f90e 	bl	401d34 <_lseek_r>
  401b18:	89a3      	ldrh	r3, [r4, #12]
  401b1a:	1c42      	adds	r2, r0, #1
  401b1c:	bf0e      	itee	eq
  401b1e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  401b22:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  401b26:	6520      	strne	r0, [r4, #80]	; 0x50
  401b28:	81a3      	strh	r3, [r4, #12]
  401b2a:	bd10      	pop	{r4, pc}

00401b2c <__sclose>:
  401b2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  401b30:	f000 b878 	b.w	401c24 <_close_r>

00401b34 <_write_r>:
  401b34:	b570      	push	{r4, r5, r6, lr}
  401b36:	460d      	mov	r5, r1
  401b38:	4c08      	ldr	r4, [pc, #32]	; (401b5c <_write_r+0x28>)
  401b3a:	4611      	mov	r1, r2
  401b3c:	4606      	mov	r6, r0
  401b3e:	461a      	mov	r2, r3
  401b40:	4628      	mov	r0, r5
  401b42:	2300      	movs	r3, #0
  401b44:	6023      	str	r3, [r4, #0]
  401b46:	f7fe fc7f 	bl	400448 <_write>
  401b4a:	1c43      	adds	r3, r0, #1
  401b4c:	d000      	beq.n	401b50 <_write_r+0x1c>
  401b4e:	bd70      	pop	{r4, r5, r6, pc}
  401b50:	6823      	ldr	r3, [r4, #0]
  401b52:	2b00      	cmp	r3, #0
  401b54:	d0fb      	beq.n	401b4e <_write_r+0x1a>
  401b56:	6033      	str	r3, [r6, #0]
  401b58:	bd70      	pop	{r4, r5, r6, pc}
  401b5a:	bf00      	nop
  401b5c:	2000099c 	.word	0x2000099c

00401b60 <__register_exitproc>:
  401b60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401b64:	4d2c      	ldr	r5, [pc, #176]	; (401c18 <__register_exitproc+0xb8>)
  401b66:	4606      	mov	r6, r0
  401b68:	6828      	ldr	r0, [r5, #0]
  401b6a:	4698      	mov	r8, r3
  401b6c:	460f      	mov	r7, r1
  401b6e:	4691      	mov	r9, r2
  401b70:	f7ff fc94 	bl	40149c <__retarget_lock_acquire_recursive>
  401b74:	4b29      	ldr	r3, [pc, #164]	; (401c1c <__register_exitproc+0xbc>)
  401b76:	681c      	ldr	r4, [r3, #0]
  401b78:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  401b7c:	2b00      	cmp	r3, #0
  401b7e:	d03e      	beq.n	401bfe <__register_exitproc+0x9e>
  401b80:	685a      	ldr	r2, [r3, #4]
  401b82:	2a1f      	cmp	r2, #31
  401b84:	dc1c      	bgt.n	401bc0 <__register_exitproc+0x60>
  401b86:	f102 0e01 	add.w	lr, r2, #1
  401b8a:	b176      	cbz	r6, 401baa <__register_exitproc+0x4a>
  401b8c:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  401b90:	2401      	movs	r4, #1
  401b92:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  401b96:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  401b9a:	4094      	lsls	r4, r2
  401b9c:	4320      	orrs	r0, r4
  401b9e:	2e02      	cmp	r6, #2
  401ba0:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  401ba4:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  401ba8:	d023      	beq.n	401bf2 <__register_exitproc+0x92>
  401baa:	3202      	adds	r2, #2
  401bac:	f8c3 e004 	str.w	lr, [r3, #4]
  401bb0:	6828      	ldr	r0, [r5, #0]
  401bb2:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  401bb6:	f7ff fc73 	bl	4014a0 <__retarget_lock_release_recursive>
  401bba:	2000      	movs	r0, #0
  401bbc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401bc0:	4b17      	ldr	r3, [pc, #92]	; (401c20 <__register_exitproc+0xc0>)
  401bc2:	b30b      	cbz	r3, 401c08 <__register_exitproc+0xa8>
  401bc4:	f44f 70c8 	mov.w	r0, #400	; 0x190
  401bc8:	f7ff fc9a 	bl	401500 <malloc>
  401bcc:	4603      	mov	r3, r0
  401bce:	b1d8      	cbz	r0, 401c08 <__register_exitproc+0xa8>
  401bd0:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  401bd4:	6002      	str	r2, [r0, #0]
  401bd6:	2100      	movs	r1, #0
  401bd8:	6041      	str	r1, [r0, #4]
  401bda:	460a      	mov	r2, r1
  401bdc:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  401be0:	f04f 0e01 	mov.w	lr, #1
  401be4:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  401be8:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  401bec:	2e00      	cmp	r6, #0
  401bee:	d0dc      	beq.n	401baa <__register_exitproc+0x4a>
  401bf0:	e7cc      	b.n	401b8c <__register_exitproc+0x2c>
  401bf2:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  401bf6:	430c      	orrs	r4, r1
  401bf8:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  401bfc:	e7d5      	b.n	401baa <__register_exitproc+0x4a>
  401bfe:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  401c02:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  401c06:	e7bb      	b.n	401b80 <__register_exitproc+0x20>
  401c08:	6828      	ldr	r0, [r5, #0]
  401c0a:	f7ff fc49 	bl	4014a0 <__retarget_lock_release_recursive>
  401c0e:	f04f 30ff 	mov.w	r0, #4294967295
  401c12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401c16:	bf00      	nop
  401c18:	20000440 	.word	0x20000440
  401c1c:	00401d8c 	.word	0x00401d8c
  401c20:	00401501 	.word	0x00401501

00401c24 <_close_r>:
  401c24:	b538      	push	{r3, r4, r5, lr}
  401c26:	4c07      	ldr	r4, [pc, #28]	; (401c44 <_close_r+0x20>)
  401c28:	2300      	movs	r3, #0
  401c2a:	4605      	mov	r5, r0
  401c2c:	4608      	mov	r0, r1
  401c2e:	6023      	str	r3, [r4, #0]
  401c30:	f7ff f826 	bl	400c80 <_close>
  401c34:	1c43      	adds	r3, r0, #1
  401c36:	d000      	beq.n	401c3a <_close_r+0x16>
  401c38:	bd38      	pop	{r3, r4, r5, pc}
  401c3a:	6823      	ldr	r3, [r4, #0]
  401c3c:	2b00      	cmp	r3, #0
  401c3e:	d0fb      	beq.n	401c38 <_close_r+0x14>
  401c40:	602b      	str	r3, [r5, #0]
  401c42:	bd38      	pop	{r3, r4, r5, pc}
  401c44:	2000099c 	.word	0x2000099c

00401c48 <_fclose_r>:
  401c48:	b570      	push	{r4, r5, r6, lr}
  401c4a:	b159      	cbz	r1, 401c64 <_fclose_r+0x1c>
  401c4c:	4605      	mov	r5, r0
  401c4e:	460c      	mov	r4, r1
  401c50:	b110      	cbz	r0, 401c58 <_fclose_r+0x10>
  401c52:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401c54:	2b00      	cmp	r3, #0
  401c56:	d03c      	beq.n	401cd2 <_fclose_r+0x8a>
  401c58:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401c5a:	07d8      	lsls	r0, r3, #31
  401c5c:	d505      	bpl.n	401c6a <_fclose_r+0x22>
  401c5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401c62:	b92b      	cbnz	r3, 401c70 <_fclose_r+0x28>
  401c64:	2600      	movs	r6, #0
  401c66:	4630      	mov	r0, r6
  401c68:	bd70      	pop	{r4, r5, r6, pc}
  401c6a:	89a3      	ldrh	r3, [r4, #12]
  401c6c:	0599      	lsls	r1, r3, #22
  401c6e:	d53c      	bpl.n	401cea <_fclose_r+0xa2>
  401c70:	4621      	mov	r1, r4
  401c72:	4628      	mov	r0, r5
  401c74:	f7ff f964 	bl	400f40 <__sflush_r>
  401c78:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401c7a:	4606      	mov	r6, r0
  401c7c:	b133      	cbz	r3, 401c8c <_fclose_r+0x44>
  401c7e:	69e1      	ldr	r1, [r4, #28]
  401c80:	4628      	mov	r0, r5
  401c82:	4798      	blx	r3
  401c84:	2800      	cmp	r0, #0
  401c86:	bfb8      	it	lt
  401c88:	f04f 36ff 	movlt.w	r6, #4294967295
  401c8c:	89a3      	ldrh	r3, [r4, #12]
  401c8e:	061a      	lsls	r2, r3, #24
  401c90:	d422      	bmi.n	401cd8 <_fclose_r+0x90>
  401c92:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401c94:	b141      	cbz	r1, 401ca8 <_fclose_r+0x60>
  401c96:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401c9a:	4299      	cmp	r1, r3
  401c9c:	d002      	beq.n	401ca4 <_fclose_r+0x5c>
  401c9e:	4628      	mov	r0, r5
  401ca0:	f7ff fae8 	bl	401274 <_free_r>
  401ca4:	2300      	movs	r3, #0
  401ca6:	6323      	str	r3, [r4, #48]	; 0x30
  401ca8:	6c61      	ldr	r1, [r4, #68]	; 0x44
  401caa:	b121      	cbz	r1, 401cb6 <_fclose_r+0x6e>
  401cac:	4628      	mov	r0, r5
  401cae:	f7ff fae1 	bl	401274 <_free_r>
  401cb2:	2300      	movs	r3, #0
  401cb4:	6463      	str	r3, [r4, #68]	; 0x44
  401cb6:	f7ff fa67 	bl	401188 <__sfp_lock_acquire>
  401cba:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401cbc:	2200      	movs	r2, #0
  401cbe:	07db      	lsls	r3, r3, #31
  401cc0:	81a2      	strh	r2, [r4, #12]
  401cc2:	d50e      	bpl.n	401ce2 <_fclose_r+0x9a>
  401cc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401cc6:	f7ff fbe7 	bl	401498 <__retarget_lock_close_recursive>
  401cca:	f7ff fa63 	bl	401194 <__sfp_lock_release>
  401cce:	4630      	mov	r0, r6
  401cd0:	bd70      	pop	{r4, r5, r6, pc}
  401cd2:	f7ff fa2d 	bl	401130 <__sinit>
  401cd6:	e7bf      	b.n	401c58 <_fclose_r+0x10>
  401cd8:	6921      	ldr	r1, [r4, #16]
  401cda:	4628      	mov	r0, r5
  401cdc:	f7ff faca 	bl	401274 <_free_r>
  401ce0:	e7d7      	b.n	401c92 <_fclose_r+0x4a>
  401ce2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401ce4:	f7ff fbdc 	bl	4014a0 <__retarget_lock_release_recursive>
  401ce8:	e7ec      	b.n	401cc4 <_fclose_r+0x7c>
  401cea:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401cec:	f7ff fbd6 	bl	40149c <__retarget_lock_acquire_recursive>
  401cf0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401cf4:	2b00      	cmp	r3, #0
  401cf6:	d1bb      	bne.n	401c70 <_fclose_r+0x28>
  401cf8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  401cfa:	f016 0601 	ands.w	r6, r6, #1
  401cfe:	d1b1      	bne.n	401c64 <_fclose_r+0x1c>
  401d00:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401d02:	f7ff fbcd 	bl	4014a0 <__retarget_lock_release_recursive>
  401d06:	4630      	mov	r0, r6
  401d08:	bd70      	pop	{r4, r5, r6, pc}
  401d0a:	bf00      	nop

00401d0c <_fstat_r>:
  401d0c:	b538      	push	{r3, r4, r5, lr}
  401d0e:	460b      	mov	r3, r1
  401d10:	4c07      	ldr	r4, [pc, #28]	; (401d30 <_fstat_r+0x24>)
  401d12:	4605      	mov	r5, r0
  401d14:	4611      	mov	r1, r2
  401d16:	4618      	mov	r0, r3
  401d18:	2300      	movs	r3, #0
  401d1a:	6023      	str	r3, [r4, #0]
  401d1c:	f7fe ffb3 	bl	400c86 <_fstat>
  401d20:	1c43      	adds	r3, r0, #1
  401d22:	d000      	beq.n	401d26 <_fstat_r+0x1a>
  401d24:	bd38      	pop	{r3, r4, r5, pc}
  401d26:	6823      	ldr	r3, [r4, #0]
  401d28:	2b00      	cmp	r3, #0
  401d2a:	d0fb      	beq.n	401d24 <_fstat_r+0x18>
  401d2c:	602b      	str	r3, [r5, #0]
  401d2e:	bd38      	pop	{r3, r4, r5, pc}
  401d30:	2000099c 	.word	0x2000099c

00401d34 <_lseek_r>:
  401d34:	b570      	push	{r4, r5, r6, lr}
  401d36:	460d      	mov	r5, r1
  401d38:	4c08      	ldr	r4, [pc, #32]	; (401d5c <_lseek_r+0x28>)
  401d3a:	4611      	mov	r1, r2
  401d3c:	4606      	mov	r6, r0
  401d3e:	461a      	mov	r2, r3
  401d40:	4628      	mov	r0, r5
  401d42:	2300      	movs	r3, #0
  401d44:	6023      	str	r3, [r4, #0]
  401d46:	f7fe ffa3 	bl	400c90 <_lseek>
  401d4a:	1c43      	adds	r3, r0, #1
  401d4c:	d000      	beq.n	401d50 <_lseek_r+0x1c>
  401d4e:	bd70      	pop	{r4, r5, r6, pc}
  401d50:	6823      	ldr	r3, [r4, #0]
  401d52:	2b00      	cmp	r3, #0
  401d54:	d0fb      	beq.n	401d4e <_lseek_r+0x1a>
  401d56:	6033      	str	r3, [r6, #0]
  401d58:	bd70      	pop	{r4, r5, r6, pc}
  401d5a:	bf00      	nop
  401d5c:	2000099c 	.word	0x2000099c

00401d60 <_read_r>:
  401d60:	b570      	push	{r4, r5, r6, lr}
  401d62:	460d      	mov	r5, r1
  401d64:	4c08      	ldr	r4, [pc, #32]	; (401d88 <_read_r+0x28>)
  401d66:	4611      	mov	r1, r2
  401d68:	4606      	mov	r6, r0
  401d6a:	461a      	mov	r2, r3
  401d6c:	4628      	mov	r0, r5
  401d6e:	2300      	movs	r3, #0
  401d70:	6023      	str	r3, [r4, #0]
  401d72:	f7fe fb4b 	bl	40040c <_read>
  401d76:	1c43      	adds	r3, r0, #1
  401d78:	d000      	beq.n	401d7c <_read_r+0x1c>
  401d7a:	bd70      	pop	{r4, r5, r6, pc}
  401d7c:	6823      	ldr	r3, [r4, #0]
  401d7e:	2b00      	cmp	r3, #0
  401d80:	d0fb      	beq.n	401d7a <_read_r+0x1a>
  401d82:	6033      	str	r3, [r6, #0]
  401d84:	bd70      	pop	{r4, r5, r6, pc}
  401d86:	bf00      	nop
  401d88:	2000099c 	.word	0x2000099c

00401d8c <_global_impure_ptr>:
  401d8c:	20000018                                ... 

00401d90 <_init>:
  401d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401d92:	bf00      	nop
  401d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
  401d96:	bc08      	pop	{r3}
  401d98:	469e      	mov	lr, r3
  401d9a:	4770      	bx	lr

00401d9c <__init_array_start>:
  401d9c:	00400f21 	.word	0x00400f21

00401da0 <__frame_dummy_init_array_entry>:
  401da0:	0040011d                                ..@.

00401da4 <_fini>:
  401da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401da6:	bf00      	nop
  401da8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  401daa:	bc08      	pop	{r3}
  401dac:	469e      	mov	lr, r3
  401dae:	4770      	bx	lr

00401db0 <__fini_array_start>:
  401db0:	004000f9 	.word	0x004000f9

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr

2000000a <g_interrupt_enabled>:
2000000a:	0001                                        ..

2000000c <SystemCoreClock>:
2000000c:	0900 003d                                   ..=.

20000010 <_impure_ptr>:
20000010:	0018 2000 0000 0000                         ... ....

20000018 <impure_data>:
20000018:	0000 0000 0304 2000 036c 2000 03d4 2000     ....... l.. ... 
	...
200000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000440 <__atexit_recursive_mutex>:
20000440:	0978 2000                                   x.. 

20000444 <__malloc_av_>:
	...
2000044c:	0444 2000 0444 2000 044c 2000 044c 2000     D.. D.. L.. L.. 
2000045c:	0454 2000 0454 2000 045c 2000 045c 2000     T.. T.. \.. \.. 
2000046c:	0464 2000 0464 2000 046c 2000 046c 2000     d.. d.. l.. l.. 
2000047c:	0474 2000 0474 2000 047c 2000 047c 2000     t.. t.. |.. |.. 
2000048c:	0484 2000 0484 2000 048c 2000 048c 2000     ... ... ... ... 
2000049c:	0494 2000 0494 2000 049c 2000 049c 2000     ... ... ... ... 
200004ac:	04a4 2000 04a4 2000 04ac 2000 04ac 2000     ... ... ... ... 
200004bc:	04b4 2000 04b4 2000 04bc 2000 04bc 2000     ... ... ... ... 
200004cc:	04c4 2000 04c4 2000 04cc 2000 04cc 2000     ... ... ... ... 
200004dc:	04d4 2000 04d4 2000 04dc 2000 04dc 2000     ... ... ... ... 
200004ec:	04e4 2000 04e4 2000 04ec 2000 04ec 2000     ... ... ... ... 
200004fc:	04f4 2000 04f4 2000 04fc 2000 04fc 2000     ... ... ... ... 
2000050c:	0504 2000 0504 2000 050c 2000 050c 2000     ... ... ... ... 
2000051c:	0514 2000 0514 2000 051c 2000 051c 2000     ... ... ... ... 
2000052c:	0524 2000 0524 2000 052c 2000 052c 2000     $.. $.. ,.. ,.. 
2000053c:	0534 2000 0534 2000 053c 2000 053c 2000     4.. 4.. <.. <.. 
2000054c:	0544 2000 0544 2000 054c 2000 054c 2000     D.. D.. L.. L.. 
2000055c:	0554 2000 0554 2000 055c 2000 055c 2000     T.. T.. \.. \.. 
2000056c:	0564 2000 0564 2000 056c 2000 056c 2000     d.. d.. l.. l.. 
2000057c:	0574 2000 0574 2000 057c 2000 057c 2000     t.. t.. |.. |.. 
2000058c:	0584 2000 0584 2000 058c 2000 058c 2000     ... ... ... ... 
2000059c:	0594 2000 0594 2000 059c 2000 059c 2000     ... ... ... ... 
200005ac:	05a4 2000 05a4 2000 05ac 2000 05ac 2000     ... ... ... ... 
200005bc:	05b4 2000 05b4 2000 05bc 2000 05bc 2000     ... ... ... ... 
200005cc:	05c4 2000 05c4 2000 05cc 2000 05cc 2000     ... ... ... ... 
200005dc:	05d4 2000 05d4 2000 05dc 2000 05dc 2000     ... ... ... ... 
200005ec:	05e4 2000 05e4 2000 05ec 2000 05ec 2000     ... ... ... ... 
200005fc:	05f4 2000 05f4 2000 05fc 2000 05fc 2000     ... ... ... ... 
2000060c:	0604 2000 0604 2000 060c 2000 060c 2000     ... ... ... ... 
2000061c:	0614 2000 0614 2000 061c 2000 061c 2000     ... ... ... ... 
2000062c:	0624 2000 0624 2000 062c 2000 062c 2000     $.. $.. ,.. ,.. 
2000063c:	0634 2000 0634 2000 063c 2000 063c 2000     4.. 4.. <.. <.. 
2000064c:	0644 2000 0644 2000 064c 2000 064c 2000     D.. D.. L.. L.. 
2000065c:	0654 2000 0654 2000 065c 2000 065c 2000     T.. T.. \.. \.. 
2000066c:	0664 2000 0664 2000 066c 2000 066c 2000     d.. d.. l.. l.. 
2000067c:	0674 2000 0674 2000 067c 2000 067c 2000     t.. t.. |.. |.. 
2000068c:	0684 2000 0684 2000 068c 2000 068c 2000     ... ... ... ... 
2000069c:	0694 2000 0694 2000 069c 2000 069c 2000     ... ... ... ... 
200006ac:	06a4 2000 06a4 2000 06ac 2000 06ac 2000     ... ... ... ... 
200006bc:	06b4 2000 06b4 2000 06bc 2000 06bc 2000     ... ... ... ... 
200006cc:	06c4 2000 06c4 2000 06cc 2000 06cc 2000     ... ... ... ... 
200006dc:	06d4 2000 06d4 2000 06dc 2000 06dc 2000     ... ... ... ... 
200006ec:	06e4 2000 06e4 2000 06ec 2000 06ec 2000     ... ... ... ... 
200006fc:	06f4 2000 06f4 2000 06fc 2000 06fc 2000     ... ... ... ... 
2000070c:	0704 2000 0704 2000 070c 2000 070c 2000     ... ... ... ... 
2000071c:	0714 2000 0714 2000 071c 2000 071c 2000     ... ... ... ... 
2000072c:	0724 2000 0724 2000 072c 2000 072c 2000     $.. $.. ,.. ,.. 
2000073c:	0734 2000 0734 2000 073c 2000 073c 2000     4.. 4.. <.. <.. 
2000074c:	0744 2000 0744 2000 074c 2000 074c 2000     D.. D.. L.. L.. 
2000075c:	0754 2000 0754 2000 075c 2000 075c 2000     T.. T.. \.. \.. 
2000076c:	0764 2000 0764 2000 076c 2000 076c 2000     d.. d.. l.. l.. 
2000077c:	0774 2000 0774 2000 077c 2000 077c 2000     t.. t.. |.. |.. 
2000078c:	0784 2000 0784 2000 078c 2000 078c 2000     ... ... ... ... 
2000079c:	0794 2000 0794 2000 079c 2000 079c 2000     ... ... ... ... 
200007ac:	07a4 2000 07a4 2000 07ac 2000 07ac 2000     ... ... ... ... 
200007bc:	07b4 2000 07b4 2000 07bc 2000 07bc 2000     ... ... ... ... 
200007cc:	07c4 2000 07c4 2000 07cc 2000 07cc 2000     ... ... ... ... 
200007dc:	07d4 2000 07d4 2000 07dc 2000 07dc 2000     ... ... ... ... 
200007ec:	07e4 2000 07e4 2000 07ec 2000 07ec 2000     ... ... ... ... 
200007fc:	07f4 2000 07f4 2000 07fc 2000 07fc 2000     ... ... ... ... 
2000080c:	0804 2000 0804 2000 080c 2000 080c 2000     ... ... ... ... 
2000081c:	0814 2000 0814 2000 081c 2000 081c 2000     ... ... ... ... 
2000082c:	0824 2000 0824 2000 082c 2000 082c 2000     $.. $.. ,.. ,.. 
2000083c:	0834 2000 0834 2000 083c 2000 083c 2000     4.. 4.. <.. <.. 

2000084c <__malloc_sbrk_base>:
2000084c:	ffff ffff                                   ....

20000850 <__malloc_trim_threshold>:
20000850:	0000 0002                                   ....
