// Seed: 2497988115
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    input wor id_2,
    input tri id_3,
    output tri1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wire id_7,
    inout wire id_8,
    output tri id_9,
    input tri1 id_10,
    output tri1 id_11,
    input wand id_12,
    input tri id_13,
    input wand id_14,
    input uwire id_15,
    inout wor id_16,
    input supply0 id_17,
    input uwire id_18,
    input uwire id_19,
    input uwire id_20,
    input supply1 id_21,
    input tri1 id_22,
    input supply0 id_23,
    input tri0 id_24,
    input uwire id_25
);
  assign id_11 = 1;
  wire id_27;
  module_0(
      id_27, id_27, id_27, id_27
  );
  wire id_28;
endmodule
