#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun May  5 20:56:21 2024
# Process ID: 16496
# Current directory: C:/Users/Admin/Vedic 8x8 using Full Adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19152 C:\Users\Admin\Vedic 8x8 using Full Adder\Vedic 8x8 using Full Adder.xpr
# Log file: C:/Users/Admin/Vedic 8x8 using Full Adder/vivado.log
# Journal file: C:/Users/Admin/Vedic 8x8 using Full Adder\vivado.jou
# Running On: DESKTOP-8K57F3Q, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 16870 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Admin/Vedic 8x8 using Full Adder/Vedic 8x8 using Full Adder.xpr}
update_compile_order -fileset sources_1
close_project
open_project {C:/Users/Admin/Vedic 8x8/Vedic 8x8.xpr}
update_compile_order -fileset sources_1
launch_simulation
open_wave_config {C:/Users/Admin/Vedic 8x8 using Full Adder/Vedic_8x8_behav.wcfg}
source Vedic_8x8.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/Admin/Vedic 8x8 using Full Adder/Vedic_8x8_behav.wcfg}
source Vedic_8x8.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/Admin/Vedic 8x8 using Full Adder/Vedic_8x8_behav.wcfg}
source Vedic_8x8.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/Admin/Vedic 8x8 using Full Adder/Vedic_8x8_behav.wcfg}
source Vedic_8x8.tcl
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_design
open_run impl_1
close_sim
close_project
open_project C:/Users/Admin/WALLACE_TREE_FAHA/WALLACE_TREE_FAHA.xpr
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
close_project
open_project C:/Users/Admin/RCA/RCA.xpr
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_project
open_project C:/Users/Admin/Nhan_CLA/Nhan_CLA.xpr
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
close_project
open_project C:/Users/Admin/RCA/RCA.xpr
update_compile_order -fileset sources_1
close_project
open_project C:/Users/Admin/ARRAY_CSA/WALLACE_TREE.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
close_project
open_project C:/Users/Admin/WALLACE_TREE_FAHA/WALLACE_TREE_FAHA.xpr
update_compile_order -fileset sources_1
launch_simulation
source WAlLACE.tcl
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
current_design impl_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_sim
