# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3349 \
    name data_96_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_96_val \
    op interface \
    ports { data_96_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3350 \
    name data_97_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_97_val \
    op interface \
    ports { data_97_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3351 \
    name data_98_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_98_val \
    op interface \
    ports { data_98_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3352 \
    name data_99_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_99_val \
    op interface \
    ports { data_99_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3353 \
    name data_100_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_100_val \
    op interface \
    ports { data_100_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3354 \
    name data_101_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_101_val \
    op interface \
    ports { data_101_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3355 \
    name data_102_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_102_val \
    op interface \
    ports { data_102_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3356 \
    name data_103_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_103_val \
    op interface \
    ports { data_103_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3357 \
    name data_104_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_104_val \
    op interface \
    ports { data_104_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3358 \
    name data_105_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_105_val \
    op interface \
    ports { data_105_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3359 \
    name data_106_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_106_val \
    op interface \
    ports { data_106_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3360 \
    name data_107_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_107_val \
    op interface \
    ports { data_107_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3361 \
    name data_108_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_108_val \
    op interface \
    ports { data_108_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3362 \
    name data_109_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_109_val \
    op interface \
    ports { data_109_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3363 \
    name data_110_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_110_val \
    op interface \
    ports { data_110_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3364 \
    name data_111_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_111_val \
    op interface \
    ports { data_111_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3365 \
    name weights_96_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_96_val \
    op interface \
    ports { weights_96_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3366 \
    name weights_97_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_97_val \
    op interface \
    ports { weights_97_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3367 \
    name weights_98_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_98_val \
    op interface \
    ports { weights_98_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3368 \
    name weights_99_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_99_val \
    op interface \
    ports { weights_99_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3369 \
    name weights_100_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_100_val \
    op interface \
    ports { weights_100_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3370 \
    name weights_101_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_101_val \
    op interface \
    ports { weights_101_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3371 \
    name weights_102_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_102_val \
    op interface \
    ports { weights_102_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3372 \
    name weights_103_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_103_val \
    op interface \
    ports { weights_103_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3373 \
    name weights_104_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_104_val \
    op interface \
    ports { weights_104_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3374 \
    name weights_105_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_105_val \
    op interface \
    ports { weights_105_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3375 \
    name weights_106_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_106_val \
    op interface \
    ports { weights_106_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3376 \
    name weights_107_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_107_val \
    op interface \
    ports { weights_107_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3377 \
    name weights_108_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_108_val \
    op interface \
    ports { weights_108_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3378 \
    name weights_109_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_109_val \
    op interface \
    ports { weights_109_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3379 \
    name weights_110_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_110_val \
    op interface \
    ports { weights_110_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3380 \
    name weights_111_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_111_val \
    op interface \
    ports { weights_111_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3381 \
    name idx \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_idx \
    op interface \
    ports { idx { I 6 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


