// Seed: 1648210490
`define pp_6 0
`define pp_7 0
module module_0 (
    output id_0,
    input  id_1,
    input  id_2,
    output id_3,
    output id_4,
    input  id_5
);
  logic id_6;
  type_8(
      {id_1 + id_1, 1 && 1 << 1}, 1'b0, id_4, id_4
  );
  assign id_4 = 1;
  type_1 id_7 (id_1);
endmodule
