
---------- Begin Simulation Statistics ----------
final_tick                               491613576500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 145670                       # Simulator instruction rate (inst/s)
host_mem_usage                                 659984                       # Number of bytes of host memory used
host_op_rate                                   264701                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   174.50                       # Real time elapsed on the host
host_tick_rate                             2817311732                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    25419003                       # Number of instructions simulated
sim_ops                                      46189581                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.491614                       # Number of seconds simulated
sim_ticks                                491613576500                       # Number of ticks simulated
system.cpu.Branches                           2856959                       # Number of branches fetched
system.cpu.committedInsts                    25419003                       # Number of instructions committed
system.cpu.committedOps                      46189581                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        983227153                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               983227152.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             16054778                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            14367880                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      2850540                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               22548845                       # Number of float alu accesses
system.cpu.num_fp_insts                      22548845                       # number of float instructions
system.cpu.num_fp_register_reads             22549169                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 923                       # number of times the floating registers were written
system.cpu.num_func_calls                        4522                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              46230229                       # Number of integer alu accesses
system.cpu.num_int_insts                     46230229                       # number of integer instructions
system.cpu.num_int_register_reads           105840878                       # number of times the integer registers were read
system.cpu.num_int_register_writes           20646702                       # number of times the integer registers were written
system.cpu.num_load_insts                     1314562                       # Number of load instructions
system.cpu.num_mem_refs                      24041796                       # number of memory refs
system.cpu.num_store_insts                   22727234                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  2571      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                  22187800     47.99%     48.00% # Class of executed instruction
system.cpu.op_class::IntMult                      631      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::IntDiv                        21      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                     171      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                      134      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                       74      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                     351      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::MemRead                  1314474      2.84%     50.84% # Class of executed instruction
system.cpu.op_class::MemWrite                  179382      0.39%     51.23% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  88      0.00%     51.23% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           22547852     48.77%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46233555                       # Class of executed instruction
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5625555                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11258253                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5627538                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5628961                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11260256                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5628961                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     18366221                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18366221                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     18366221                       # number of overall hits
system.cpu.dcache.overall_hits::total        18366221                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5631625                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5631625                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5631625                       # number of overall misses
system.cpu.dcache.overall_misses::total       5631625                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 437307793500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 437307793500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 437307793500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 437307793500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     23997846                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     23997846                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     23997846                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     23997846                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.234672                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.234672                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.234672                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.234672                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77652.150756                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77652.150756                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77652.150756                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77652.150756                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5627317                       # number of writebacks
system.cpu.dcache.writebacks::total           5627317                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      5631625                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5631625                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5631625                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5631625                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 431676168500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 431676168500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 431676168500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 431676168500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.234672                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.234672                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.234672                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.234672                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76652.150756                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76652.150756                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76652.150756                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76652.150756                       # average overall mshr miss latency
system.cpu.dcache.replacements                5627529                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1314230                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1314230                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          329                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           329                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26622000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26622000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1314559                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1314559                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000250                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000250                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80917.933131                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80917.933131                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          329                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          329                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     26293000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26293000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79917.933131                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79917.933131                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     17051991                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       17051991                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5631296                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5631296                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 437281171500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 437281171500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     22683287                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     22683287                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.248257                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.248257                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77651.959957                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77651.959957                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5631296                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5631296                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 431649875500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 431649875500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.248257                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.248257                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76651.959957                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76651.959957                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 491613576500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4072.288672                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            23997846                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5631625                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.261265                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            177500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4072.288672                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994211                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994211                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          853                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3221                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53627317                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53627317                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 491613576500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1314565                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    22727236                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            59                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         87996                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 491613576500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 491613576500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 491613576500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     35853603                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         35853603                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     35853603                       # number of overall hits
system.cpu.icache.overall_hits::total        35853603                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1093                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1093                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1093                       # number of overall misses
system.cpu.icache.overall_misses::total          1093                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     85963000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     85963000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     85963000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     85963000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     35854696                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     35854696                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     35854696                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     35854696                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000030                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000030                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78648.673376                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78648.673376                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78648.673376                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78648.673376                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            9                       # number of writebacks
system.cpu.icache.writebacks::total                 9                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1093                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1093                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1093                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1093                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     84870000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     84870000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     84870000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     84870000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77648.673376                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77648.673376                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77648.673376                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77648.673376                       # average overall mshr miss latency
system.cpu.icache.replacements                      9                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     35853603                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        35853603                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1093                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1093                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     85963000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     85963000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     35854696                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     35854696                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78648.673376                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78648.673376                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1093                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1093                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     84870000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     84870000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77648.673376                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77648.673376                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 491613576500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           833.903530                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35854696                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1093                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          32803.930467                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   833.903530                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.203590                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.203590                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1084                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          158                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          838                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.264648                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          71710485                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         71710485                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 491613576500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    35854696                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            62                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 491613576500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 491613576500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 491613576500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 491613576500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.data                   20                       # number of demand (read+write) hits
system.l2.demand_hits::total                       20                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.data                  20                       # number of overall hits
system.l2.overall_hits::total                      20                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1093                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5631605                       # number of demand (read+write) misses
system.l2.demand_misses::total                5632698                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1093                       # number of overall misses
system.l2.overall_misses::.cpu.data           5631605                       # number of overall misses
system.l2.overall_misses::total               5632698                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     83230500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 423228521000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     423311751500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     83230500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 423228521000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    423311751500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1093                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5631625                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5632718                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1093                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5631625                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5632718                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999996                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999996                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999996                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999996                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76148.673376                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75152.380360                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75152.573687                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76148.673376                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75152.380360                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75152.573687                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5625334                       # number of writebacks
system.l2.writebacks::total                   5625334                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1093                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5631605                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5632698                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1093                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5631605                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5632698                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     72300500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 366912471000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 366984771500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     72300500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 366912471000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 366984771500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999996                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999996                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66148.673376                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65152.380360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65152.573687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66148.673376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65152.380360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65152.573687                       # average overall mshr miss latency
system.l2.replacements                       11254382                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5627317                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5627317                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5627317                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5627317                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            9                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                9                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            9                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            9                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          134                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           134                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    10                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5631286                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5631286                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 423202826500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  423202826500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5631296                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5631296                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75152.074766                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75152.074766                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5631286                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5631286                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 366889966500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 366889966500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65152.074766                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65152.074766                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst         1093                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1093                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     83230500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     83230500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1093                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1093                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76148.673376                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76148.673376                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1093                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1093                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     72300500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     72300500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66148.673376                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66148.673376                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            10                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                10                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          319                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             319                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     25694500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     25694500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          329                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           329                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.969605                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.969605                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80547.021944                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80547.021944                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          319                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          319                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     22504500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     22504500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.969605                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.969605                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70547.021944                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70547.021944                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 491613576500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4087.270302                       # Cycle average of tags in use
system.l2.tags.total_refs                    11260122                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11258478                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000146                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    2008.330466                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         8.480153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2070.459683                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.490315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.505483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997869                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1861                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2105                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 371586670                       # Number of tag accesses
system.l2.tags.data_accesses                371586670                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 491613576500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   2816929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1093.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5631605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003420086500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       165024                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       165024                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16768572                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2662667                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5632698                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5625334                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5632698                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5625334                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               2808405                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               5632698                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              5625334                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5632698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  86577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  88861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 166093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 165028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 165030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 165027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 165025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 165027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 165028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 165026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 165024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 165024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 165024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 165024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 165024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 165024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 165024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 165024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       165024                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.132490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.038246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.433514                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        165023    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        165024                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       165024                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.069663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.040843                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.988806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            75317     45.64%     45.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2904      1.76%     47.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            86793     52.59%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        165024                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               180246336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            180010688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    366.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    366.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  491613561500                       # Total gap between requests
system.mem_ctrls.avgGap                      43667.81                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        34976                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    180211360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     90140928                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 71145.309389151909                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 366571162.015091359615                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 183357279.597016990185                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1093                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5631605                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5625334                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     27694750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 134574578500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 11723874217000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25338.29                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     23896.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2084120.55                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        34976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    180211360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     180246336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        34976                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        34976                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    180010688                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    180010688                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1093                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      5631605                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5632698                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      5625334                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       5625334                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        71145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    366571162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        366642307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        71145                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        71145                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    366162971                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       366162971                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    366162971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        71145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    366571162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       732805279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5632698                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             2816904                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       352265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       352004                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       351862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       351869                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       351860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       352112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       352182                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       352064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       351992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       351908                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       351990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       352105                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       352194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       352127                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       352034                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       352130                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       176054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       176081                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       175911                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       176082                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       175915                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       176185                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       176060                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       176155                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       176018                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       175970                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       175880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       176142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       176118                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       176186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       175997                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       176150                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             28989185750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           28163490000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       134602273250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 5146.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           23896.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             5242853                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            2585724                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            93.08                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           91.79                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       621015                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   870.787392                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   767.680688                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   289.043814                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        10118      1.63%      1.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        36278      5.84%      7.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        24033      3.87%     11.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        15031      2.42%     13.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8657      1.39%     15.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        47880      7.71%     22.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        15212      2.45%     25.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        10852      1.75%     27.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       452954     72.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       621015                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             360492672                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          180281856                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              733.284615                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              366.714559                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.59                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 491613576500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2219597520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1179728880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    20107796520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    7352072460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 38807140320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 198428234130                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  21682153440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  289776723270                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   589.440034                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  52372924750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  16415880000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 422824771750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2214520980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1177023045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    20109667200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    7352166420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 38807140320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 198250131360                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  21832134720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  289742784045                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   589.370998                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  52763256750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  16415880000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 422434439750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 491613576500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1412                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5625334                       # Transaction distribution
system.membus.trans_dist::CleanEvict              221                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5631286                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5631286                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1412                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     16890951                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total     16890951                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               16890951                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    360257024                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total    360257024                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               360257024                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5632698                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5632698    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5632698                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 491613576500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         22508922500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        18388849750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              1422                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11252651                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            9                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5629260                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5631296                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5631296                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1093                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          329                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2195                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     16890779                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              16892974                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        35264                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    360286144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              360321408                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        11254382                       # Total snoops (count)
system.tol2bus.snoopTraffic                 180010688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16887100                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.333329                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471403                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11258139     66.67%     66.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5628961     33.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16887100                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 491613576500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8443791000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1093000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5631625000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
