Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Aug  7 23:36:53 2022
| Host         : MS-QMGTGLWCUXSR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.666        0.000                      0                28926        0.031        0.000                      0                28926        3.750        0.000                       0                 10624  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.666        0.000                      0                28926        0.031        0.000                      0                28926        3.750        0.000                       0                 10624  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 design_1_i/my_net_0/inst/grp_pool_1_fu_1119/m_0_reg_154_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_5/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.584ns  (logic 3.780ns (44.036%)  route 4.804ns (55.964%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 12.801 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       1.652     2.946    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ap_clk
    SLICE_X33Y54         FDRE                                         r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/m_0_reg_154_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/m_0_reg_154_reg[1]/Q
                         net (fo=24, routed)          0.626     4.028    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/tmp_fu_407_p3[1]
    SLICE_X35Y55         LUT2 (Prop_lut2_I1_O)        0.124     4.152 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_25/O
                         net (fo=1, routed)           0.000     4.152    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_25_n_30
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.684 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.684    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_19_n_30
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.798    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_17_n_30
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.955 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_15/CO[1]
                         net (fo=1, routed)           0.595     5.550    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_15_n_32
    SLICE_X35Y58         LUT3 (Prop_lut3_I0_O)        0.329     5.879 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_4/O
                         net (fo=38, routed)          0.764     6.643    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_4_n_30
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_C[42]_P[12])
                                                      1.820     8.463 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00/P[12]
                         net (fo=1, routed)           0.782     9.245    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/grp_pool_1_fu_1119_input_r_address0[12]
    SLICE_X36Y57         LUT5 (Prop_lut5_I4_O)        0.124     9.369 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ram_reg_0_i_20__0/O
                         net (fo=1, routed)           0.492     9.861    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ram_reg_0_i_20__0_n_30
    SLICE_X36Y57         LUT3 (Prop_lut3_I2_O)        0.124     9.985 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ram_reg_0_i_3/O
                         net (fo=8, routed)           1.545    11.530    design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ADDRARDADDR[12]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_5/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       1.622    12.801    design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_5/CLKARDCLK
                         clock pessimism              0.115    12.916    
                         clock uncertainty           -0.154    12.762    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    12.196    design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         12.196    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.853ns  (logic 3.015ns (34.057%)  route 5.838ns (65.943%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       1.889     3.183    design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y16          DSP48E1                                      r  design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.434     3.617 f  design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/P[23]
                         net (fo=5, routed)           1.185     4.801    design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
    SLICE_X94Y41         LUT4 (Prop_lut4_I0_O)        0.124     4.925 r  design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, routed)           0.000     4.925    design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
    SLICE_X94Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.458 r  design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=10, routed)          0.933     6.392    design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X96Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.516 r  design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1/O
                         net (fo=3, routed)           0.692     7.208    design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DIST[2]
    SLICE_X96Y42         LUT6 (Prop_lut6_I3_O)        0.124     7.332 f  design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1/O
                         net (fo=2, routed)           0.562     7.893    design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/I4
    SLICE_X99Y42         LUT5 (Prop_lut5_I4_O)        0.118     8.011 r  design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5/O
                         net (fo=3, routed)           0.469     8.480    design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/I4
    SLICE_X99Y42         LUT6 (Prop_lut6_I4_O)        0.326     8.806 r  design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000     8.806    design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/o6lut_i_1
    SLICE_X99Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.356 r  design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.356    design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/carry_out_3
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.612 f  design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[1].gen_carry4.yn.mcy00_CARRY4/O[2]
                         net (fo=3, routed)           0.828    10.440    design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/o[5]
    SLICE_X98Y43         LUT6 (Prop_lut6_I0_O)        0.302    10.742 r  design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/opt_has_pipe.first_q[2]_i_2/O
                         net (fo=1, routed)           0.680    11.422    design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/exp_over_int
    SLICE_X98Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.546 r  design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/opt_has_pipe.first_q[0]_i_1__6/O
                         net (fo=1, routed)           0.489    12.035    design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/D[0]
    SLICE_X102Y43        FDRE                                         r  design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       1.625    12.804    design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/aclk
    SLICE_X102Y43        FDRE                                         r  design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.230    13.034    
                         clock uncertainty           -0.154    12.880    
    SLICE_X102Y43        FDRE (Setup_fdre_C_D)       -0.045    12.835    design_1_i/my_net_0/inst/grp_conv2_fu_1095/my_net_hadd_16ns_cud_U17/my_net_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 design_1_i/my_net_0/inst/grp_pool_1_fu_1119/m_0_reg_154_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_5/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.429ns  (logic 3.780ns (44.847%)  route 4.649ns (55.153%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 12.801 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       1.652     2.946    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ap_clk
    SLICE_X33Y54         FDRE                                         r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/m_0_reg_154_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/m_0_reg_154_reg[1]/Q
                         net (fo=24, routed)          0.626     4.028    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/tmp_fu_407_p3[1]
    SLICE_X35Y55         LUT2 (Prop_lut2_I1_O)        0.124     4.152 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_25/O
                         net (fo=1, routed)           0.000     4.152    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_25_n_30
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.684 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.684    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_19_n_30
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.798    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_17_n_30
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.955 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_15/CO[1]
                         net (fo=1, routed)           0.595     5.550    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_15_n_32
    SLICE_X35Y58         LUT3 (Prop_lut3_I0_O)        0.329     5.879 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_4/O
                         net (fo=38, routed)          0.764     6.643    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_4_n_30
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_C[42]_P[3])
                                                      1.820     8.463 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00/P[3]
                         net (fo=1, routed)           0.778     9.241    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/grp_pool_1_fu_1119_input_r_address0[3]
    SLICE_X38Y53         LUT5 (Prop_lut5_I4_O)        0.124     9.365 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ram_reg_0_i_29__0/O
                         net (fo=1, routed)           0.492     9.857    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ram_reg_0_i_29__0_n_30
    SLICE_X38Y53         LUT3 (Prop_lut3_I2_O)        0.124     9.981 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ram_reg_0_i_12__2/O
                         net (fo=8, routed)           1.393    11.375    design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ADDRARDADDR[3]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_5/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       1.622    12.801    design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_5/CLKARDCLK
                         clock pessimism              0.115    12.916    
                         clock uncertainty           -0.154    12.762    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    12.196    design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         12.196    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 design_1_i/my_net_0/inst/grp_pool_1_fu_1119/m_0_reg_154_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_5/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 3.780ns (44.905%)  route 4.638ns (55.095%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 12.801 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       1.652     2.946    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ap_clk
    SLICE_X33Y54         FDRE                                         r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/m_0_reg_154_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/m_0_reg_154_reg[1]/Q
                         net (fo=24, routed)          0.626     4.028    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/tmp_fu_407_p3[1]
    SLICE_X35Y55         LUT2 (Prop_lut2_I1_O)        0.124     4.152 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_25/O
                         net (fo=1, routed)           0.000     4.152    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_25_n_30
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.684 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.684    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_19_n_30
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.798    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_17_n_30
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.955 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_15/CO[1]
                         net (fo=1, routed)           0.595     5.550    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_15_n_32
    SLICE_X35Y58         LUT3 (Prop_lut3_I0_O)        0.329     5.879 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_4/O
                         net (fo=38, routed)          0.764     6.643    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_4_n_30
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_C[42]_P[6])
                                                      1.820     8.463 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00/P[6]
                         net (fo=1, routed)           0.651     9.114    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/grp_pool_1_fu_1119_input_r_address0[6]
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.124     9.238 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ram_reg_0_i_26__0/O
                         net (fo=1, routed)           0.520     9.758    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ram_reg_0_i_26__0_n_30
    SLICE_X39Y58         LUT3 (Prop_lut3_I2_O)        0.124     9.882 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ram_reg_0_i_9__0/O
                         net (fo=8, routed)           1.481    11.364    design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ADDRARDADDR[6]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_5/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       1.622    12.801    design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_5/CLKARDCLK
                         clock pessimism              0.115    12.916    
                         clock uncertainty           -0.154    12.762    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.196    design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         12.196    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 design_1_i/my_net_0/inst/grp_pool_1_fu_1119/m_0_reg_154_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_3/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.377ns  (logic 3.780ns (45.125%)  route 4.597ns (54.875%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       1.652     2.946    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ap_clk
    SLICE_X33Y54         FDRE                                         r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/m_0_reg_154_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/m_0_reg_154_reg[1]/Q
                         net (fo=24, routed)          0.626     4.028    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/tmp_fu_407_p3[1]
    SLICE_X35Y55         LUT2 (Prop_lut2_I1_O)        0.124     4.152 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_25/O
                         net (fo=1, routed)           0.000     4.152    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_25_n_30
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.684 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.684    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_19_n_30
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.798    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_17_n_30
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.955 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_15/CO[1]
                         net (fo=1, routed)           0.595     5.550    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_15_n_32
    SLICE_X35Y58         LUT3 (Prop_lut3_I0_O)        0.329     5.879 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_4/O
                         net (fo=38, routed)          0.764     6.643    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_4_n_30
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_C[42]_P[3])
                                                      1.820     8.463 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00/P[3]
                         net (fo=1, routed)           0.778     9.241    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/grp_pool_1_fu_1119_input_r_address0[3]
    SLICE_X38Y53         LUT5 (Prop_lut5_I4_O)        0.124     9.365 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ram_reg_0_i_29__0/O
                         net (fo=1, routed)           0.492     9.857    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ram_reg_0_i_29__0_n_30
    SLICE_X38Y53         LUT3 (Prop_lut3_I2_O)        0.124     9.981 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ram_reg_0_i_12__2/O
                         net (fo=8, routed)           1.341    11.323    design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ADDRARDADDR[3]
    RAMB36_X3Y13         RAMB36E1                                     r  design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_3/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       1.568    12.747    design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ap_clk
    RAMB36_X3Y13         RAMB36E1                                     r  design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.129    12.876    
                         clock uncertainty           -0.154    12.722    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    12.156    design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         12.156    
                         arrival time                         -11.323    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 design_1_i/my_net_0/inst/grp_pool_1_fu_1119/m_0_reg_154_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.379ns  (logic 3.780ns (45.114%)  route 4.599ns (54.886%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       1.652     2.946    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ap_clk
    SLICE_X33Y54         FDRE                                         r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/m_0_reg_154_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/m_0_reg_154_reg[1]/Q
                         net (fo=24, routed)          0.626     4.028    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/tmp_fu_407_p3[1]
    SLICE_X35Y55         LUT2 (Prop_lut2_I1_O)        0.124     4.152 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_25/O
                         net (fo=1, routed)           0.000     4.152    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_25_n_30
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.684 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.684    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_19_n_30
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.798    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_17_n_30
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.955 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_15/CO[1]
                         net (fo=1, routed)           0.595     5.550    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_15_n_32
    SLICE_X35Y58         LUT3 (Prop_lut3_I0_O)        0.329     5.879 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_4/O
                         net (fo=38, routed)          0.764     6.643    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_4_n_30
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_C[42]_P[3])
                                                      1.820     8.463 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00/P[3]
                         net (fo=1, routed)           0.778     9.241    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/grp_pool_1_fu_1119_input_r_address0[3]
    SLICE_X38Y53         LUT5 (Prop_lut5_I4_O)        0.124     9.365 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ram_reg_0_i_29__0/O
                         net (fo=1, routed)           0.492     9.857    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ram_reg_0_i_29__0_n_30
    SLICE_X38Y53         LUT3 (Prop_lut3_I2_O)        0.124     9.981 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ram_reg_0_i_12__2/O
                         net (fo=8, routed)           1.344    11.325    design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ADDRARDADDR[3]
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       1.573    12.752    design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.129    12.881    
                         clock uncertainty           -0.154    12.727    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    12.161    design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.161    
                         arrival time                         -11.325    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 design_1_i/my_net_0/inst/grp_pool_1_fu_1119/m_0_reg_154_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_3/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 3.780ns (45.269%)  route 4.570ns (54.731%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       1.652     2.946    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ap_clk
    SLICE_X33Y54         FDRE                                         r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/m_0_reg_154_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/m_0_reg_154_reg[1]/Q
                         net (fo=24, routed)          0.626     4.028    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/tmp_fu_407_p3[1]
    SLICE_X35Y55         LUT2 (Prop_lut2_I1_O)        0.124     4.152 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_25/O
                         net (fo=1, routed)           0.000     4.152    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_25_n_30
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.684 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.684    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_19_n_30
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.798    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_17_n_30
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.955 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_15/CO[1]
                         net (fo=1, routed)           0.595     5.550    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_15_n_32
    SLICE_X35Y58         LUT3 (Prop_lut3_I0_O)        0.329     5.879 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_4/O
                         net (fo=38, routed)          0.764     6.643    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_4_n_30
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_C[42]_P[5])
                                                      1.820     8.463 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00/P[5]
                         net (fo=1, routed)           0.626     9.089    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/grp_pool_1_fu_1119_input_r_address0[5]
    SLICE_X36Y56         LUT5 (Prop_lut5_I4_O)        0.124     9.213 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ram_reg_0_i_27__0/O
                         net (fo=1, routed)           0.453     9.666    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ram_reg_0_i_27__0_n_30
    SLICE_X37Y55         LUT3 (Prop_lut3_I2_O)        0.124     9.790 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ram_reg_0_i_10__0/O
                         net (fo=8, routed)           1.506    11.296    design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ADDRARDADDR[5]
    RAMB36_X3Y13         RAMB36E1                                     r  design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_3/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       1.568    12.747    design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ap_clk
    RAMB36_X3Y13         RAMB36E1                                     r  design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.129    12.876    
                         clock uncertainty           -0.154    12.722    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.156    design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         12.156    
                         arrival time                         -11.296    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 design_1_i/my_net_0/inst/grp_pool_1_fu_1119/m_0_reg_154_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 3.780ns (45.281%)  route 4.568ns (54.719%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       1.652     2.946    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ap_clk
    SLICE_X33Y54         FDRE                                         r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/m_0_reg_154_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/m_0_reg_154_reg[1]/Q
                         net (fo=24, routed)          0.626     4.028    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/tmp_fu_407_p3[1]
    SLICE_X35Y55         LUT2 (Prop_lut2_I1_O)        0.124     4.152 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_25/O
                         net (fo=1, routed)           0.000     4.152    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_25_n_30
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.684 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.684    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_19_n_30
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.798    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_17_n_30
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.955 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_15/CO[1]
                         net (fo=1, routed)           0.595     5.550    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_15_n_32
    SLICE_X35Y58         LUT3 (Prop_lut3_I0_O)        0.329     5.879 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_4/O
                         net (fo=38, routed)          0.764     6.643    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_4_n_30
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_C[42]_P[12])
                                                      1.820     8.463 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00/P[12]
                         net (fo=1, routed)           0.782     9.245    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/grp_pool_1_fu_1119_input_r_address0[12]
    SLICE_X36Y57         LUT5 (Prop_lut5_I4_O)        0.124     9.369 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ram_reg_0_i_20__0/O
                         net (fo=1, routed)           0.492     9.861    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ram_reg_0_i_20__0_n_30
    SLICE_X36Y57         LUT3 (Prop_lut3_I2_O)        0.124     9.985 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ram_reg_0_i_3/O
                         net (fo=8, routed)           1.309    11.294    design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ADDRARDADDR[12]
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       1.573    12.752    design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.129    12.881    
                         clock uncertainty           -0.154    12.727    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    12.161    design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.161    
                         arrival time                         -11.294    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 design_1_i/my_net_0/inst/grp_pool_1_fu_1119/m_0_reg_154_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_3/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.342ns  (logic 3.780ns (45.311%)  route 4.562ns (54.689%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       1.652     2.946    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ap_clk
    SLICE_X33Y54         FDRE                                         r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/m_0_reg_154_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/m_0_reg_154_reg[1]/Q
                         net (fo=24, routed)          0.626     4.028    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/tmp_fu_407_p3[1]
    SLICE_X35Y55         LUT2 (Prop_lut2_I1_O)        0.124     4.152 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_25/O
                         net (fo=1, routed)           0.000     4.152    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_25_n_30
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.684 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.684    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_19_n_30
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.798    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_17_n_30
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.955 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_15/CO[1]
                         net (fo=1, routed)           0.595     5.550    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_15_n_32
    SLICE_X35Y58         LUT3 (Prop_lut3_I0_O)        0.329     5.879 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_4/O
                         net (fo=38, routed)          0.764     6.643    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_4_n_30
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_C[42]_P[12])
                                                      1.820     8.463 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00/P[12]
                         net (fo=1, routed)           0.782     9.245    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/grp_pool_1_fu_1119_input_r_address0[12]
    SLICE_X36Y57         LUT5 (Prop_lut5_I4_O)        0.124     9.369 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ram_reg_0_i_20__0/O
                         net (fo=1, routed)           0.492     9.861    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ram_reg_0_i_20__0_n_30
    SLICE_X36Y57         LUT3 (Prop_lut3_I2_O)        0.124     9.985 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ram_reg_0_i_3/O
                         net (fo=8, routed)           1.303    11.288    design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ADDRARDADDR[12]
    RAMB36_X3Y13         RAMB36E1                                     r  design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       1.568    12.747    design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ap_clk
    RAMB36_X3Y13         RAMB36E1                                     r  design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.129    12.876    
                         clock uncertainty           -0.154    12.722    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    12.156    design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         12.156    
                         arrival time                         -11.288    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 design_1_i/my_net_0/inst/grp_pool_1_fu_1119/m_0_reg_154_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.274ns  (logic 3.780ns (45.684%)  route 4.494ns (54.316%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       1.652     2.946    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ap_clk
    SLICE_X33Y54         FDRE                                         r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/m_0_reg_154_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/m_0_reg_154_reg[1]/Q
                         net (fo=24, routed)          0.626     4.028    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/tmp_fu_407_p3[1]
    SLICE_X35Y55         LUT2 (Prop_lut2_I1_O)        0.124     4.152 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_25/O
                         net (fo=1, routed)           0.000     4.152    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_25_n_30
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.684 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.684    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_19_n_30
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.798    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_17_n_30
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.955 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_15/CO[1]
                         net (fo=1, routed)           0.595     5.550    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_15_n_32
    SLICE_X35Y58         LUT3 (Prop_lut3_I0_O)        0.329     5.879 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_4/O
                         net (fo=38, routed)          0.764     6.643    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00_i_4_n_30
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_C[42]_P[6])
                                                      1.820     8.463 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/input_r_address00/P[6]
                         net (fo=1, routed)           0.651     9.114    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/grp_pool_1_fu_1119_input_r_address0[6]
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.124     9.238 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ram_reg_0_i_26__0/O
                         net (fo=1, routed)           0.520     9.758    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ram_reg_0_i_26__0_n_30
    SLICE_X39Y58         LUT3 (Prop_lut3_I2_O)        0.124     9.882 r  design_1_i/my_net_0/inst/grp_pool_1_fu_1119/ram_reg_0_i_9__0/O
                         net (fo=8, routed)           1.338    11.220    design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ADDRARDADDR[6]
    RAMB36_X3Y13         RAMB36E1                                     r  design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       1.568    12.747    design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ap_clk
    RAMB36_X3Y13         RAMB36E1                                     r  design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.129    12.876    
                         clock uncertainty           -0.154    12.722    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.156    design_1_i/my_net_0/inst/conv1_output_U/my_net_conv1_output_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         12.156    
                         arrival time                         -11.220    
  -------------------------------------------------------------------
                         slack                                  0.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1055]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.148ns (46.633%)  route 0.169ns (53.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       0.552     0.888    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y94         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[52]/Q
                         net (fo=2, routed)           0.169     1.205    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[31]
    SLICE_X48Y93         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1055]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       0.824     1.190    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X48Y93         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1055]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y93         FDRE (Hold_fdre_C_D)         0.019     1.174    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1055]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1044]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.288%)  route 0.172ns (53.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       0.552     0.888    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y95         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[40]/Q
                         net (fo=2, routed)           0.172     1.207    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[20]
    SLICE_X48Y93         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1044]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       0.824     1.190    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X48Y93         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1044]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y93         FDRE (Hold_fdre_C_D)         0.017     1.172    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1044]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[15][107]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.257%)  route 0.178ns (55.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       0.662     0.998    design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/aclk
    SLICE_X63Y100        FDRE                                         r  design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg_reg[12]/Q
                         net (fo=1, routed)           0.178     1.317    design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[40]
    SLICE_X62Y96         SRL16E                                       r  design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[15][107]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       0.848     1.214    design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X62Y96         SRL16E                                       r  design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[15][107]_srl16/CLK
                         clock pessimism             -0.035     1.179    
    SLICE_X62Y96         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.281    design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[15][107]_srl16
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1035]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (45.937%)  route 0.174ns (54.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       0.551     0.887    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y92         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[30]/Q
                         net (fo=2, routed)           0.174     1.209    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[11]
    SLICE_X49Y93         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1035]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       0.824     1.190    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X49Y93         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1035]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y93         FDRE (Hold_fdre_C_D)         0.017     1.172    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1035]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1074]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       0.572     0.908    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X55Y85         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1074]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1074]/Q
                         net (fo=1, routed)           0.056     1.104    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/DIA0
    SLICE_X54Y85         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       0.840     1.206    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WCLK
    SLICE_X54Y85         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
                         clock pessimism             -0.285     0.921    
    SLICE_X54Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.068    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1041]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.831%)  route 0.219ns (57.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       0.552     0.888    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y95         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[37]/Q
                         net (fo=2, routed)           0.219     1.270    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[17]
    SLICE_X49Y93         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1041]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       0.824     1.190    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X49Y93         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1041]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y93         FDRE (Hold_fdre_C_D)         0.070     1.225    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1041]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.303%)  route 0.268ns (67.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       0.556     0.892    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X41Y93         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][34]/Q
                         net (fo=2, routed)           0.268     1.288    design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIC0
    SLICE_X50Y93         RAMD32                                       r  design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       0.820     1.186    design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X50Y93         RAMD32                                       r  design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC/CLK
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y93         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091     1.242    design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1045]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.167%)  route 0.216ns (56.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       0.552     0.888    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y95         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[41]/Q
                         net (fo=2, routed)           0.216     1.268    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[21]
    SLICE_X48Y93         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1045]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       0.824     1.190    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X48Y93         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1045]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y93         FDRE (Hold_fdre_C_D)         0.066     1.221    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1045]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][98]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.226%)  route 0.311ns (68.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       0.634     0.970    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X39Y114        FDRE                                         r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][98]/Q
                         net (fo=3, routed)           0.311     1.422    design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/DIB0
    SLICE_X50Y114        RAMD32                                       r  design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       0.901     1.267    design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X50Y114        RAMD32                                       r  design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/CLK
                         clock pessimism             -0.039     1.228    
    SLICE_X50Y114        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.374    design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/my_net_0/inst/my_net_CRTL_BUS_s_axi_U/rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer_reg[1061]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.119%)  route 0.165ns (53.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       0.662     0.998    design_1_i/my_net_0/inst/my_net_CRTL_BUS_s_axi_U/ap_clk
    SLICE_X65Y100        FDRE                                         r  design_1_i/my_net_0/inst/my_net_CRTL_BUS_s_axi_U/rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  design_1_i/my_net_0/inst/my_net_CRTL_BUS_s_axi_U/rdata_reg[2]/Q
                         net (fo=2, routed)           0.165     1.304    design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/D[4]
    SLICE_X66Y98         FDRE                                         r  design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer_reg[1061]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10640, routed)       0.849     1.215    design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/aclk
    SLICE_X66Y98         FDRE                                         r  design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer_reg[1061]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X66Y98         FDRE (Hold_fdre_C_D)         0.076     1.256    design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer_reg[1061]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK         n/a            5.244         10.000      4.756      DSP48_X3Y6     design_1_i/my_net_0/inst/grp_conv2_fu_1095/mul_ln19_reg_404_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y14    design_1_i/my_net_0/inst/grp_pool_1_fu_1119/mul_ln30_1_reg_453_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y13    design_1_i/my_net_0/inst/grp_conv2_fu_1095/mul_ln19_1_reg_409_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         10.000      6.557      DSP48_X3Y20    design_1_i/my_net_0/inst/grp_conv2_1_fu_1107/add_ln19_6_fu_361_p2/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5    design_1_i/my_net_0/inst/fc1_weight2_U/my_net_fc1_weight2_rom_U/q0_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3    design_1_i/my_net_0/inst/fc1_weight2_U/my_net_fc1_weight2_rom_U/q0_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y16   design_1_i/my_net_0/inst/fc1_weight2_U/my_net_fc1_weight2_rom_U/q0_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y3    design_1_i/my_net_0/inst/fc1_weight2_U/my_net_fc1_weight2_rom_U/q0_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y1    design_1_i/my_net_0/inst/fc1_weight2_U/my_net_fc1_weight2_rom_U/q0_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y14   design_1_i/my_net_0/inst/fc1_weight2_U/my_net_fc1_weight2_rom_U/q0_reg_1_8/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y104  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y104  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y104  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y104  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y104  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y104  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y104  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y104  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y105  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y105  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y102  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y102  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y102  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y102  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y102  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y102  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y102  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y102  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y101  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y101  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK



