C:\lscc\diamond\3.14\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\hdl\SDRAM_controller\sdram_controller\impl1   -part LCMXO2_4000HC  -package BG332C  -grade -4    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -gcc_reconverge_depth 8 -gcc_report_in_premap -seqshift_no_replicate 0 -run_design_rule_checker 0 -design_rule_fanout_limit 0 -acp_debug_info 0 -summaryfile C:\hdl\SDRAM_controller\sdram_controller\impl1\synlog\report\sdram_controller_impl1_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  sdram_controller  -implementation  impl1  -flow mapping  -multisrs  -oedif  C:\hdl\SDRAM_controller\sdram_controller\impl1\sdram_controller_impl1.edi   -freq 80.000   C:\hdl\SDRAM_controller\sdram_controller\impl1\synwork\sdram_controller_impl1_prem.srd  -devicelib  C:\lscc\diamond\3.14\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.14\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\hdl\SDRAM_controller\sdram_controller\impl1\syntmp\sdram_controller_impl1.plg  -osyn  C:\hdl\SDRAM_controller\sdram_controller\impl1\sdram_controller_impl1.srm  -prjdir  C:\hdl\SDRAM_controller\sdram_controller\impl1\  -prjname  proj_1  -log  C:\hdl\SDRAM_controller\sdram_controller\impl1\synlog\sdram_controller_impl1_fpga_mapper.srr  -sn  2023.09  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\lscc\diamond\3.14\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\impl1 -part LCMXO2_4000HC -package BG332C -grade -4 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -gcc_reconverge_depth 8 -gcc_report_in_premap -seqshift_no_replicate 0 -run_design_rule_checker 0 -design_rule_fanout_limit 0 -acp_debug_info 0 -summaryfile ..\synlog\report\sdram_controller_impl1_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module sdram_controller -implementation impl1 -flow mapping -multisrs -oedif ..\sdram_controller_impl1.edi -freq 80.000 ..\synwork\sdram_controller_impl1_prem.srd -devicelib ..\..\..\..\..\lscc\diamond\3.14\synpbase\lib\lucent\machxo2.v -devicelib ..\..\..\..\..\lscc\diamond\3.14\synpbase\lib\lucent\pmi_def.v -ologparam sdram_controller_impl1.plg -osyn ..\sdram_controller_impl1.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\sdram_controller_impl1_fpga_mapper.srr -sn 2023.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:2
file:..\sdram_controller_impl1.edi|io:o|time:1744475989|size:238685|exec:0|csum:
file:..\synwork\sdram_controller_impl1_prem.srd|io:i|time:1744475986|size:20694|exec:0|csum:7AC2AC48662408D0B070FCBEAF6729F1
file:..\..\..\..\..\lscc\diamond\3.14\synpbase\lib\lucent\machxo2.v|io:i|time:1726552933|size:49748|exec:0|csum:B71CE3E7881D74CEF4BD77A23168B26C
file:..\..\..\..\..\lscc\diamond\3.14\synpbase\lib\lucent\pmi_def.v|io:i|time:1727134390|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:sdram_controller_impl1.plg|io:o|time:1744475989|size:352|exec:0|csum:
file:..\sdram_controller_impl1.srm|io:o|time:1744475988|size:31980|exec:0|csum:
file:..\synlog\sdram_controller_impl1_fpga_mapper.srr|io:o|time:1744475989|size:52996|exec:0|csum:
file:..\..\..\..\..\lscc\diamond\3.14\synpbase\bin64\m_gen_lattice.exe|io:i|time:1727134361|size:47087104|exec:1|csum:434DCC32F4BB204D3EE80093B14279C2
