# MIPS-CPU
Multiple cycle mips cpu(using verilog) includes ALU, REGISTERS FILE, DMA and Interrupt handler, fully tested. I have run it on ZYNQ board.

I upload whole vivado project.
