// Seed: 2493179689
module module_0 #(
    parameter id_16 = 32'd4
) (
    input supply1 id_0,
    input tri0 id_1,
    output uwire id_2
);
  wire [1 : (  1  )] id_4;
  logic [7:0]
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      _id_16,
      id_17,
      id_18,
      id_19;
  assign id_13 = ~-1;
  assign id_17[id_16] = id_10;
endmodule
module module_1 #(
    parameter id_7 = 32'd28
) (
    output wand id_0,
    output tri0 id_1,
    input tri id_2,
    input supply0 id_3,
    input wire id_4,
    output wor id_5,
    input wand id_6,
    input supply1 _id_7,
    input supply0 id_8,
    output tri0 id_9
);
  assign id_1 = 1'b0;
  parameter id_11 = 1 > 1;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_1
  );
  assign modCall_1.id_2 = 0;
  logic [id_7 : -1] id_12;
endmodule
