Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f6f31c0301b7421ba48ecece46f51932 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 25 for port instr [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/main.v:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.muxPC
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstrMem
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.register_fetch
Compiling module xil_defaultlib.Instruction_Fetch
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.register_decode_execute
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PCTarget
Compiling module xil_defaultlib.mux_execute
Compiling module xil_defaultlib.register_execute_mem
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.register_mem_wb
Compiling module xil_defaultlib.mux_wb(WIDTH=32)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.forward1_mux(WIDTH=32)
Compiling module xil_defaultlib.forward2_mux(WIDTH=32)
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_tb_behav
