Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home_local/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab work.top_fpga_tb work.glbl -snapshot top_fpga_tb -prj /student/wszczepka/UEC2/PROJECT/Projekt_UEC/sim/top_fpga/top_fpga.prj -timescale 1ns/1ps -L unisims_ver -standalone -runall 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/rtl/vga_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/rtl/vga_timing.sv" into library work
INFO: [VRFC 10-311] analyzing module vga_timing
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/rtl/draw_bg.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_bg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/rtl/draw_start_bg.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_start_bg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/rtl/vga_if.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/rtl/draw_rect.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_rect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/rtl/top_vga.sv" into library work
INFO: [VRFC 10-311] analyzing module top_vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/rtl/draw_mouse.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_mouse
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/rtl/draw_rect_ctl.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_rect_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/rtl/image_rom.sv" into library work
INFO: [VRFC 10-311] analyzing module image_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/fpga/rtl/top_vga_basys3.sv" into library work
INFO: [VRFC 10-311] analyzing module top_vga_basys3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/sim/common/tiff_writer.sv" into library work
INFO: [VRFC 10-311] analyzing module tiff_writer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/rtl/draw_rect_char.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_rect_char
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/rtl/draw_rect_char2.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_rect_char2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/rtl/char_rom_16x16.sv" into library work
INFO: [VRFC 10-311] analyzing module char_rom_16x16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/rtl/char_rom_16x16_2.sv" into library work
INFO: [VRFC 10-311] analyzing module char_rom_16x16_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/sim/top_fpga/top_fpga_tb.sv" into library work
INFO: [VRFC 10-311] analyzing module top_fpga_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/fpga/rtl/clk_wiz_0_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk100MHz_clk_wiz_0_en_clk, assumed default net type wire [/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/fpga/rtl/clk_wiz_0_clk_wiz.v:212]
INFO: [VRFC 10-2458] undeclared symbol clk40MHz_clk_wiz_0_en_clk, assumed default net type wire [/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/fpga/rtl/clk_wiz_0_clk_wiz.v:224]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/fpga/rtl/clk_wiz_0.v" into library work
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/rtl/font_rom.v" into library work
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/rtl/font_rom_2.v" into library work
INFO: [VRFC 10-311] analyzing module font_rom_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/sim/common/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/rtl/MouseCtl.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'MouseCtl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/rtl/MouseDisplay.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'MouseDisplay'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/rtl/Ps2Interface.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'Ps2Interface'
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'zpos' is not connected on this instance [/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/rtl/top_vga.sv:110]
WARNING: [VRFC 10-3645] port 'value' remains unconnected for this instance [/home/student/wszczepka/UEC2/PROJECT/Projekt_UEC/rtl/top_vga.sv:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package work.vga_pkg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFGCE
Compiling module work.clk_wiz_0_clk_wiz
Compiling module unisims_ver.ODDR
Compiling module work.vga_if
Compiling module work.vga_timing
Compiling module work.draw_start_bg
Compiling architecture behavioral of entity work.Ps2Interface [ps2interface_default]
Compiling architecture behavioral of entity work.MouseCtl [mousectl_default]
Compiling architecture behavioral of entity work.MouseDisplay [mousedisplay_default]
Compiling module work.draw_mouse
Compiling module work.draw_rect_char
Compiling module work.font_rom
Compiling module work.char_rom_16x16
Compiling module work.draw_rect_char2
Compiling module work.font_rom_2
Compiling module work.char_rom_16x16_2
Compiling module work.top_vga
Compiling module work.top_vga_basys3
Compiling module work.tiff_writer
Compiling module work.top_fpga_tb
Compiling module work.glbl
Built simulation snapshot top_fpga_tb
