Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/shift_36.v" into library work
Parsing module <shift_36>.
Analyzing Verilog file "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/compare_35.v" into library work
Parsing module <compare_35>.
Analyzing Verilog file "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/boolean_34.v" into library work
Parsing module <boolean_34>.
Analyzing Verilog file "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/adder_33.v" into library work
Parsing module <adder_33>.
Analyzing Verilog file "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/seven_seg_19.v" into library work
Parsing module <seven_seg_19>.
Analyzing Verilog file "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/regfile_17.v" into library work
Parsing module <regfile_17>.
Analyzing Verilog file "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/pipline_28.v" into library work
Parsing module <pipeline_28>.
Analyzing Verilog file "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/maze_map_rom_16.v" into library work
Parsing module <maze_map_rom_16>.
Analyzing Verilog file "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/fsm_controller_25.v" into library work
Parsing module <fsm_controller_25>.
Analyzing Verilog file "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/edge_detector_6.v" into library work
Parsing module <edge_detector_6>.
Analyzing Verilog file "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/decoder_20.v" into library work
Parsing module <decoder_20>.
Analyzing Verilog file "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/decimal_counter_21.v" into library work
Parsing module <decimal_counter_21>.
Analyzing Verilog file "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/counter_5.v" into library work
Parsing module <counter_5>.
Analyzing Verilog file "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/counter_18.v" into library work
Parsing module <counter_18>.
Analyzing Verilog file "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/alu16bit_22.v" into library work
Parsing module <alu16bit_22>.
Analyzing Verilog file "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/multi_seven_seg_2.v" into library work
Parsing module <multi_seven_seg_2>.
Analyzing Verilog file "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/multi_dec_ctr_3.v" into library work
Parsing module <multi_dec_ctr_3>.
Analyzing Verilog file "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/buttoncon_7.v" into library work
Parsing module <buttoncon_7>.
Analyzing Verilog file "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/beta_4.v" into library work
Parsing module <beta_4>.
Analyzing Verilog file "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <multi_seven_seg_2>.

Elaborating module <counter_18>.

Elaborating module <seven_seg_19>.

Elaborating module <decoder_20>.

Elaborating module <multi_dec_ctr_3>.

Elaborating module <decimal_counter_21>.

Elaborating module <beta_4>.

Elaborating module <alu16bit_22>.

Elaborating module <adder_33>.

Elaborating module <boolean_34>.

Elaborating module <compare_35>.

Elaborating module <shift_36>.
WARNING:HDLCompiler:1127 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/beta_4.v" Line 40: Assignment to M_game_alu_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/beta_4.v" Line 41: Assignment to M_game_alu_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/beta_4.v" Line 42: Assignment to M_game_alu_n ignored, since the identifier is never used

Elaborating module <edge_detector_6>.

Elaborating module <counter_5>.

Elaborating module <fsm_controller_25>.
WARNING:HDLCompiler:413 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/fsm_controller_25.v" Line 84: Result of 14-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/fsm_controller_25.v" Line 85: Result of 14-bit expression is truncated to fit in 5-bit target.

Elaborating module <maze_map_rom_16>.

Elaborating module <regfile_17>.
WARNING:HDLCompiler:413 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/regfile_17.v" Line 44: Result of 16-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/regfile_17.v" Line 47: Result of 16-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/regfile_17.v" Line 50: Result of 16-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/regfile_17.v" Line 103: Result of 16-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/beta_4.v" Line 160: Assignment to M_reg_out_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 96: Assignment to M_game_machine_win_sig ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 97: Assignment to M_game_machine_lose_sig ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 106: Assignment to M_ctr_value ignored, since the identifier is never used

Elaborating module <buttoncon_7>.

Elaborating module <pipeline_28>.
WARNING:HDLCompiler:1127 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 219: Assignment to M_reg_xlocation ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 220: Assignment to M_reg_ylocation ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 221: Assignment to M_reg_templocation_1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 222: Assignment to M_reg_templocation_2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 223: Assignment to M_reg_out_a ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 224: Assignment to M_reg_out_b ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 225: Assignment to M_reg_out_c ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 272: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:Xst:2972 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/mojo_top_0.v" line 103. All outputs of instance <ctr> of block <counter_5> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/mojo_top_0.v" line 208. All outputs of instance <L_reg> of block <regfile_17> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_dip<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip<23:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <usb_rx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/mojo_top_0.v" line 88: Output port <win_sig> of the instance <game_machine> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/mojo_top_0.v" line 88: Output port <lose_sig> of the instance <game_machine> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/mojo_top_0.v" line 103: Output port <value> of the instance <ctr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/mojo_top_0.v" line 208: Output port <xlocation> of the instance <L_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/mojo_top_0.v" line 208: Output port <ylocation> of the instance <L_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/mojo_top_0.v" line 208: Output port <templocation_1> of the instance <L_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/mojo_top_0.v" line 208: Output port <templocation_2> of the instance <L_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/mojo_top_0.v" line 208: Output port <out_a> of the instance <L_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/mojo_top_0.v" line 208: Output port <out_b> of the instance <L_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/mojo_top_0.v" line 208: Output port <out_c> of the instance <L_reg> is unconnected or connected to loadless signal.
    Found 20-bit register for signal <M_counter_q>.
    Found 4-bit register for signal <M_state_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 32                                             |
    | Inputs             | 1                                              |
    | Outputs            | 12                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | M_reset_cond_out (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit adder for signal <M_counter_q[19]_GND_1_o_add_2_OUT> created at line 280.
    Found 8x8-bit Read Only RAM for signal <PWR_1_o_PWR_1_o_mux_190_OUT>
    Found 8-bit 9-to-1 multiplexer for signal <green> created at line 285.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 228
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 228
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 228
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 228
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 228
    Found 1-bit tristate buffer for signal <avr_rx> created at line 228
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <multi_seven_seg_2>.
    Related source file is "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/multi_seven_seg_2.v".
    Found 3-bit adder for signal <M_ctr_value[0]_GND_3_o_add_0_OUT> created at line 48.
    Found 15-bit shifter logical right for signal <n0010> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <multi_seven_seg_2> synthesized.

Synthesizing Unit <counter_18>.
    Related source file is "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/counter_18.v".
    Found 17-bit register for signal <M_ctr_q>.
    Found 17-bit adder for signal <M_ctr_q[16]_GND_4_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_18> synthesized.

Synthesizing Unit <seven_seg_19>.
    Related source file is "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/seven_seg_19.v".
    Found 16x7-bit Read Only RAM for signal <segs>
    Summary:
	inferred   1 RAM(s).
Unit <seven_seg_19> synthesized.

Synthesizing Unit <decoder_20>.
    Related source file is "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/decoder_20.v".
    Summary:
	no macro.
Unit <decoder_20> synthesized.

Synthesizing Unit <multi_dec_ctr_3>.
    Related source file is "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/multi_dec_ctr_3.v".
INFO:Xst:3210 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/multi_dec_ctr_3.v" line 28: Output port <ovf> of the instance <dctr_gen_0[1].dctr> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <multi_dec_ctr_3> synthesized.

Synthesizing Unit <decimal_counter_21>.
    Related source file is "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/decimal_counter_21.v".
    Found 4-bit register for signal <M_val_q>.
    Found 4-bit subtractor for signal <M_val_q[3]_GND_8_o_sub_3_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <decimal_counter_21> synthesized.

Synthesizing Unit <beta_4>.
    Related source file is "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/beta_4.v".
INFO:Xst:3210 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/beta_4.v" line 35: Output port <z> of the instance <game_alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/beta_4.v" line 35: Output port <v> of the instance <game_alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/beta_4.v" line 35: Output port <n> of the instance <game_alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/beta_4.v" line 143: Output port <out_c> of the instance <L_reg> is unconnected or connected to loadless signal.
    Found 16-bit 4-to-1 multiplexer for signal <_n0084> created at line 24.
    Summary:
	inferred   3 Multiplexer(s).
Unit <beta_4> synthesized.

Synthesizing Unit <alu16bit_22>.
    Related source file is "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/alu16bit_22.v".
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 86.
    Summary:
	inferred   1 Multiplexer(s).
Unit <alu16bit_22> synthesized.

Synthesizing Unit <adder_33>.
    Related source file is "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/adder_33.v".
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit subtractor for signal <value> created at line 30.
    Found 16-bit adder for signal <a[15]_b[15]_add_0_OUT> created at line 27.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <adder_33> synthesized.

Synthesizing Unit <boolean_34>.
    Related source file is "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/boolean_34.v".
WARNING:Xst:647 - Input <alufn<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <boolean_34> synthesized.

Synthesizing Unit <compare_35>.
    Related source file is "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/compare_35.v".
WARNING:Xst:647 - Input <alufn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 4-to-1 multiplexer for signal <comp> created at line 19.
    Summary:
	inferred   1 Multiplexer(s).
Unit <compare_35> synthesized.

Synthesizing Unit <shift_36>.
    Related source file is "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/shift_36.v".
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical left for signal <a[15]_b[15]_shift_left_0_OUT> created at line 20
    Found 16-bit shifter logical right for signal <a[15]_b[15]_shift_right_1_OUT> created at line 23
    Found 16-bit shifter arithmetic right for signal <a[15]_b[15]_shift_right_2_OUT> created at line 26
    Found 16-bit 4-to-1 multiplexer for signal <shif> created at line 18.
    Summary:
	inferred   4 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shift_36> synthesized.

Synthesizing Unit <edge_detector_6>.
    Related source file is "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/edge_detector_6.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_6> synthesized.

Synthesizing Unit <counter_5>.
    Related source file is "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/counter_5.v".
    Found 26-bit register for signal <M_ctr_q>.
    Found 26-bit adder for signal <M_ctr_d> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <counter_5> synthesized.

Synthesizing Unit <fsm_controller_25>.
    Related source file is "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/fsm_controller_25.v".
WARNING:Xst:647 - Input <temp_location_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decrease_timer> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dificulity_level> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <M_timer_reg_q>.
    Found 4-bit register for signal <M_maze_fsm_q>.
    Found finite state machine <FSM_1> for signal <M_maze_fsm_q>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 21                                             |
    | Inputs             | 8                                              |
    | Outputs            | 14                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <M_timer_reg_q[7]_GND_19_o_sub_53_OUT> created at line 258.
    Found 3-bit subtractor for signal <GND_19_o_GND_19_o_sub_15_OUT<2:0>> created at line 162.
    Found 3-bit subtractor for signal <GND_19_o_GND_19_o_sub_40_OUT<2:0>> created at line 220.
    Found 15-bit shifter logical right for signal <n0131> created at line 162
    Found 15-bit shifter logical right for signal <n0142> created at line 220
    Found 8-bit comparator greater for signal <GND_19_o_M_timer_reg_q[7]_LessThan_52_o> created at line 257
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  59 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <fsm_controller_25> synthesized.

Synthesizing Unit <maze_map_rom_16>.
    Related source file is "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/maze_map_rom_16.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <maze_map_rom_16> synthesized.

Synthesizing Unit <regfile_17>.
    Related source file is "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/regfile_17.v".
WARNING:Xst:647 - Input <data<15:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <M_y_loc_q>.
    Found 3-bit register for signal <M_temp_1_q>.
    Found 3-bit register for signal <M_temp_2_q>.
    Found 3-bit register for signal <M_x_loc_q>.
    Found 16-bit 4-to-1 multiplexer for signal <_n0095> created at line 22.
    Found 16-bit 4-to-1 multiplexer for signal <_n0103> created at line 23.
    Found 16-bit 4-to-1 multiplexer for signal <_n0111> created at line 24.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <regfile_17> synthesized.

Synthesizing Unit <buttoncon_7>.
    Related source file is "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/buttoncon_7.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_22_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <buttoncon_7> synthesized.

Synthesizing Unit <pipeline_28>.
    Related source file is "C:/Users/akmal/Downloads/Maze_new/Maze_new/work/planAhead/Maze/Maze.srcs/sources_1/imports/verilog/pipline_28.v".
    Found 2-bit register for signal <M_pipe_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_28> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 16
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 1
 17-bit adder                                          : 1
 20-bit adder                                          : 6
 26-bit adder                                          : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 2
 4-bit subtractor                                      : 2
 8-bit subtractor                                      : 1
# Registers                                            : 27
 1-bit register                                        : 6
 17-bit register                                       : 1
 2-bit register                                        : 5
 20-bit register                                       : 6
 26-bit register                                       : 1
 3-bit register                                        : 4
 4-bit register                                        : 3
 8-bit register                                        : 1
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 97
 1-bit 2-to-1 multiplexer                              : 32
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 15
 16-bit 4-to-1 multiplexer                             : 6
 17-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 6
 4-bit 2-to-1 multiplexer                              : 7
 5-bit 2-to-1 multiplexer                              : 8
 6-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 12
 8-bit 9-to-1 multiplexer                              : 1
# Logic shifters                                       : 6
 15-bit shifter logical right                          : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 2
# Xors                                                 : 3
 1-bit xor2                                            : 2
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <buttoncon_7>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <buttoncon_7> synthesized (advanced).

Synthesizing (advanced) Unit <counter_18>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_18> synthesized (advanced).

Synthesizing (advanced) Unit <counter_5>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_5> synthesized (advanced).

Synthesizing (advanced) Unit <decimal_counter_21>.
The following registers are absorbed into counter <M_val_q>: 1 register on signal <M_val_q>.
Unit <decimal_counter_21> synthesized (advanced).

Synthesizing (advanced) Unit <fsm_controller_25>.
The following registers are absorbed into counter <M_timer_reg_q>: 1 register on signal <M_timer_reg_q>.
Unit <fsm_controller_25> synthesized (advanced).

Synthesizing (advanced) Unit <mojo_top_0>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PWR_1_o_PWR_1_o_mux_190_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <io_led<10:8>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mojo_top_0> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_19>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <char>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segs>          |          |
    -----------------------------------------------------------------------
Unit <seven_seg_19> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 5
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 2
# Counters                                             : 11
 17-bit up counter                                     : 1
 20-bit up counter                                     : 6
 26-bit up counter                                     : 1
 4-bit down counter                                    : 2
 8-bit down counter                                    : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 93
 1-bit 2-to-1 multiplexer                              : 32
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 15
 16-bit 4-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 6
 4-bit 2-to-1 multiplexer                              : 5
 5-bit 2-to-1 multiplexer                              : 8
 6-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 11
 8-bit 9-to-1 multiplexer                              : 1
# Logic shifters                                       : 6
 15-bit shifter logical right                          : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# FSMs                                                 : 2
# Xors                                                 : 3
 1-bit xor2                                            : 2
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_state_q[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1101  | 1101
 1110  | 1110
 1111  | 1111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <game_machine/game_controlunit/FSM_1> on signal <M_maze_fsm_q[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 1110  | 1110
 1001  | 1001
 1000  | 1000
 0111  | 0111
 0110  | 0110
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1101  | 1101
-------------------
WARNING:Xst:2677 - Node <M_counter_q_16> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter_q_17> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter_q_18> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter_q_19> of sequential type is unconnected in block <mojo_top_0>.

Optimizing unit <mojo_top_0> ...

Optimizing unit <beta_4> ...

Optimizing unit <regfile_17> ...
WARNING:Xst:2677 - Node <game_machine/L_reg/M_temp_2_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <game_machine/L_reg/M_temp_2_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <game_machine/L_reg/M_temp_2_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:1293 - FF/Latch <game_machine/game_controlunit/M_timer_reg_q_7> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <game_machine/ctr/M_ctr_q_0> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <game_machine/ctr/M_ctr_q_1> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_2> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <game_machine/ctr/M_ctr_q_2> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_3> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <game_machine/ctr/M_ctr_q_3> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_4> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <game_machine/ctr/M_ctr_q_4> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_5> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <game_machine/ctr/M_ctr_q_5> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_6> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <game_machine/ctr/M_ctr_q_6> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_7> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <game_machine/ctr/M_ctr_q_7> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_10> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <game_machine/ctr/M_ctr_q_10> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_8> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <game_machine/ctr/M_ctr_q_8> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_11> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <game_machine/ctr/M_ctr_q_11> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_9> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <game_machine/ctr/M_ctr_q_9> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_12> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <game_machine/ctr/M_ctr_q_12> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_13> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <game_machine/ctr/M_ctr_q_13> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_14> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <game_machine/ctr/M_ctr_q_14> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_15> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <game_machine/ctr/M_ctr_q_15> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_16> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <game_machine/ctr/M_ctr_q_16> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 7.
FlipFlop game_machine/game_controlunit/M_maze_fsm_q_FSM_FFd1 has been replicated 2 time(s)
FlipFlop game_machine/game_controlunit/M_maze_fsm_q_FSM_FFd2 has been replicated 2 time(s)
FlipFlop game_machine/game_controlunit/M_maze_fsm_q_FSM_FFd3 has been replicated 3 time(s)
FlipFlop reset_cond/M_stage_q_3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <btn_con_up/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <btn_con_down/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <btn_con_left/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <btn_con_right/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <btn_con_hint/sync/M_pipe_q_1>.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 192
 Flip-Flops                                            : 192
# Shift Registers                                      : 5
 2-bit shift register                                  : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 713
#      GND                         : 14
#      INV                         : 18
#      LUT1                        : 151
#      LUT2                        : 17
#      LUT3                        : 32
#      LUT4                        : 27
#      LUT5                        : 37
#      LUT6                        : 91
#      MUXCY                       : 159
#      MUXF7                       : 1
#      VCC                         : 14
#      XORCY                       : 152
# FlipFlops/Latches                : 197
#      FD                          : 9
#      FDE                         : 5
#      FDR                         : 54
#      FDRE                        : 124
#      FDS                         : 5
# Shift Registers                  : 5
#      SRLC16E                     : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 84
#      IBUF                        : 10
#      OBUF                        : 68
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             197  out of  11440     1%  
 Number of Slice LUTs:                  378  out of   5720     6%  
    Number used as Logic:               373  out of   5720     6%  
    Number used as Memory:                5  out of   1440     0%  
       Number used as SRL:                5

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    401
   Number with an unused Flip Flop:     204  out of    401    50%  
   Number with an unused LUT:            23  out of    401     5%  
   Number of fully used LUT-FF pairs:   174  out of    401    43%  
   Number of unique control sets:        33

IO Utilization: 
 Number of IOs:                         112
 Number of bonded IOBs:                  85  out of    102    83%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 202   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.436ns (Maximum Frequency: 118.540MHz)
   Minimum input arrival time before clock: 3.563ns
   Maximum output required time after clock: 8.642ns
   Maximum combinational path delay: 8.708ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.436ns (frequency: 118.540MHz)
  Total number of paths / destination ports: 14162 / 498
-------------------------------------------------------------------------
Delay:               8.436ns (Levels of Logic = 12)
  Source:            game_machine/L_reg/M_temp_1_q_2 (FF)
  Destination:       game_machine/L_reg/M_x_loc_q_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: game_machine/L_reg/M_temp_1_q_2 to game_machine/L_reg/M_x_loc_q_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            15   0.525   1.383  M_temp_1_q_2 (M_temp_1_q_2)
     end scope: 'game_machine/L_reg:templocation_1<2>'
     begin scope: 'game_machine/game_controlunit:temp_location_1<2>'
     LUT3:I0->O            7   0.235   0.910  Mmux_we_regfile211 (Mmux_we_regfile21)
     LUT6:I5->O            2   0.254   0.954  Mmux_rom_address31 (rom_address<2>)
     LUT6:I3->O           18   0.235   1.235  Sh221 (Sh22)
     end scope: 'game_machine/game_controlunit:Sh22'
     begin scope: 'game_machine/game_alu:Sh22'
     begin scope: 'game_machine/game_alu/add:Sh22'
     LUT6:I5->O            1   0.254   0.000  Maddsub_operation_lut<0> (Maddsub_operation_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Maddsub_operation_cy<0> (Maddsub_operation_cy<0>)
     XORCY:CI->O           1   0.206   0.682  Maddsub_operation_xor<1> (s<1>)
     end scope: 'game_machine/game_alu/add:s<1>'
     end scope: 'game_machine/game_alu:M_add_s<1>'
     LUT6:I5->O            3   0.254   0.766  M_reg_data<1> (M_reg_data<1>)
     begin scope: 'game_machine/L_reg:data<1>'
     LUT5:I4->O            1   0.254   0.000  M_y_loc_q_1_dpot (M_y_loc_q_1_dpot)
     FDRE:D                    0.074          M_y_loc_q_1
    ----------------------------------------
    Total                      8.436ns (2.506ns logic, 5.930ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.563ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       reset_cond/M_stage_q_3 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to reset_cond/M_stage_q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O              5   0.255   0.840  M_reset_cond_in1_INV_0 (M_reset_cond_in)
     begin scope: 'reset_cond:in'
     FDS:S                     0.459          M_stage_q_0
    ----------------------------------------
    Total                      3.563ns (2.042ns logic, 1.521ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 317 / 52
-------------------------------------------------------------------------
Offset:              8.642ns (Levels of Logic = 5)
  Source:            M_state_q_FSM_FFd1 (FF)
  Destination:       io_led<18> (PAD)
  Source Clock:      clk rising

  Data Path: M_state_q_FSM_FFd1 to io_led<18>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             23   0.525   1.586  M_state_q_FSM_FFd1 (M_state_q_FSM_FFd1)
     LUT3:I0->O            7   0.235   1.365  M_rom_address<2>1 (M_rom_address<2>)
     begin scope: 'rom:address<2>'
     LUT6:I0->O            2   0.254   0.834  Mmux_map31 (map<2>)
     end scope: 'rom:map<2>'
     LUT3:I1->O            1   0.250   0.681  Mmux_io_led<18>11 (io_led_18_OBUF)
     OBUF:I->O                 2.912          io_led_18_OBUF (io_led<18>)
    ----------------------------------------
    Total                      8.642ns (4.176ns logic, 4.466ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 75 / 21
-------------------------------------------------------------------------
Delay:               8.708ns (Levels of Logic = 6)
  Source:            io_dip<9> (PAD)
  Destination:       io_led<16> (PAD)

  Data Path: io_dip<9> to io_led<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.834  io_dip_9_IBUF (io_dip_9_IBUF)
     LUT3:I1->O            7   0.250   1.365  M_rom_address<3>1 (M_rom_address<1>)
     begin scope: 'rom:address<1>'
     LUT6:I0->O            2   0.254   0.834  Mmux_map11 (map<0>)
     end scope: 'rom:map<0>'
     LUT3:I1->O            1   0.250   0.681  Mmux_io_led<16>11 (io_led_16_OBUF)
     OBUF:I->O                 2.912          io_led_16_OBUF (io_led<16>)
    ----------------------------------------
    Total                      8.708ns (4.994ns logic, 3.714ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.436|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.44 secs
 
--> 

Total memory usage is 4514212 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   51 (   0 filtered)
Number of infos    :   34 (   0 filtered)

