$comment
	File created using the following command:
		vcd file Aula8.msim.vcd -direction
$end
$date
	Fri Oct  8 17:26:45 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module cpu_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " DATA_Address [8] $end
$var wire 1 # DATA_Address [7] $end
$var wire 1 $ DATA_Address [6] $end
$var wire 1 % DATA_Address [5] $end
$var wire 1 & DATA_Address [4] $end
$var wire 1 ' DATA_Address [3] $end
$var wire 1 ( DATA_Address [2] $end
$var wire 1 ) DATA_Address [1] $end
$var wire 1 * DATA_Address [0] $end
$var wire 1 + Data_IN [7] $end
$var wire 1 , Data_IN [6] $end
$var wire 1 - Data_IN [5] $end
$var wire 1 . Data_IN [4] $end
$var wire 1 / Data_IN [3] $end
$var wire 1 0 Data_IN [2] $end
$var wire 1 1 Data_IN [1] $end
$var wire 1 2 Data_IN [0] $end
$var wire 1 3 Data_OUT [7] $end
$var wire 1 4 Data_OUT [6] $end
$var wire 1 5 Data_OUT [5] $end
$var wire 1 6 Data_OUT [4] $end
$var wire 1 7 Data_OUT [3] $end
$var wire 1 8 Data_OUT [2] $end
$var wire 1 9 Data_OUT [1] $end
$var wire 1 : Data_OUT [0] $end
$var wire 1 ; ENTRADAA_ULA [7] $end
$var wire 1 < ENTRADAA_ULA [6] $end
$var wire 1 = ENTRADAA_ULA [5] $end
$var wire 1 > ENTRADAA_ULA [4] $end
$var wire 1 ? ENTRADAA_ULA [3] $end
$var wire 1 @ ENTRADAA_ULA [2] $end
$var wire 1 A ENTRADAA_ULA [1] $end
$var wire 1 B ENTRADAA_ULA [0] $end
$var wire 1 C ENTRADAB_ULA [7] $end
$var wire 1 D ENTRADAB_ULA [6] $end
$var wire 1 E ENTRADAB_ULA [5] $end
$var wire 1 F ENTRADAB_ULA [4] $end
$var wire 1 G ENTRADAB_ULA [3] $end
$var wire 1 H ENTRADAB_ULA [2] $end
$var wire 1 I ENTRADAB_ULA [1] $end
$var wire 1 J ENTRADAB_ULA [0] $end
$var wire 1 K Instruction_IN [12] $end
$var wire 1 L Instruction_IN [11] $end
$var wire 1 M Instruction_IN [10] $end
$var wire 1 N Instruction_IN [9] $end
$var wire 1 O Instruction_IN [8] $end
$var wire 1 P Instruction_IN [7] $end
$var wire 1 Q Instruction_IN [6] $end
$var wire 1 R Instruction_IN [5] $end
$var wire 1 S Instruction_IN [4] $end
$var wire 1 T Instruction_IN [3] $end
$var wire 1 U Instruction_IN [2] $end
$var wire 1 V Instruction_IN [1] $end
$var wire 1 W Instruction_IN [0] $end
$var wire 1 X KEY [3] $end
$var wire 1 Y KEY [2] $end
$var wire 1 Z KEY [1] $end
$var wire 1 [ KEY [0] $end
$var wire 1 \ OUT_ULA [7] $end
$var wire 1 ] OUT_ULA [6] $end
$var wire 1 ^ OUT_ULA [5] $end
$var wire 1 _ OUT_ULA [4] $end
$var wire 1 ` OUT_ULA [3] $end
$var wire 1 a OUT_ULA [2] $end
$var wire 1 b OUT_ULA [1] $end
$var wire 1 c OUT_ULA [0] $end
$var wire 1 d Rd $end
$var wire 1 e RESET $end
$var wire 1 f ROM_Address [8] $end
$var wire 1 g ROM_Address [7] $end
$var wire 1 h ROM_Address [6] $end
$var wire 1 i ROM_Address [5] $end
$var wire 1 j ROM_Address [4] $end
$var wire 1 k ROM_Address [3] $end
$var wire 1 l ROM_Address [2] $end
$var wire 1 m ROM_Address [1] $end
$var wire 1 n ROM_Address [0] $end
$var wire 1 o SELETOR_ULA [1] $end
$var wire 1 p SELETOR_ULA [0] $end
$var wire 1 q Wr $end

$scope module i1 $end
$var wire 1 r gnd $end
$var wire 1 s vcc $end
$var wire 1 t unknown $end
$var wire 1 u devoe $end
$var wire 1 v devclrn $end
$var wire 1 w devpor $end
$var wire 1 x ww_devoe $end
$var wire 1 y ww_devclrn $end
$var wire 1 z ww_devpor $end
$var wire 1 { ww_CLOCK_50 $end
$var wire 1 | ww_RESET $end
$var wire 1 } ww_Rd $end
$var wire 1 ~ ww_Wr $end
$var wire 1 !! ww_Data_IN [7] $end
$var wire 1 "! ww_Data_IN [6] $end
$var wire 1 #! ww_Data_IN [5] $end
$var wire 1 $! ww_Data_IN [4] $end
$var wire 1 %! ww_Data_IN [3] $end
$var wire 1 &! ww_Data_IN [2] $end
$var wire 1 '! ww_Data_IN [1] $end
$var wire 1 (! ww_Data_IN [0] $end
$var wire 1 )! ww_Data_OUT [7] $end
$var wire 1 *! ww_Data_OUT [6] $end
$var wire 1 +! ww_Data_OUT [5] $end
$var wire 1 ,! ww_Data_OUT [4] $end
$var wire 1 -! ww_Data_OUT [3] $end
$var wire 1 .! ww_Data_OUT [2] $end
$var wire 1 /! ww_Data_OUT [1] $end
$var wire 1 0! ww_Data_OUT [0] $end
$var wire 1 1! ww_Instruction_IN [12] $end
$var wire 1 2! ww_Instruction_IN [11] $end
$var wire 1 3! ww_Instruction_IN [10] $end
$var wire 1 4! ww_Instruction_IN [9] $end
$var wire 1 5! ww_Instruction_IN [8] $end
$var wire 1 6! ww_Instruction_IN [7] $end
$var wire 1 7! ww_Instruction_IN [6] $end
$var wire 1 8! ww_Instruction_IN [5] $end
$var wire 1 9! ww_Instruction_IN [4] $end
$var wire 1 :! ww_Instruction_IN [3] $end
$var wire 1 ;! ww_Instruction_IN [2] $end
$var wire 1 <! ww_Instruction_IN [1] $end
$var wire 1 =! ww_Instruction_IN [0] $end
$var wire 1 >! ww_ROM_Address [8] $end
$var wire 1 ?! ww_ROM_Address [7] $end
$var wire 1 @! ww_ROM_Address [6] $end
$var wire 1 A! ww_ROM_Address [5] $end
$var wire 1 B! ww_ROM_Address [4] $end
$var wire 1 C! ww_ROM_Address [3] $end
$var wire 1 D! ww_ROM_Address [2] $end
$var wire 1 E! ww_ROM_Address [1] $end
$var wire 1 F! ww_ROM_Address [0] $end
$var wire 1 G! ww_DATA_Address [8] $end
$var wire 1 H! ww_DATA_Address [7] $end
$var wire 1 I! ww_DATA_Address [6] $end
$var wire 1 J! ww_DATA_Address [5] $end
$var wire 1 K! ww_DATA_Address [4] $end
$var wire 1 L! ww_DATA_Address [3] $end
$var wire 1 M! ww_DATA_Address [2] $end
$var wire 1 N! ww_DATA_Address [1] $end
$var wire 1 O! ww_DATA_Address [0] $end
$var wire 1 P! ww_KEY [3] $end
$var wire 1 Q! ww_KEY [2] $end
$var wire 1 R! ww_KEY [1] $end
$var wire 1 S! ww_KEY [0] $end
$var wire 1 T! ww_ENTRADAA_ULA [7] $end
$var wire 1 U! ww_ENTRADAA_ULA [6] $end
$var wire 1 V! ww_ENTRADAA_ULA [5] $end
$var wire 1 W! ww_ENTRADAA_ULA [4] $end
$var wire 1 X! ww_ENTRADAA_ULA [3] $end
$var wire 1 Y! ww_ENTRADAA_ULA [2] $end
$var wire 1 Z! ww_ENTRADAA_ULA [1] $end
$var wire 1 [! ww_ENTRADAA_ULA [0] $end
$var wire 1 \! ww_ENTRADAB_ULA [7] $end
$var wire 1 ]! ww_ENTRADAB_ULA [6] $end
$var wire 1 ^! ww_ENTRADAB_ULA [5] $end
$var wire 1 _! ww_ENTRADAB_ULA [4] $end
$var wire 1 `! ww_ENTRADAB_ULA [3] $end
$var wire 1 a! ww_ENTRADAB_ULA [2] $end
$var wire 1 b! ww_ENTRADAB_ULA [1] $end
$var wire 1 c! ww_ENTRADAB_ULA [0] $end
$var wire 1 d! ww_OUT_ULA [7] $end
$var wire 1 e! ww_OUT_ULA [6] $end
$var wire 1 f! ww_OUT_ULA [5] $end
$var wire 1 g! ww_OUT_ULA [4] $end
$var wire 1 h! ww_OUT_ULA [3] $end
$var wire 1 i! ww_OUT_ULA [2] $end
$var wire 1 j! ww_OUT_ULA [1] $end
$var wire 1 k! ww_OUT_ULA [0] $end
$var wire 1 l! ww_SELETOR_ULA [1] $end
$var wire 1 m! ww_SELETOR_ULA [0] $end
$var wire 1 n! \RESET~input_o\ $end
$var wire 1 o! \KEY[0]~input_o\ $end
$var wire 1 p! \KEY[1]~input_o\ $end
$var wire 1 q! \KEY[2]~input_o\ $end
$var wire 1 r! \KEY[3]~input_o\ $end
$var wire 1 s! \Rd~output_o\ $end
$var wire 1 t! \Wr~output_o\ $end
$var wire 1 u! \Data_OUT[0]~output_o\ $end
$var wire 1 v! \Data_OUT[1]~output_o\ $end
$var wire 1 w! \Data_OUT[2]~output_o\ $end
$var wire 1 x! \Data_OUT[3]~output_o\ $end
$var wire 1 y! \Data_OUT[4]~output_o\ $end
$var wire 1 z! \Data_OUT[5]~output_o\ $end
$var wire 1 {! \Data_OUT[6]~output_o\ $end
$var wire 1 |! \Data_OUT[7]~output_o\ $end
$var wire 1 }! \ROM_Address[0]~output_o\ $end
$var wire 1 ~! \ROM_Address[1]~output_o\ $end
$var wire 1 !" \ROM_Address[2]~output_o\ $end
$var wire 1 "" \ROM_Address[3]~output_o\ $end
$var wire 1 #" \ROM_Address[4]~output_o\ $end
$var wire 1 $" \ROM_Address[5]~output_o\ $end
$var wire 1 %" \ROM_Address[6]~output_o\ $end
$var wire 1 &" \ROM_Address[7]~output_o\ $end
$var wire 1 '" \ROM_Address[8]~output_o\ $end
$var wire 1 (" \DATA_Address[0]~output_o\ $end
$var wire 1 )" \DATA_Address[1]~output_o\ $end
$var wire 1 *" \DATA_Address[2]~output_o\ $end
$var wire 1 +" \DATA_Address[3]~output_o\ $end
$var wire 1 ," \DATA_Address[4]~output_o\ $end
$var wire 1 -" \DATA_Address[5]~output_o\ $end
$var wire 1 ." \DATA_Address[6]~output_o\ $end
$var wire 1 /" \DATA_Address[7]~output_o\ $end
$var wire 1 0" \DATA_Address[8]~output_o\ $end
$var wire 1 1" \ENTRADAA_ULA[0]~output_o\ $end
$var wire 1 2" \ENTRADAA_ULA[1]~output_o\ $end
$var wire 1 3" \ENTRADAA_ULA[2]~output_o\ $end
$var wire 1 4" \ENTRADAA_ULA[3]~output_o\ $end
$var wire 1 5" \ENTRADAA_ULA[4]~output_o\ $end
$var wire 1 6" \ENTRADAA_ULA[5]~output_o\ $end
$var wire 1 7" \ENTRADAA_ULA[6]~output_o\ $end
$var wire 1 8" \ENTRADAA_ULA[7]~output_o\ $end
$var wire 1 9" \ENTRADAB_ULA[0]~output_o\ $end
$var wire 1 :" \ENTRADAB_ULA[1]~output_o\ $end
$var wire 1 ;" \ENTRADAB_ULA[2]~output_o\ $end
$var wire 1 <" \ENTRADAB_ULA[3]~output_o\ $end
$var wire 1 =" \ENTRADAB_ULA[4]~output_o\ $end
$var wire 1 >" \ENTRADAB_ULA[5]~output_o\ $end
$var wire 1 ?" \ENTRADAB_ULA[6]~output_o\ $end
$var wire 1 @" \ENTRADAB_ULA[7]~output_o\ $end
$var wire 1 A" \OUT_ULA[0]~output_o\ $end
$var wire 1 B" \OUT_ULA[1]~output_o\ $end
$var wire 1 C" \OUT_ULA[2]~output_o\ $end
$var wire 1 D" \OUT_ULA[3]~output_o\ $end
$var wire 1 E" \OUT_ULA[4]~output_o\ $end
$var wire 1 F" \OUT_ULA[5]~output_o\ $end
$var wire 1 G" \OUT_ULA[6]~output_o\ $end
$var wire 1 H" \OUT_ULA[7]~output_o\ $end
$var wire 1 I" \SELETOR_ULA[0]~output_o\ $end
$var wire 1 J" \SELETOR_ULA[1]~output_o\ $end
$var wire 1 K" \Instruction_IN[11]~input_o\ $end
$var wire 1 L" \Instruction_IN[12]~input_o\ $end
$var wire 1 M" \Instruction_IN[9]~input_o\ $end
$var wire 1 N" \Instruction_IN[10]~input_o\ $end
$var wire 1 O" \Decoder|output[1]~0_combout\ $end
$var wire 1 P" \Decoder|Equal4~0_combout\ $end
$var wire 1 Q" \CLOCK_50~input_o\ $end
$var wire 1 R" \Instruction_IN[0]~input_o\ $end
$var wire 1 S" \Data_IN[0]~input_o\ $end
$var wire 1 T" \ULA1|Add0~1_sumout\ $end
$var wire 1 U" \MUX2x1|saida_MUX[0]~0_combout\ $end
$var wire 1 V" \ULA1|Equal0~0_combout\ $end
$var wire 1 W" \ULA1|Add1~34_cout\ $end
$var wire 1 X" \ULA1|Add1~1_sumout\ $end
$var wire 1 Y" \ULA1|saida[0]~8_combout\ $end
$var wire 1 Z" \Decoder|Equal1~0_combout\ $end
$var wire 1 [" \Instruction_IN[1]~input_o\ $end
$var wire 1 \" \Data_IN[1]~input_o\ $end
$var wire 1 ]" \ULA1|Add0~2\ $end
$var wire 1 ^" \ULA1|Add0~5_sumout\ $end
$var wire 1 _" \MUX2x1|saida_MUX[1]~1_combout\ $end
$var wire 1 `" \ULA1|Add1~2\ $end
$var wire 1 a" \ULA1|Add1~5_sumout\ $end
$var wire 1 b" \ULA1|saida[1]~9_combout\ $end
$var wire 1 c" \Instruction_IN[2]~input_o\ $end
$var wire 1 d" \Data_IN[2]~input_o\ $end
$var wire 1 e" \ULA1|Add0~6\ $end
$var wire 1 f" \ULA1|Add0~9_sumout\ $end
$var wire 1 g" \MUX2x1|saida_MUX[2]~2_combout\ $end
$var wire 1 h" \ULA1|Add1~6\ $end
$var wire 1 i" \ULA1|Add1~9_sumout\ $end
$var wire 1 j" \ULA1|saida[2]~10_combout\ $end
$var wire 1 k" \Instruction_IN[3]~input_o\ $end
$var wire 1 l" \Data_IN[3]~input_o\ $end
$var wire 1 m" \ULA1|Add0~10\ $end
$var wire 1 n" \ULA1|Add0~13_sumout\ $end
$var wire 1 o" \MUX2x1|saida_MUX[3]~3_combout\ $end
$var wire 1 p" \ULA1|Add1~10\ $end
$var wire 1 q" \ULA1|Add1~13_sumout\ $end
$var wire 1 r" \ULA1|saida[3]~11_combout\ $end
$var wire 1 s" \Instruction_IN[4]~input_o\ $end
$var wire 1 t" \Data_IN[4]~input_o\ $end
$var wire 1 u" \ULA1|Add0~14\ $end
$var wire 1 v" \ULA1|Add0~17_sumout\ $end
$var wire 1 w" \MUX2x1|saida_MUX[4]~4_combout\ $end
$var wire 1 x" \ULA1|Add1~14\ $end
$var wire 1 y" \ULA1|Add1~17_sumout\ $end
$var wire 1 z" \ULA1|saida[4]~12_combout\ $end
$var wire 1 {" \Instruction_IN[5]~input_o\ $end
$var wire 1 |" \Data_IN[5]~input_o\ $end
$var wire 1 }" \ULA1|Add0~18\ $end
$var wire 1 ~" \ULA1|Add0~21_sumout\ $end
$var wire 1 !# \MUX2x1|saida_MUX[5]~5_combout\ $end
$var wire 1 "# \ULA1|Add1~18\ $end
$var wire 1 ## \ULA1|Add1~21_sumout\ $end
$var wire 1 $# \ULA1|saida[5]~13_combout\ $end
$var wire 1 %# \Instruction_IN[6]~input_o\ $end
$var wire 1 &# \Data_IN[6]~input_o\ $end
$var wire 1 '# \ULA1|Add0~22\ $end
$var wire 1 (# \ULA1|Add0~25_sumout\ $end
$var wire 1 )# \MUX2x1|saida_MUX[6]~6_combout\ $end
$var wire 1 *# \ULA1|Add1~22\ $end
$var wire 1 +# \ULA1|Add1~25_sumout\ $end
$var wire 1 ,# \ULA1|saida[6]~14_combout\ $end
$var wire 1 -# \Instruction_IN[7]~input_o\ $end
$var wire 1 .# \Data_IN[7]~input_o\ $end
$var wire 1 /# \ULA1|Add0~26\ $end
$var wire 1 0# \ULA1|Add0~29_sumout\ $end
$var wire 1 1# \MUX2x1|saida_MUX[7]~7_combout\ $end
$var wire 1 2# \ULA1|Add1~26\ $end
$var wire 1 3# \ULA1|Add1~29_sumout\ $end
$var wire 1 4# \ULA1|saida[7]~15_combout\ $end
$var wire 1 5# \somaUm|Add0~1_sumout\ $end
$var wire 1 6# \Decoder|Equal8~0_combout\ $end
$var wire 1 7# \LogicaDesvio|output[1]~0_combout\ $end
$var wire 1 8# \Decoder|Equal3~0_combout\ $end
$var wire 1 9# \FLAG|DOUT~0_combout\ $end
$var wire 1 :# \FLAG|DOUT~1_combout\ $end
$var wire 1 ;# \FLAG|DOUT~q\ $end
$var wire 1 <# \LogicaDesvio|output[0]~1_combout\ $end
$var wire 1 =# \MUX4x1|saida_MUX[0]~0_combout\ $end
$var wire 1 ># \somaUm|Add0~2\ $end
$var wire 1 ?# \somaUm|Add0~5_sumout\ $end
$var wire 1 @# \MUX4x1|saida_MUX[1]~1_combout\ $end
$var wire 1 A# \somaUm|Add0~6\ $end
$var wire 1 B# \somaUm|Add0~9_sumout\ $end
$var wire 1 C# \MUX4x1|saida_MUX[2]~2_combout\ $end
$var wire 1 D# \somaUm|Add0~10\ $end
$var wire 1 E# \somaUm|Add0~13_sumout\ $end
$var wire 1 F# \MUX4x1|saida_MUX[3]~3_combout\ $end
$var wire 1 G# \somaUm|Add0~14\ $end
$var wire 1 H# \somaUm|Add0~17_sumout\ $end
$var wire 1 I# \MUX4x1|saida_MUX[4]~4_combout\ $end
$var wire 1 J# \somaUm|Add0~18\ $end
$var wire 1 K# \somaUm|Add0~21_sumout\ $end
$var wire 1 L# \MUX4x1|saida_MUX[5]~5_combout\ $end
$var wire 1 M# \somaUm|Add0~22\ $end
$var wire 1 N# \somaUm|Add0~25_sumout\ $end
$var wire 1 O# \MUX4x1|saida_MUX[6]~6_combout\ $end
$var wire 1 P# \somaUm|Add0~26\ $end
$var wire 1 Q# \somaUm|Add0~29_sumout\ $end
$var wire 1 R# \MUX4x1|saida_MUX[7]~7_combout\ $end
$var wire 1 S# \Instruction_IN[8]~input_o\ $end
$var wire 1 T# \somaUm|Add0~30\ $end
$var wire 1 U# \somaUm|Add0~33_sumout\ $end
$var wire 1 V# \MUX4x1|saida_MUX[8]~8_combout\ $end
$var wire 1 W# \ULA1|saida[0]~0_combout\ $end
$var wire 1 X# \ULA1|saida[1]~1_combout\ $end
$var wire 1 Y# \ULA1|saida[2]~2_combout\ $end
$var wire 1 Z# \ULA1|saida[3]~3_combout\ $end
$var wire 1 [# \ULA1|saida[4]~4_combout\ $end
$var wire 1 \# \ULA1|saida[5]~5_combout\ $end
$var wire 1 ]# \ULA1|saida[6]~6_combout\ $end
$var wire 1 ^# \ULA1|saida[7]~7_combout\ $end
$var wire 1 _# \Decoder|output[3]~1_combout\ $end
$var wire 1 `# \REG_RET|DOUT\ [8] $end
$var wire 1 a# \REG_RET|DOUT\ [7] $end
$var wire 1 b# \REG_RET|DOUT\ [6] $end
$var wire 1 c# \REG_RET|DOUT\ [5] $end
$var wire 1 d# \REG_RET|DOUT\ [4] $end
$var wire 1 e# \REG_RET|DOUT\ [3] $end
$var wire 1 f# \REG_RET|DOUT\ [2] $end
$var wire 1 g# \REG_RET|DOUT\ [1] $end
$var wire 1 h# \REG_RET|DOUT\ [0] $end
$var wire 1 i# \Decoder|output\ [11] $end
$var wire 1 j# \Decoder|output\ [10] $end
$var wire 1 k# \Decoder|output\ [9] $end
$var wire 1 l# \Decoder|output\ [8] $end
$var wire 1 m# \Decoder|output\ [7] $end
$var wire 1 n# \Decoder|output\ [6] $end
$var wire 1 o# \Decoder|output\ [5] $end
$var wire 1 p# \Decoder|output\ [4] $end
$var wire 1 q# \Decoder|output\ [3] $end
$var wire 1 r# \Decoder|output\ [2] $end
$var wire 1 s# \Decoder|output\ [1] $end
$var wire 1 t# \Decoder|output\ [0] $end
$var wire 1 u# \PC|DOUT\ [8] $end
$var wire 1 v# \PC|DOUT\ [7] $end
$var wire 1 w# \PC|DOUT\ [6] $end
$var wire 1 x# \PC|DOUT\ [5] $end
$var wire 1 y# \PC|DOUT\ [4] $end
$var wire 1 z# \PC|DOUT\ [3] $end
$var wire 1 {# \PC|DOUT\ [2] $end
$var wire 1 |# \PC|DOUT\ [1] $end
$var wire 1 }# \PC|DOUT\ [0] $end
$var wire 1 ~# \REG1|DOUT\ [7] $end
$var wire 1 !$ \REG1|DOUT\ [6] $end
$var wire 1 "$ \REG1|DOUT\ [5] $end
$var wire 1 #$ \REG1|DOUT\ [4] $end
$var wire 1 $$ \REG1|DOUT\ [3] $end
$var wire 1 %$ \REG1|DOUT\ [2] $end
$var wire 1 &$ \REG1|DOUT\ [1] $end
$var wire 1 '$ \REG1|DOUT\ [0] $end
$var wire 1 ($ \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 )$ \ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 *$ \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 +$ \ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 ,$ \ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 -$ \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 .$ \ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 /$ \somaUm|ALT_INV_Add0~21_sumout\ $end
$var wire 1 0$ \somaUm|ALT_INV_Add0~17_sumout\ $end
$var wire 1 1$ \somaUm|ALT_INV_Add0~13_sumout\ $end
$var wire 1 2$ \somaUm|ALT_INV_Add0~29_sumout\ $end
$var wire 1 3$ \somaUm|ALT_INV_Add0~9_sumout\ $end
$var wire 1 4$ \somaUm|ALT_INV_Add0~5_sumout\ $end
$var wire 1 5$ \somaUm|ALT_INV_Add0~33_sumout\ $end
$var wire 1 6$ \somaUm|ALT_INV_Add0~25_sumout\ $end
$var wire 1 7$ \somaUm|ALT_INV_Add0~1_sumout\ $end
$var wire 1 8$ \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 9$ \FLAG|ALT_INV_DOUT~0_combout\ $end
$var wire 1 :$ \Decoder|ALT_INV_Equal3~0_combout\ $end
$var wire 1 ;$ \Decoder|ALT_INV_output\ [5] $end
$var wire 1 <$ \REG_RET|ALT_INV_DOUT\ [8] $end
$var wire 1 =$ \REG_RET|ALT_INV_DOUT\ [7] $end
$var wire 1 >$ \REG_RET|ALT_INV_DOUT\ [6] $end
$var wire 1 ?$ \REG_RET|ALT_INV_DOUT\ [5] $end
$var wire 1 @$ \REG_RET|ALT_INV_DOUT\ [4] $end
$var wire 1 A$ \REG_RET|ALT_INV_DOUT\ [3] $end
$var wire 1 B$ \REG_RET|ALT_INV_DOUT\ [2] $end
$var wire 1 C$ \REG_RET|ALT_INV_DOUT\ [1] $end
$var wire 1 D$ \REG_RET|ALT_INV_DOUT\ [0] $end
$var wire 1 E$ \LogicaDesvio|ALT_INV_output[0]~1_combout\ $end
$var wire 1 F$ \FLAG|ALT_INV_DOUT~q\ $end
$var wire 1 G$ \LogicaDesvio|ALT_INV_output[1]~0_combout\ $end
$var wire 1 H$ \ULA1|ALT_INV_Equal0~0_combout\ $end
$var wire 1 I$ \Decoder|ALT_INV_Equal1~0_combout\ $end
$var wire 1 J$ \MUX2x1|ALT_INV_saida_MUX[7]~7_combout\ $end
$var wire 1 K$ \MUX2x1|ALT_INV_saida_MUX[6]~6_combout\ $end
$var wire 1 L$ \MUX2x1|ALT_INV_saida_MUX[5]~5_combout\ $end
$var wire 1 M$ \MUX2x1|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 N$ \MUX2x1|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 O$ \MUX2x1|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 P$ \MUX2x1|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 Q$ \MUX2x1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 R$ \ALT_INV_Data_IN[7]~input_o\ $end
$var wire 1 S$ \ALT_INV_Data_IN[6]~input_o\ $end
$var wire 1 T$ \ALT_INV_Data_IN[5]~input_o\ $end
$var wire 1 U$ \ALT_INV_Data_IN[4]~input_o\ $end
$var wire 1 V$ \ALT_INV_Data_IN[3]~input_o\ $end
$var wire 1 W$ \ALT_INV_Data_IN[2]~input_o\ $end
$var wire 1 X$ \ALT_INV_Data_IN[1]~input_o\ $end
$var wire 1 Y$ \ALT_INV_Data_IN[0]~input_o\ $end
$var wire 1 Z$ \ALT_INV_Instruction_IN[8]~input_o\ $end
$var wire 1 [$ \ALT_INV_Instruction_IN[7]~input_o\ $end
$var wire 1 \$ \ALT_INV_Instruction_IN[6]~input_o\ $end
$var wire 1 ]$ \ALT_INV_Instruction_IN[5]~input_o\ $end
$var wire 1 ^$ \ALT_INV_Instruction_IN[4]~input_o\ $end
$var wire 1 _$ \ALT_INV_Instruction_IN[3]~input_o\ $end
$var wire 1 `$ \ALT_INV_Instruction_IN[2]~input_o\ $end
$var wire 1 a$ \ALT_INV_Instruction_IN[1]~input_o\ $end
$var wire 1 b$ \ALT_INV_Instruction_IN[0]~input_o\ $end
$var wire 1 c$ \ALT_INV_Instruction_IN[10]~input_o\ $end
$var wire 1 d$ \ALT_INV_Instruction_IN[9]~input_o\ $end
$var wire 1 e$ \ALT_INV_Instruction_IN[12]~input_o\ $end
$var wire 1 f$ \ALT_INV_Instruction_IN[11]~input_o\ $end
$var wire 1 g$ \ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 h$ \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 i$ \ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 j$ \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 k$ \ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 l$ \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 m$ \ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 n$ \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 o$ \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 p$ \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 q$ \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 r$ \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 s$ \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 t$ \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 u$ \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 v$ \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 w$ \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 x$ \REG1|ALT_INV_DOUT\ [7] $end
$var wire 1 y$ \REG1|ALT_INV_DOUT\ [6] $end
$var wire 1 z$ \REG1|ALT_INV_DOUT\ [5] $end
$var wire 1 {$ \REG1|ALT_INV_DOUT\ [4] $end
$var wire 1 |$ \REG1|ALT_INV_DOUT\ [3] $end
$var wire 1 }$ \REG1|ALT_INV_DOUT\ [2] $end
$var wire 1 ~$ \REG1|ALT_INV_DOUT\ [1] $end
$var wire 1 !% \REG1|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0d
0e
0q
0r
1s
xt
1u
1v
1w
1x
1y
1z
1{
0|
0}
0~
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
1Q"
0R"
0S"
0T"
0U"
0V"
1W"
0X"
0Y"
1Z"
0["
0\"
0]"
0^"
0_"
1`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
1h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
1p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
1x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
1"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
1*#
0+#
0,#
0-#
0.#
0/#
00#
01#
12#
03#
04#
15#
06#
07#
08#
09#
0:#
0;#
0<#
1=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
1($
1)$
1*$
1+$
1,$
1-$
1.$
1/$
10$
11$
12$
13$
14$
15$
16$
07$
18$
19$
1:$
1E$
1F$
1G$
1H$
0I$
1J$
1K$
1L$
1M$
1N$
1O$
1P$
1Q$
1R$
1S$
1T$
1U$
1V$
1W$
1X$
1Y$
1Z$
1[$
1\$
1]$
1^$
1_$
1`$
1a$
1b$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1k$
1l$
1m$
1n$
0+
0,
0-
0.
0/
00
01
02
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
xi#
xj#
xk#
xl#
xm#
xn#
0o#
0p#
xq#
xr#
xs#
xt#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
1;$
1<$
1=$
1>$
1?$
1@$
1A$
1B$
1C$
1D$
1o$
1p$
1q$
1r$
1s$
1t$
1u$
1v$
1w$
1x$
1y$
1z$
1{$
1|$
1}$
1~$
1!%
0"
0#
0$
0%
0&
0'
0(
0)
0*
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0\
0]
0^
0_
0`
0a
0b
0c
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
$end
#10000
0!
0{
0Q"
#20000
1!
1{
1Q"
1}#
0w$
05#
1>#
17$
1}!
1?#
0=#
04$
1F!
1n
1@#
#30000
0!
0{
0Q"
#40000
1!
1{
1Q"
0}#
1|#
0v$
1w$
15#
0>#
0?#
1A#
14$
07$
1~!
0}!
1B#
1?#
0A#
1=#
0@#
04$
03$
1E!
0F!
0B#
0n
1m
1C#
1@#
13$
0C#
#50000
0!
0{
0Q"
#60000
1!
1{
1Q"
1}#
0w$
05#
1>#
17$
1}!
0?#
1A#
0=#
14$
1F!
1B#
1n
0@#
03$
1C#
#70000
0!
0{
0Q"
#80000
1!
1{
1Q"
0}#
0|#
1{#
0u$
1v$
1w$
15#
0>#
1?#
0A#
0B#
1D#
13$
04$
07$
1!"
0~!
0}!
1E#
1B#
0D#
0?#
1=#
1@#
0C#
14$
03$
01$
1D!
0E!
0F!
0E#
0n
0m
1l
1F#
1C#
0@#
11$
0F#
#90000
0!
0{
0Q"
#100000
1!
1{
1Q"
1}#
0w$
05#
1>#
17$
1}!
1?#
0=#
04$
1F!
1n
1@#
#110000
0!
0{
0Q"
#120000
1!
1{
1Q"
0}#
1|#
0v$
1w$
15#
0>#
0?#
1A#
14$
07$
1~!
0}!
0B#
1D#
1?#
0A#
1=#
0@#
04$
13$
1E!
0F!
1B#
0D#
1E#
0n
1m
0C#
1@#
01$
03$
0E#
1C#
1F#
11$
0F#
#130000
0!
0{
0Q"
#140000
1!
1{
1Q"
1}#
0w$
05#
1>#
17$
1}!
0?#
1A#
0=#
14$
1F!
0B#
1D#
1n
0@#
13$
1E#
0C#
01$
1F#
#150000
0!
0{
0Q"
#160000
1!
1{
1Q"
0}#
0|#
0{#
1z#
0t$
1u$
1v$
1w$
15#
0>#
1?#
0A#
1B#
0D#
0E#
1G#
11$
03$
04$
07$
1""
0!"
0~!
0}!
1H#
1E#
0G#
0B#
0?#
1=#
1@#
1C#
0F#
14$
13$
01$
00$
1C!
0D!
0E!
0F!
0H#
0n
0m
0l
1k
1I#
1F#
0C#
0@#
10$
0I#
#170000
0!
0{
0Q"
#180000
1!
1{
1Q"
1}#
0w$
05#
1>#
17$
1}!
1?#
0=#
04$
1F!
1n
1@#
#190000
0!
0{
0Q"
#200000
1!
1{
1Q"
0}#
1|#
0v$
1w$
15#
0>#
0?#
1A#
14$
07$
1~!
0}!
1B#
1?#
0A#
1=#
0@#
04$
03$
1E!
0F!
0B#
0n
1m
1C#
1@#
13$
0C#
#210000
0!
0{
0Q"
#220000
1!
1{
1Q"
1}#
0w$
05#
1>#
17$
1}!
0?#
1A#
0=#
14$
1F!
1B#
1n
0@#
03$
1C#
#230000
0!
0{
0Q"
#240000
1!
1{
1Q"
0}#
0|#
1{#
0u$
1v$
1w$
15#
0>#
1?#
0A#
0B#
1D#
13$
04$
07$
1!"
0~!
0}!
0E#
1G#
1B#
0D#
0?#
1=#
1@#
0C#
14$
03$
11$
1D!
0E!
0F!
1E#
0G#
1H#
0n
0m
1l
0F#
1C#
0@#
00$
01$
0H#
1F#
1I#
10$
0I#
#250000
0!
0{
0Q"
#260000
1!
1{
1Q"
1}#
0w$
05#
1>#
17$
1}!
1?#
0=#
04$
1F!
1n
1@#
#270000
0!
0{
0Q"
#280000
1!
1{
1Q"
0}#
1|#
0v$
1w$
15#
0>#
0?#
1A#
14$
07$
1~!
0}!
0B#
1D#
1?#
0A#
1=#
0@#
04$
13$
1E!
0F!
1B#
0D#
0E#
1G#
0n
1m
0C#
1@#
11$
03$
1H#
1E#
0G#
1C#
0F#
01$
00$
0H#
1I#
1F#
10$
0I#
#290000
0!
0{
0Q"
#300000
1!
1{
1Q"
1}#
0w$
05#
1>#
17$
1}!
0?#
1A#
0=#
14$
1F!
0B#
1D#
1n
0@#
13$
0E#
1G#
0C#
11$
1H#
0F#
00$
1I#
#310000
0!
0{
0Q"
#320000
1!
1{
1Q"
0}#
0|#
0{#
0z#
1y#
0s$
1t$
1u$
1v$
1w$
15#
0>#
1?#
0A#
1B#
0D#
1E#
0G#
0H#
1J#
10$
01$
03$
04$
07$
1#"
0""
0!"
0~!
0}!
1K#
1H#
0J#
0E#
0B#
0?#
1=#
1@#
1C#
1F#
0I#
14$
13$
11$
00$
0/$
1B!
0C!
0D!
0E!
0F!
0K#
0n
0m
0l
0k
1j
1L#
1I#
0F#
0C#
0@#
1/$
0L#
#330000
0!
0{
0Q"
#340000
1!
1{
1Q"
1}#
0w$
05#
1>#
17$
1}!
1?#
0=#
04$
1F!
1n
1@#
#350000
0!
0{
0Q"
#360000
1!
1{
1Q"
0}#
1|#
0v$
1w$
15#
0>#
0?#
1A#
14$
07$
1~!
0}!
1B#
1?#
0A#
1=#
0@#
04$
03$
1E!
0F!
0B#
0n
1m
1C#
1@#
13$
0C#
#370000
0!
0{
0Q"
#380000
1!
1{
1Q"
1}#
0w$
05#
1>#
17$
1}!
0?#
1A#
0=#
14$
1F!
1B#
1n
0@#
03$
1C#
#390000
0!
0{
0Q"
#400000
1!
1{
1Q"
0}#
0|#
1{#
0u$
1v$
1w$
15#
0>#
1?#
0A#
0B#
1D#
13$
04$
07$
1!"
0~!
0}!
1E#
1B#
0D#
0?#
1=#
1@#
0C#
14$
03$
01$
1D!
0E!
0F!
0E#
0n
0m
1l
1F#
1C#
0@#
11$
0F#
#410000
0!
0{
0Q"
#420000
1!
1{
1Q"
1}#
0w$
05#
1>#
17$
1}!
1?#
0=#
04$
1F!
1n
1@#
#430000
0!
0{
0Q"
#440000
1!
1{
1Q"
0}#
1|#
0v$
1w$
15#
0>#
0?#
1A#
14$
07$
1~!
0}!
0B#
1D#
1?#
0A#
1=#
0@#
04$
13$
1E!
0F!
1B#
0D#
1E#
0n
1m
0C#
1@#
01$
03$
0E#
1C#
1F#
11$
0F#
#450000
0!
0{
0Q"
#460000
1!
1{
1Q"
1}#
0w$
05#
1>#
17$
1}!
0?#
1A#
0=#
14$
1F!
0B#
1D#
1n
0@#
13$
1E#
0C#
01$
1F#
#470000
0!
0{
0Q"
#480000
1!
1{
1Q"
0}#
0|#
0{#
1z#
0t$
1u$
1v$
1w$
15#
0>#
1?#
0A#
1B#
0D#
0E#
1G#
11$
03$
04$
07$
1""
0!"
0~!
0}!
0H#
1J#
1E#
0G#
0B#
0?#
1=#
1@#
1C#
0F#
14$
13$
01$
10$
1C!
0D!
0E!
0F!
1H#
0J#
1K#
0n
0m
0l
1k
0I#
1F#
0C#
0@#
0/$
00$
0K#
1I#
1L#
1/$
0L#
#490000
0!
0{
0Q"
#500000
1!
1{
1Q"
1}#
0w$
05#
1>#
17$
1}!
1?#
0=#
04$
1F!
1n
1@#
#510000
0!
0{
0Q"
#520000
1!
1{
1Q"
0}#
1|#
0v$
1w$
15#
0>#
0?#
1A#
14$
07$
1~!
0}!
1B#
1?#
0A#
1=#
0@#
04$
03$
1E!
0F!
0B#
0n
1m
1C#
1@#
13$
0C#
#530000
0!
0{
0Q"
#540000
1!
1{
1Q"
1}#
0w$
05#
1>#
17$
1}!
0?#
1A#
0=#
14$
1F!
1B#
1n
0@#
03$
1C#
#550000
0!
0{
0Q"
#560000
1!
1{
1Q"
0}#
0|#
1{#
0u$
1v$
1w$
15#
0>#
1?#
0A#
0B#
1D#
13$
04$
07$
1!"
0~!
0}!
0E#
1G#
1B#
0D#
0?#
1=#
1@#
0C#
14$
03$
11$
1D!
0E!
0F!
1E#
0G#
0H#
1J#
0n
0m
1l
0F#
1C#
0@#
10$
01$
1K#
1H#
0J#
1F#
0I#
00$
0/$
0K#
1L#
1I#
1/$
0L#
#570000
0!
0{
0Q"
#580000
1!
1{
1Q"
1}#
0w$
05#
1>#
17$
1}!
1?#
0=#
04$
1F!
1n
1@#
#590000
0!
0{
0Q"
#600000
1!
1{
1Q"
0}#
1|#
0v$
1w$
15#
0>#
0?#
1A#
14$
07$
1~!
0}!
0B#
1D#
1?#
0A#
1=#
0@#
04$
13$
1E!
0F!
1B#
0D#
0E#
1G#
0n
1m
0C#
1@#
11$
03$
0H#
1J#
1E#
0G#
1C#
0F#
01$
10$
1H#
0J#
1K#
0I#
1F#
0/$
00$
0K#
1I#
1L#
1/$
0L#
#610000
0!
0{
0Q"
#620000
1!
1{
1Q"
1}#
0w$
05#
1>#
17$
1}!
0?#
1A#
0=#
14$
1F!
0B#
1D#
1n
0@#
13$
0E#
1G#
0C#
11$
0H#
1J#
0F#
10$
1K#
0I#
0/$
1L#
#630000
0!
0{
0Q"
#640000
1!
1{
1Q"
0}#
0|#
0{#
0z#
0y#
1x#
0r$
1s$
1t$
1u$
1v$
1w$
15#
0>#
1?#
0A#
1B#
0D#
1E#
0G#
1H#
0J#
0K#
1M#
1/$
00$
01$
03$
04$
07$
1$"
0#"
0""
0!"
0~!
0}!
1N#
1K#
0M#
0H#
0E#
0B#
0?#
1=#
1@#
1C#
1F#
1I#
0L#
14$
13$
11$
10$
0/$
06$
1A!
0B!
0C!
0D!
0E!
0F!
0N#
0n
0m
0l
0k
0j
1i
1O#
1L#
0I#
0F#
0C#
0@#
16$
0O#
#650000
0!
0{
0Q"
#660000
1!
1{
1Q"
1}#
0w$
05#
1>#
17$
1}!
1?#
0=#
04$
1F!
1n
1@#
#670000
0!
0{
0Q"
#680000
1!
1{
1Q"
0}#
1|#
0v$
1w$
15#
0>#
0?#
1A#
14$
07$
1~!
0}!
1B#
1?#
0A#
1=#
0@#
04$
03$
1E!
0F!
0B#
0n
1m
1C#
1@#
13$
0C#
#690000
0!
0{
0Q"
#700000
1!
1{
1Q"
1}#
0w$
05#
1>#
17$
1}!
0?#
1A#
0=#
14$
1F!
1B#
1n
0@#
03$
1C#
#710000
0!
0{
0Q"
#720000
1!
1{
1Q"
0}#
0|#
1{#
0u$
1v$
1w$
15#
0>#
1?#
0A#
0B#
1D#
13$
04$
07$
1!"
0~!
0}!
1E#
1B#
0D#
0?#
1=#
1@#
0C#
14$
03$
01$
1D!
0E!
0F!
0E#
0n
0m
1l
1F#
1C#
0@#
11$
0F#
#730000
0!
0{
0Q"
#740000
1!
1{
1Q"
1}#
0w$
05#
1>#
17$
1}!
1?#
0=#
04$
1F!
1n
1@#
#750000
0!
0{
0Q"
#760000
1!
1{
1Q"
0}#
1|#
0v$
1w$
15#
0>#
0?#
1A#
14$
07$
1~!
0}!
0B#
1D#
1?#
0A#
1=#
0@#
04$
13$
1E!
0F!
1B#
0D#
1E#
0n
1m
0C#
1@#
01$
03$
0E#
1C#
1F#
11$
0F#
#770000
0!
0{
0Q"
#780000
1!
1{
1Q"
1}#
0w$
05#
1>#
17$
1}!
0?#
1A#
0=#
14$
1F!
0B#
1D#
1n
0@#
13$
1E#
0C#
01$
1F#
#790000
0!
0{
0Q"
#800000
1!
1{
1Q"
0}#
0|#
0{#
1z#
0t$
1u$
1v$
1w$
15#
0>#
1?#
0A#
1B#
0D#
0E#
1G#
11$
03$
04$
07$
1""
0!"
0~!
0}!
1H#
1E#
0G#
0B#
0?#
1=#
1@#
1C#
0F#
14$
13$
01$
00$
1C!
0D!
0E!
0F!
0H#
0n
0m
0l
1k
1I#
1F#
0C#
0@#
10$
0I#
#810000
0!
0{
0Q"
#820000
1!
1{
1Q"
1}#
0w$
05#
1>#
17$
1}!
1?#
0=#
04$
1F!
1n
1@#
#830000
0!
0{
0Q"
#840000
1!
1{
1Q"
0}#
1|#
0v$
1w$
15#
0>#
0?#
1A#
14$
07$
1~!
0}!
1B#
1?#
0A#
1=#
0@#
04$
03$
1E!
0F!
0B#
0n
1m
1C#
1@#
13$
0C#
#850000
0!
0{
0Q"
#860000
1!
1{
1Q"
1}#
0w$
05#
1>#
17$
1}!
0?#
1A#
0=#
14$
1F!
1B#
1n
0@#
03$
1C#
#870000
0!
0{
0Q"
#880000
1!
1{
1Q"
0}#
0|#
1{#
0u$
1v$
1w$
15#
0>#
1?#
0A#
0B#
1D#
13$
04$
07$
1!"
0~!
0}!
0E#
1G#
1B#
0D#
0?#
1=#
1@#
0C#
14$
03$
11$
1D!
0E!
0F!
1E#
0G#
1H#
0n
0m
1l
0F#
1C#
0@#
00$
01$
0H#
1F#
1I#
10$
0I#
#890000
0!
0{
0Q"
#900000
1!
1{
1Q"
1}#
0w$
05#
1>#
17$
1}!
1?#
0=#
04$
1F!
1n
1@#
#910000
0!
0{
0Q"
#920000
1!
1{
1Q"
0}#
1|#
0v$
1w$
15#
0>#
0?#
1A#
14$
07$
1~!
0}!
0B#
1D#
1?#
0A#
1=#
0@#
04$
13$
1E!
0F!
1B#
0D#
0E#
1G#
0n
1m
0C#
1@#
11$
03$
1H#
1E#
0G#
1C#
0F#
01$
00$
0H#
1I#
1F#
10$
0I#
#930000
0!
0{
0Q"
#940000
1!
1{
1Q"
1}#
0w$
05#
1>#
17$
1}!
0?#
1A#
0=#
14$
1F!
0B#
1D#
1n
0@#
13$
0E#
1G#
0C#
11$
1H#
0F#
00$
1I#
#950000
0!
0{
0Q"
#960000
1!
1{
1Q"
0}#
0|#
0{#
0z#
1y#
0s$
1t$
1u$
1v$
1w$
15#
0>#
1?#
0A#
1B#
0D#
1E#
0G#
0H#
1J#
10$
01$
03$
04$
07$
1#"
0""
0!"
0~!
0}!
0K#
1M#
1H#
0J#
0E#
0B#
0?#
1=#
1@#
1C#
1F#
0I#
14$
13$
11$
00$
1/$
1B!
0C!
0D!
0E!
0F!
1K#
0M#
1N#
0n
0m
0l
0k
1j
0L#
1I#
0F#
0C#
0@#
06$
0/$
0N#
1L#
1O#
16$
0O#
#970000
0!
0{
0Q"
#980000
1!
1{
1Q"
1}#
0w$
05#
1>#
17$
1}!
1?#
0=#
04$
1F!
1n
1@#
#990000
0!
0{
0Q"
#1000000
