/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [15:0] _02_;
  wire [2:0] _03_;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [20:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [18:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [3:0] celloutsig_0_51z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = ~(celloutsig_0_5z | celloutsig_0_8z);
  assign celloutsig_0_39z = ~(celloutsig_0_21z | celloutsig_0_22z);
  assign celloutsig_0_41z = ~(in_data[43] | celloutsig_0_3z);
  assign celloutsig_0_46z = ~(celloutsig_0_27z | celloutsig_0_30z);
  assign celloutsig_0_22z = ~(celloutsig_0_14z[3] | celloutsig_0_19z[1]);
  assign celloutsig_0_24z = ~(celloutsig_0_11z[2] | celloutsig_0_19z[6]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z | _00_);
  assign celloutsig_0_67z = ~_01_;
  assign celloutsig_0_12z = ~celloutsig_0_2z;
  assign celloutsig_0_1z = ~_00_;
  assign celloutsig_1_19z = ~((celloutsig_1_3z | celloutsig_1_6z) & celloutsig_1_2z);
  assign celloutsig_0_32z = celloutsig_0_6z | ~(celloutsig_0_12z);
  assign celloutsig_0_36z = celloutsig_0_7z[7] | ~(celloutsig_0_31z[11]);
  assign celloutsig_0_48z = celloutsig_0_8z | ~(celloutsig_0_5z);
  assign celloutsig_0_6z = in_data[91] | ~(celloutsig_0_1z);
  assign celloutsig_0_72z = celloutsig_0_35z | ~(celloutsig_0_7z[2]);
  assign celloutsig_0_8z = celloutsig_0_6z | ~(celloutsig_0_2z);
  assign celloutsig_0_21z = celloutsig_0_4z | ~(celloutsig_0_9z);
  assign celloutsig_0_27z = celloutsig_0_20z | ~(celloutsig_0_10z);
  assign celloutsig_0_33z = celloutsig_0_24z | celloutsig_0_18z[20];
  assign celloutsig_0_50z = celloutsig_0_39z | celloutsig_0_3z;
  assign celloutsig_0_56z = celloutsig_0_24z | celloutsig_0_36z;
  assign celloutsig_0_5z = celloutsig_0_3z | celloutsig_0_2z;
  assign celloutsig_1_18z = celloutsig_1_0z | celloutsig_1_6z;
  assign celloutsig_0_17z = celloutsig_0_12z | celloutsig_0_11z[2];
  assign celloutsig_0_20z = celloutsig_0_15z | celloutsig_0_10z;
  assign celloutsig_0_28z = in_data[71] | celloutsig_0_4z;
  reg [2:0] _31_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _31_ <= 3'h0;
    else _31_ <= in_data[16:14];
  assign { _00_, _03_[1:0] } = _31_;
  reg [15:0] _32_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _32_ <= 16'h0000;
    else _32_ <= { celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_38z, celloutsig_0_45z, celloutsig_0_32z, celloutsig_0_35z, celloutsig_0_50z, celloutsig_0_22z, celloutsig_0_55z, celloutsig_0_56z, celloutsig_0_15z, celloutsig_0_50z };
  assign { _01_, _02_[14:0] } = _32_;
  assign celloutsig_0_31z = { in_data[29:14], celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_22z } / { 1'h1, celloutsig_0_18z[16:12], celloutsig_0_2z, celloutsig_0_27z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_30z, celloutsig_0_11z, celloutsig_0_28z, celloutsig_0_30z };
  assign celloutsig_1_2z = in_data[148:145] == { in_data[158], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_9z = { in_data[77:64], celloutsig_0_3z, _00_, _03_[1:0], celloutsig_0_8z } == { in_data[88:72], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_16z = { celloutsig_0_11z[4:2], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_11z } == { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_14z, _00_, _03_[1:0] };
  assign celloutsig_0_26z = { celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_11z, _00_, _03_[1:0], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_21z } == { celloutsig_0_18z[16:15], celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_7z };
  assign celloutsig_0_66z = { celloutsig_0_7z[1:0], celloutsig_0_38z, celloutsig_0_39z, celloutsig_0_4z, celloutsig_0_40z, celloutsig_0_48z } === { celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_55z = { celloutsig_0_51z[2:1], celloutsig_0_46z } >= celloutsig_0_11z[3:1];
  assign celloutsig_0_73z = { celloutsig_0_43z, celloutsig_0_66z, celloutsig_0_56z, celloutsig_0_6z } >= { celloutsig_0_7z[6:5], celloutsig_0_55z, celloutsig_0_67z };
  assign celloutsig_0_10z = { celloutsig_0_7z[6:4], celloutsig_0_2z, _00_, _03_[1:0], celloutsig_0_3z, celloutsig_0_4z } >= { celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_4z = in_data[7:3] <= { celloutsig_0_3z, celloutsig_0_1z, _00_, _03_[1:0] };
  assign celloutsig_0_45z = { celloutsig_0_31z[11:8], celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_29z } != { celloutsig_0_33z, celloutsig_0_24z, celloutsig_0_24z, _00_, _03_[1:0], celloutsig_0_41z };
  assign celloutsig_1_3z = { in_data[158:150], celloutsig_1_2z } !== { in_data[109:101], celloutsig_1_0z };
  assign celloutsig_0_51z = { celloutsig_0_7z[4], celloutsig_0_12z, celloutsig_0_26z, celloutsig_0_23z } | { celloutsig_0_10z, celloutsig_0_26z, celloutsig_0_9z, celloutsig_0_46z };
  assign celloutsig_0_13z = { celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z } | { celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_14z = { celloutsig_0_6z, _00_, _03_[1:0], celloutsig_0_3z } | { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_18z = { celloutsig_0_7z[5], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_4z } | { celloutsig_0_14z[3:2], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_14z };
  assign celloutsig_0_19z = celloutsig_0_7z | { celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_15z };
  assign celloutsig_0_40z = & { celloutsig_0_8z, celloutsig_0_7z[2:1] };
  assign celloutsig_1_1z = & in_data[138:136];
  assign celloutsig_0_15z = & { celloutsig_0_13z, celloutsig_0_11z[4:3], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_3z, _00_, celloutsig_0_2z, _03_[1:0] };
  assign celloutsig_0_43z = ~^ celloutsig_0_18z[15:0];
  assign celloutsig_1_0z = ~^ in_data[174:166];
  assign celloutsig_0_29z = ~^ { in_data[72:69], celloutsig_0_22z, _00_, _03_[1:0] };
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z } - { celloutsig_0_2z, celloutsig_0_2z, _00_, _03_[1:0], _00_, _03_[1:0] };
  assign celloutsig_0_11z = { celloutsig_0_7z[6:3], celloutsig_0_1z } - { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_3z = ~((celloutsig_0_1z & celloutsig_0_1z) | celloutsig_0_1z);
  assign celloutsig_0_38z = ~((celloutsig_0_3z & celloutsig_0_23z) | celloutsig_0_6z);
  assign celloutsig_1_6z = ~((in_data[142] & celloutsig_1_1z) | (celloutsig_1_1z & in_data[121]));
  assign celloutsig_0_23z = ~((celloutsig_0_11z[2] & celloutsig_0_18z[9]) | (celloutsig_0_7z[7] & celloutsig_0_22z));
  assign celloutsig_0_30z = ~((celloutsig_0_17z & celloutsig_0_21z) | (celloutsig_0_29z & celloutsig_0_23z));
  assign _02_[15] = _01_;
  assign _03_[2] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
