{"vcs1":{"timestamp_begin":1730356426.420776122, "rt":1.64, "ut":0.34, "st":0.30}}
{"vcselab":{"timestamp_begin":1730356428.148991958, "rt":1.03, "ut":0.25, "st":0.23}}
{"link":{"timestamp_begin":1730356429.258148145, "rt":0.38, "ut":0.15, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730356425.693235176}
{"VCS_COMP_START_TIME": 1730356425.693235176}
{"VCS_COMP_END_TIME": 1730356431.104159175}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331040}}
{"stitch_vcselab": {"peak_mem": 231540}}
