// Seed: 870491596
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  assign id_2 = id_2;
  logic id_2;
  defparam id_3.id_4 = id_2;
endmodule
