
Lab10.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000314  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000002c0  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      00000060  00000000  00000000  00000314  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000374  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000088  00000000  00000000  000003b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000c00  00000000  00000000  0000043c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000009e6  00000000  00000000  0000103c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000596  00000000  00000000  00001a22  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000000e8  00000000  00000000  00001fb8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000052d  00000000  00000000  000020a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000226  00000000  00000000  000025cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000058  00000000  00000000  000027f3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
   2:	00 00       	nop
   4:	53 c0       	rjmp	.+166    	; 0xac <__bad_interrupt>
   6:	00 00       	nop
   8:	51 c0       	rjmp	.+162    	; 0xac <__bad_interrupt>
   a:	00 00       	nop
   c:	4f c0       	rjmp	.+158    	; 0xac <__bad_interrupt>
   e:	00 00       	nop
  10:	4d c0       	rjmp	.+154    	; 0xac <__bad_interrupt>
  12:	00 00       	nop
  14:	4b c0       	rjmp	.+150    	; 0xac <__bad_interrupt>
  16:	00 00       	nop
  18:	49 c0       	rjmp	.+146    	; 0xac <__bad_interrupt>
  1a:	00 00       	nop
  1c:	47 c0       	rjmp	.+142    	; 0xac <__bad_interrupt>
  1e:	00 00       	nop
  20:	45 c0       	rjmp	.+138    	; 0xac <__bad_interrupt>
  22:	00 00       	nop
  24:	43 c0       	rjmp	.+134    	; 0xac <__bad_interrupt>
  26:	00 00       	nop
  28:	41 c0       	rjmp	.+130    	; 0xac <__bad_interrupt>
  2a:	00 00       	nop
  2c:	3f c0       	rjmp	.+126    	; 0xac <__bad_interrupt>
  2e:	00 00       	nop
  30:	3d c0       	rjmp	.+122    	; 0xac <__bad_interrupt>
  32:	00 00       	nop
  34:	3b c0       	rjmp	.+118    	; 0xac <__bad_interrupt>
  36:	00 00       	nop
  38:	39 c0       	rjmp	.+114    	; 0xac <__bad_interrupt>
  3a:	00 00       	nop
  3c:	37 c0       	rjmp	.+110    	; 0xac <__bad_interrupt>
  3e:	00 00       	nop
  40:	35 c0       	rjmp	.+106    	; 0xac <__bad_interrupt>
  42:	00 00       	nop
  44:	33 c0       	rjmp	.+102    	; 0xac <__bad_interrupt>
  46:	00 00       	nop
  48:	31 c0       	rjmp	.+98     	; 0xac <__bad_interrupt>
  4a:	00 00       	nop
  4c:	2f c0       	rjmp	.+94     	; 0xac <__bad_interrupt>
  4e:	00 00       	nop
  50:	2d c0       	rjmp	.+90     	; 0xac <__bad_interrupt>
  52:	00 00       	nop
  54:	2b c0       	rjmp	.+86     	; 0xac <__bad_interrupt>
  56:	00 00       	nop
  58:	29 c0       	rjmp	.+82     	; 0xac <__bad_interrupt>
  5a:	00 00       	nop
  5c:	27 c0       	rjmp	.+78     	; 0xac <__bad_interrupt>
  5e:	00 00       	nop
  60:	25 c0       	rjmp	.+74     	; 0xac <__bad_interrupt>
  62:	00 00       	nop
  64:	23 c0       	rjmp	.+70     	; 0xac <__bad_interrupt>
  66:	00 00       	nop
  68:	21 c0       	rjmp	.+66     	; 0xac <__bad_interrupt>
  6a:	00 00       	nop
  6c:	1f c0       	rjmp	.+62     	; 0xac <__bad_interrupt>
  6e:	00 00       	nop
  70:	1d c0       	rjmp	.+58     	; 0xac <__bad_interrupt>
  72:	00 00       	nop
  74:	1b c0       	rjmp	.+54     	; 0xac <__bad_interrupt>
  76:	00 00       	nop
  78:	19 c0       	rjmp	.+50     	; 0xac <__bad_interrupt>
  7a:	00 00       	nop
  7c:	17 c0       	rjmp	.+46     	; 0xac <__bad_interrupt>
  7e:	00 00       	nop
  80:	15 c0       	rjmp	.+42     	; 0xac <__bad_interrupt>
  82:	00 00       	nop
  84:	13 c0       	rjmp	.+38     	; 0xac <__bad_interrupt>
  86:	00 00       	nop
  88:	11 c0       	rjmp	.+34     	; 0xac <__bad_interrupt>
	...

0000008c <__ctors_end>:
  8c:	11 24       	eor	r1, r1
  8e:	1f be       	out	0x3f, r1	; 63
  90:	cf ef       	ldi	r28, 0xFF	; 255
  92:	d0 e1       	ldi	r29, 0x10	; 16
  94:	de bf       	out	0x3e, r29	; 62
  96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_clear_bss>:
  98:	21 e0       	ldi	r18, 0x01	; 1
  9a:	a0 e0       	ldi	r26, 0x00	; 0
  9c:	b1 e0       	ldi	r27, 0x01	; 1
  9e:	01 c0       	rjmp	.+2      	; 0xa2 <.do_clear_bss_start>

000000a0 <.do_clear_bss_loop>:
  a0:	1d 92       	st	X+, r1

000000a2 <.do_clear_bss_start>:
  a2:	a0 30       	cpi	r26, 0x00	; 0
  a4:	b2 07       	cpc	r27, r18
  a6:	e1 f7       	brne	.-8      	; 0xa0 <.do_clear_bss_loop>
  a8:	02 d0       	rcall	.+4      	; 0xae <main>
  aa:	08 c1       	rjmp	.+528    	; 0x2bc <_exit>

000000ac <__bad_interrupt>:
  ac:	a9 cf       	rjmp	.-174    	; 0x0 <__vectors>

000000ae <main>:
	char rcvdChar;
	const char resetMsg[] = "\r\nRS232/BT Test Reflector.\r\n\0";
	
	// For simplicity, use the same setup information for both ports.
	// Init UART1 for debug information to Putty
    uart_init(BAUDRATE,DATABITS,STOPBITS,PARITY);
  ae:	00 e0       	ldi	r16, 0x00	; 0
  b0:	21 e0       	ldi	r18, 0x01	; 1
  b2:	48 e0       	ldi	r20, 0x08	; 8
  b4:	60 e8       	ldi	r22, 0x80	; 128
  b6:	75 e2       	ldi	r23, 0x25	; 37
  b8:	80 e0       	ldi	r24, 0x00	; 0
  ba:	90 e0       	ldi	r25, 0x00	; 0
  bc:	79 d0       	rcall	.+242    	; 0x1b0 <uart_init>
	//uart_tx('a');
	
	// Init UART0 for BT/UART path
	uart0_init(BAUDRATE,DATABITS,STOPBITS,PARITY);
  be:	21 e0       	ldi	r18, 0x01	; 1
  c0:	48 e0       	ldi	r20, 0x08	; 8
  c2:	60 e8       	ldi	r22, 0x80	; 128
  c4:	75 e2       	ldi	r23, 0x25	; 37
  c6:	80 e0       	ldi	r24, 0x00	; 0
  c8:	90 e0       	ldi	r25, 0x00	; 0
  ca:	0c d0       	rcall	.+24     	; 0xe4 <uart0_init>
	while(1) {
		uart0_tx('a');
  cc:	81 e6       	ldi	r24, 0x61	; 97
  ce:	6c d0       	rcall	.+216    	; 0x1a8 <uart0_tx>
  d0:	2f ef       	ldi	r18, 0xFF	; 255
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  d2:	8f e7       	ldi	r24, 0x7F	; 127
  d4:	96 e1       	ldi	r25, 0x16	; 22
  d6:	21 50       	subi	r18, 0x01	; 1
  d8:	80 40       	sbci	r24, 0x00	; 0
  da:	90 40       	sbci	r25, 0x00	; 0
  dc:	e1 f7       	brne	.-8      	; 0xd6 <main+0x28>
  de:	00 c0       	rjmp	.+0      	; 0xe0 <main+0x32>
  e0:	00 00       	nop
  e2:	f4 cf       	rjmp	.-24     	; 0xcc <main+0x1e>

000000e4 <uart0_init>:
// For example,
//     uart0_init(9600,8,1,0);
// sets the baudrate to 9600, with 8 data bits, 1 stop bit, and no parity
//
void uart0_init(long unsigned int baudrate, unsigned char databits, unsigned char stopbits, unsigned char parity)
{
  e4:	0f 93       	push	r16
  e6:	cf 93       	push	r28
  e8:	df 93       	push	r29
  ea:	c4 2f       	mov	r28, r20
  ec:	d2 2f       	mov	r29, r18
    long unsigned int baud_prescale;

	// set baud rate (via UBRR0 high and low registers)
    baud_prescale = (((F_OSC/(baudrate * 16UL)))-1);
  ee:	dc 01       	movw	r26, r24
  f0:	cb 01       	movw	r24, r22
  f2:	88 0f       	add	r24, r24
  f4:	99 1f       	adc	r25, r25
  f6:	aa 1f       	adc	r26, r26
  f8:	bb 1f       	adc	r27, r27
  fa:	88 0f       	add	r24, r24
  fc:	99 1f       	adc	r25, r25
  fe:	aa 1f       	adc	r26, r26
 100:	bb 1f       	adc	r27, r27
 102:	9c 01       	movw	r18, r24
 104:	ad 01       	movw	r20, r26
 106:	22 0f       	add	r18, r18
 108:	33 1f       	adc	r19, r19
 10a:	44 1f       	adc	r20, r20
 10c:	55 1f       	adc	r21, r21
 10e:	22 0f       	add	r18, r18
 110:	33 1f       	adc	r19, r19
 112:	44 1f       	adc	r20, r20
 114:	55 1f       	adc	r21, r21
 116:	60 e0       	ldi	r22, 0x00	; 0
 118:	70 e8       	ldi	r23, 0x80	; 128
 11a:	80 e7       	ldi	r24, 0x70	; 112
 11c:	90 e0       	ldi	r25, 0x00	; 0
 11e:	ac d0       	rcall	.+344    	; 0x278 <__udivmodsi4>
 120:	ba 01       	movw	r22, r20
 122:	a9 01       	movw	r20, r18
 124:	41 50       	subi	r20, 0x01	; 1
 126:	51 09       	sbc	r21, r1
 128:	61 09       	sbc	r22, r1
 12a:	71 09       	sbc	r23, r1
	UBRR0H = baud_prescale >> 8;
 12c:	bb 27       	eor	r27, r27
 12e:	a7 2f       	mov	r26, r23
 130:	96 2f       	mov	r25, r22
 132:	85 2f       	mov	r24, r21
 134:	80 93 90 00 	sts	0x0090, r24	; 0x800090 <__TEXT_REGION_LENGTH__+0x7e0090>
	UBRR0L = baud_prescale;
 138:	49 b9       	out	0x09, r20	; 9

    // set various bits of USCR0C for UART0 comm parameters    
    UCSR0C = 0;     // initially clear all UCSR0C bits
 13a:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x7e0095>

    // set databits
    switch(databits) {
 13e:	c6 30       	cpi	r28, 0x06	; 6
 140:	29 f0       	breq	.+10     	; 0x14c <uart0_init+0x68>
 142:	c7 30       	cpi	r28, 0x07	; 7
 144:	49 f0       	breq	.+18     	; 0x158 <uart0_init+0x74>
 146:	c5 30       	cpi	r28, 0x05	; 5
 148:	69 f4       	brne	.+26     	; 0x164 <uart0_init+0x80>
 14a:	11 c0       	rjmp	.+34     	; 0x16e <uart0_init+0x8a>
        case 5:
            break;  // no changes if 5-bit data
        case 6:
            UCSR0C |= (1 << UCSZ00);
 14c:	e5 e9       	ldi	r30, 0x95	; 149
 14e:	f0 e0       	ldi	r31, 0x00	; 0
 150:	80 81       	ld	r24, Z
 152:	82 60       	ori	r24, 0x02	; 2
 154:	80 83       	st	Z, r24
            break;
 156:	0b c0       	rjmp	.+22     	; 0x16e <uart0_init+0x8a>
        case 7:
            UCSR0C |= (1 << UCSZ01);
 158:	e5 e9       	ldi	r30, 0x95	; 149
 15a:	f0 e0       	ldi	r31, 0x00	; 0
 15c:	80 81       	ld	r24, Z
 15e:	84 60       	ori	r24, 0x04	; 4
 160:	80 83       	st	Z, r24
            break;
 162:	05 c0       	rjmp	.+10     	; 0x16e <uart0_init+0x8a>
        default:  // default to 8 bits
            UCSR0C |= (1 << UCSZ01)|(1 << UCSZ00);
 164:	e5 e9       	ldi	r30, 0x95	; 149
 166:	f0 e0       	ldi	r31, 0x00	; 0
 168:	80 81       	ld	r24, Z
 16a:	86 60       	ori	r24, 0x06	; 6
 16c:	80 83       	st	Z, r24
            break;
    }
    
    // set parity
    switch(parity) {
 16e:	01 30       	cpi	r16, 0x01	; 1
 170:	19 f0       	breq	.+6      	; 0x178 <uart0_init+0x94>
 172:	02 30       	cpi	r16, 0x02	; 2
 174:	39 f0       	breq	.+14     	; 0x184 <uart0_init+0xa0>
 176:	0b c0       	rjmp	.+22     	; 0x18e <uart0_init+0xaa>
        case 1:     // odd parity
    	    UCSR0C |= (1 << UPM01)|(1 << UPM00);
 178:	e5 e9       	ldi	r30, 0x95	; 149
 17a:	f0 e0       	ldi	r31, 0x00	; 0
 17c:	80 81       	ld	r24, Z
 17e:	80 63       	ori	r24, 0x30	; 48
 180:	80 83       	st	Z, r24
            break;
 182:	05 c0       	rjmp	.+10     	; 0x18e <uart0_init+0xaa>
        case 2:     // even parity
    	    UCSR0C |= (1 << UPM01);
 184:	e5 e9       	ldi	r30, 0x95	; 149
 186:	f0 e0       	ldi	r31, 0x00	; 0
 188:	80 81       	ld	r24, Z
 18a:	80 62       	ori	r24, 0x20	; 32
 18c:	80 83       	st	Z, r24
        default:
            break;  // default is no parity
    }
    
    // set stopbits
    if(stopbits == 2)
 18e:	d2 30       	cpi	r29, 0x02	; 2
 190:	29 f4       	brne	.+10     	; 0x19c <uart0_init+0xb8>
        UCSR0C |= (1 << USBS0);
 192:	e5 e9       	ldi	r30, 0x95	; 149
 194:	f0 e0       	ldi	r31, 0x00	; 0
 196:	80 81       	ld	r24, Z
 198:	88 60       	ori	r24, 0x08	; 8
 19a:	80 83       	st	Z, r24
    	
	// finally, enable receiver and transmitter
	UCSR0B = (1 << RXEN0)|(1 << TXEN0);
 19c:	88 e1       	ldi	r24, 0x18	; 24
 19e:	8a b9       	out	0x0a, r24	; 10
}
 1a0:	df 91       	pop	r29
 1a2:	cf 91       	pop	r28
 1a4:	0f 91       	pop	r16
 1a6:	08 95       	ret

000001a8 <uart0_tx>:
// as the function's only argument) in the buffer and returns. No error
// checking is performed and the function does not return a value.
void uart0_tx(unsigned char data)
{
    // wait for empty tx buffer
    while(!(UCSR0A & (1 << UDRE0)));
 1a8:	5d 9b       	sbis	0x0b, 5	; 11
 1aa:	fe cf       	rjmp	.-4      	; 0x1a8 <uart0_tx>
    
    // put data into UART0's I/O data register (UDR0)
    UDR0 = data;
 1ac:	8c b9       	out	0x0c, r24	; 12
 1ae:	08 95       	ret

000001b0 <uart_init>:
 1b0:	0f 93       	push	r16
 1b2:	cf 93       	push	r28
 1b4:	df 93       	push	r29
 1b6:	c4 2f       	mov	r28, r20
 1b8:	d2 2f       	mov	r29, r18
 1ba:	dc 01       	movw	r26, r24
 1bc:	cb 01       	movw	r24, r22
 1be:	88 0f       	add	r24, r24
 1c0:	99 1f       	adc	r25, r25
 1c2:	aa 1f       	adc	r26, r26
 1c4:	bb 1f       	adc	r27, r27
 1c6:	88 0f       	add	r24, r24
 1c8:	99 1f       	adc	r25, r25
 1ca:	aa 1f       	adc	r26, r26
 1cc:	bb 1f       	adc	r27, r27
 1ce:	9c 01       	movw	r18, r24
 1d0:	ad 01       	movw	r20, r26
 1d2:	22 0f       	add	r18, r18
 1d4:	33 1f       	adc	r19, r19
 1d6:	44 1f       	adc	r20, r20
 1d8:	55 1f       	adc	r21, r21
 1da:	22 0f       	add	r18, r18
 1dc:	33 1f       	adc	r19, r19
 1de:	44 1f       	adc	r20, r20
 1e0:	55 1f       	adc	r21, r21
 1e2:	60 e0       	ldi	r22, 0x00	; 0
 1e4:	70 e8       	ldi	r23, 0x80	; 128
 1e6:	80 e7       	ldi	r24, 0x70	; 112
 1e8:	90 e0       	ldi	r25, 0x00	; 0
 1ea:	46 d0       	rcall	.+140    	; 0x278 <__udivmodsi4>
 1ec:	ba 01       	movw	r22, r20
 1ee:	a9 01       	movw	r20, r18
 1f0:	41 50       	subi	r20, 0x01	; 1
 1f2:	51 09       	sbc	r21, r1
 1f4:	61 09       	sbc	r22, r1
 1f6:	71 09       	sbc	r23, r1
 1f8:	bb 27       	eor	r27, r27
 1fa:	a7 2f       	mov	r26, r23
 1fc:	96 2f       	mov	r25, r22
 1fe:	85 2f       	mov	r24, r21
 200:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x7e0098>
 204:	40 93 99 00 	sts	0x0099, r20	; 0x800099 <__TEXT_REGION_LENGTH__+0x7e0099>
 208:	10 92 9d 00 	sts	0x009D, r1	; 0x80009d <__TEXT_REGION_LENGTH__+0x7e009d>
 20c:	c6 30       	cpi	r28, 0x06	; 6
 20e:	29 f0       	breq	.+10     	; 0x21a <uart_init+0x6a>
 210:	c7 30       	cpi	r28, 0x07	; 7
 212:	49 f0       	breq	.+18     	; 0x226 <uart_init+0x76>
 214:	c5 30       	cpi	r28, 0x05	; 5
 216:	69 f4       	brne	.+26     	; 0x232 <uart_init+0x82>
 218:	11 c0       	rjmp	.+34     	; 0x23c <uart_init+0x8c>
 21a:	ed e9       	ldi	r30, 0x9D	; 157
 21c:	f0 e0       	ldi	r31, 0x00	; 0
 21e:	80 81       	ld	r24, Z
 220:	82 60       	ori	r24, 0x02	; 2
 222:	80 83       	st	Z, r24
 224:	0b c0       	rjmp	.+22     	; 0x23c <uart_init+0x8c>
 226:	ed e9       	ldi	r30, 0x9D	; 157
 228:	f0 e0       	ldi	r31, 0x00	; 0
 22a:	80 81       	ld	r24, Z
 22c:	84 60       	ori	r24, 0x04	; 4
 22e:	80 83       	st	Z, r24
 230:	05 c0       	rjmp	.+10     	; 0x23c <uart_init+0x8c>
 232:	ed e9       	ldi	r30, 0x9D	; 157
 234:	f0 e0       	ldi	r31, 0x00	; 0
 236:	80 81       	ld	r24, Z
 238:	86 60       	ori	r24, 0x06	; 6
 23a:	80 83       	st	Z, r24
 23c:	01 30       	cpi	r16, 0x01	; 1
 23e:	19 f0       	breq	.+6      	; 0x246 <uart_init+0x96>
 240:	02 30       	cpi	r16, 0x02	; 2
 242:	39 f0       	breq	.+14     	; 0x252 <uart_init+0xa2>
 244:	0b c0       	rjmp	.+22     	; 0x25c <uart_init+0xac>
 246:	ed e9       	ldi	r30, 0x9D	; 157
 248:	f0 e0       	ldi	r31, 0x00	; 0
 24a:	80 81       	ld	r24, Z
 24c:	80 63       	ori	r24, 0x30	; 48
 24e:	80 83       	st	Z, r24
 250:	05 c0       	rjmp	.+10     	; 0x25c <uart_init+0xac>
 252:	ed e9       	ldi	r30, 0x9D	; 157
 254:	f0 e0       	ldi	r31, 0x00	; 0
 256:	80 81       	ld	r24, Z
 258:	80 62       	ori	r24, 0x20	; 32
 25a:	80 83       	st	Z, r24
 25c:	d2 30       	cpi	r29, 0x02	; 2
 25e:	29 f4       	brne	.+10     	; 0x26a <uart_init+0xba>
 260:	ed e9       	ldi	r30, 0x9D	; 157
 262:	f0 e0       	ldi	r31, 0x00	; 0
 264:	80 81       	ld	r24, Z
 266:	88 60       	ori	r24, 0x08	; 8
 268:	80 83       	st	Z, r24
 26a:	88 e1       	ldi	r24, 0x18	; 24
 26c:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
 270:	df 91       	pop	r29
 272:	cf 91       	pop	r28
 274:	0f 91       	pop	r16
 276:	08 95       	ret

00000278 <__udivmodsi4>:
 278:	a1 e2       	ldi	r26, 0x21	; 33
 27a:	1a 2e       	mov	r1, r26
 27c:	aa 1b       	sub	r26, r26
 27e:	bb 1b       	sub	r27, r27
 280:	fd 01       	movw	r30, r26
 282:	0d c0       	rjmp	.+26     	; 0x29e <__udivmodsi4_ep>

00000284 <__udivmodsi4_loop>:
 284:	aa 1f       	adc	r26, r26
 286:	bb 1f       	adc	r27, r27
 288:	ee 1f       	adc	r30, r30
 28a:	ff 1f       	adc	r31, r31
 28c:	a2 17       	cp	r26, r18
 28e:	b3 07       	cpc	r27, r19
 290:	e4 07       	cpc	r30, r20
 292:	f5 07       	cpc	r31, r21
 294:	20 f0       	brcs	.+8      	; 0x29e <__udivmodsi4_ep>
 296:	a2 1b       	sub	r26, r18
 298:	b3 0b       	sbc	r27, r19
 29a:	e4 0b       	sbc	r30, r20
 29c:	f5 0b       	sbc	r31, r21

0000029e <__udivmodsi4_ep>:
 29e:	66 1f       	adc	r22, r22
 2a0:	77 1f       	adc	r23, r23
 2a2:	88 1f       	adc	r24, r24
 2a4:	99 1f       	adc	r25, r25
 2a6:	1a 94       	dec	r1
 2a8:	69 f7       	brne	.-38     	; 0x284 <__udivmodsi4_loop>
 2aa:	60 95       	com	r22
 2ac:	70 95       	com	r23
 2ae:	80 95       	com	r24
 2b0:	90 95       	com	r25
 2b2:	9b 01       	movw	r18, r22
 2b4:	ac 01       	movw	r20, r24
 2b6:	bd 01       	movw	r22, r26
 2b8:	cf 01       	movw	r24, r30
 2ba:	08 95       	ret

000002bc <_exit>:
 2bc:	f8 94       	cli

000002be <__stop_program>:
 2be:	ff cf       	rjmp	.-2      	; 0x2be <__stop_program>
