** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/harshraj/EE/Courses/CS683/PA2-race-of-the-prefetcher/traces/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream Prefetcher  2 4
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2980408 heartbeat IPC: 3.35525 cumulative IPC: 3.35525 (Simulation time: 0 hr 0 min 31 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362359 heartbeat IPC: 2.95687 cumulative IPC: 3.14349 (Simulation time: 0 hr 1 min 11 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8126941 (Simulation time: 0 hr 1 min 30 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 25593705 heartbeat IPC: 0.519984 cumulative IPC: 0.286258 (Simulation time: 0 hr 2 min 1 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 61700878 heartbeat IPC: 0.276953 cumulative IPC: 0.279987 (Simulation time: 0 hr 3 min 2 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 97238454 heartbeat IPC: 0.281392 cumulative IPC: 0.280547 (Simulation time: 0 hr 3 min 58 sec) 
Finished CPU 0 instructions: 25000000 cycles: 89111531 cumulative IPC: 0.280547 (Simulation time: 0 hr 3 min 58 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.280547 instructions: 25000000 cycles: 89111531
cpu0_DTLB TOTAL     ACCESS:    6313410  HIT:    5875831  MISS:     437579
cpu0_DTLB LOAD      ACCESS:    5888610  HIT:    5608479  MISS:     280131
cpu0_DTLB RFO       ACCESS:     424800  HIT:     267352  MISS:     157448
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.312 cycles
cpu0_ITLB TOTAL     ACCESS:    2383365  HIT:    2383365  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383365  HIT:    2383365  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10710  HIT:      10710  MISS:          0
cpu0_L1I LOAD      ACCESS:      10710  HIT:      10710  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437579  HIT:     432149  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280131  HIT:     275446  MISS:       4685
cpu0_STLB RFO       ACCESS:     157448  HIT:     156703  MISS:        745
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 179.16 cycles
cpu0_L1D TOTAL     ACCESS:    6194043  HIT:    4951856  MISS:    1242187
cpu0_L1D LOAD      ACCESS:    5558507  HIT:    4432709  MISS:    1125798
cpu0_L1D RFO       ACCESS:     630135  HIT:     515696  MISS:     114439
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5401  HIT:       3451  MISS:       1950
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 123.706 cycles
cpu0_L2C TOTAL     ACCESS:    1875469  HIT:     864763  MISS:    1010706
cpu0_L2C LOAD      ACCESS:    1125791  HIT:     193929  MISS:     931862
cpu0_L2C RFO       ACCESS:     114433  HIT:      79119  MISS:      35314
cpu0_L2C PREFETCH  ACCESS:     285223  HIT:     243136  MISS:      42087
cpu0_L2C WRITEBACK ACCESS:     348072  HIT:     347091  MISS:        981
cpu0_L2C TRANSLATION ACCESS:       1950  HIT:       1488  MISS:        462
cpu0_L2C PREFETCH  REQUESTED:     339932  ISSUED:     296388  USEFUL:      24474  USELESS:      17620
cpu0_L2C AVERAGE MISS LATENCY: 146.452 cycles
LLC TOTAL     ACCESS:    1243617  HIT:     634030  MISS:     609587
LLC LOAD      ACCESS:     931862  HIT:     379624  MISS:     552238
LLC RFO       ACCESS:      35314  HIT:       9694  MISS:      25620
LLC PREFETCH  ACCESS:      42322  HIT:      12341  MISS:      29981
LLC WRITEBACK ACCESS:     233657  HIT:     232114  MISS:       1543
LLC TRANSLATION ACCESS:        462  HIT:        257  MISS:        205
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 208.36 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      46057  ROW_BUFFER_MISS:     561657
 DBUS AVG_CONGESTED_CYCLE:    3.95188
 WQ ROW_BUFFER_HIT:      44082  ROW_BUFFER_MISS:     159501  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.2063
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0
