// Seed: 1809108902
module module_0 (
    output reg id_0,
    output id_1
);
  initial begin
    id_0 <= 1;
    id_1 <= 1;
    id_0 <= 1;
    SystemTFIdentifier;
  end
endmodule
module module_1;
  always @(posedge 1) begin
    if (1) {1, id_2} = 1;
  end
endmodule
