#------------------------------------------------------------
#
# Basic Synthesis Script (TCL format)
#                                  
# Revision History                
#   1/15/03  : Author Shane T. Gehring - from class example
#   2/09/07  : Author Zhengtao Yu      - from class example
#   12/14/07 : Author Ravi Jenkal      - updated to 180 nm & tcl
#
#------------------------------------------------------------
#---------------------------------------------------------
# Read in Verilog file and map (synthesize) onto a generic
# library.
# MAKE SURE THAT YOU CORRECT ALL WARNINGS THAT APPEAR
# during the execution of the read command are fixed 
# or understood to have no impact.
# ALSO CHECK your latch/flip-flop list for unintended 
# latches                                            
#---------------------------------------------------------
read_verilog -rtl $::env(RTL_FILES)
Error: Required argument 'file_list' was not found (CMD-007)
read_sverilog -rtl $::env(RTL_SV_FILES)
Loading db file '/mnt/coe/workspace/ece/ece720-common/tech/nangate/NangateOpenCellLibrary_PDKv1_2_v2008_10/liberty/520/NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm.db'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/T-2022.03-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/T-2022.03-SP4/libraries/syn/gtech.db'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/T-2022.03-SP4/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm'
  Loading link library 'gtech'
Loading sverilog files: '/mnt/ncsudrive/y/ychen282/ECE564/project/rtl/dut.sv' '/mnt/ncsudrive/y/ychen282/ECE564/project/rtl/MAC.sv' 
Running PRESTO HDLC
Compiling source file /mnt/ncsudrive/y/ychen282/ECE564/project/rtl/dut.sv
Opening include file /mnt/ncsudrive/y/ychen282/ECE564/project/rtl/common.vh
Warning:  /mnt/ncsudrive/y/ychen282/ECE564/project/rtl/dut.sv:73: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /mnt/ncsudrive/y/ychen282/ECE564/project/rtl/dut.sv:93: Found an unknown pragma 'state_vector'; it will be ignored. (ELAB-994)
Compiling source file /mnt/ncsudrive/y/ychen282/ECE564/project/rtl/MAC.sv
Opening include file /mnt/ncsudrive/y/ychen282/ECE564/project/rtl/common.vh
Warning:  /mnt/ncsudrive/y/ychen282/ECE564/project/rtl/MAC.sv:137: Found an unknown pragma 'state_vector'; it will be ignored. (ELAB-994)

Statistics for case statements in always block at line 102 in file
	'/mnt/ncsudrive/y/ychen282/ECE564/project/rtl/dut.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           110            |    auto/auto     |
===============================================
Warning: Could not open default SVF file /mnt/ncsudrive/y/ychen282/ECE564/project/synthesis/svf/default.svf for writing.

Inferred memory devices in process
	in routine MyDesign line 96 in file
		'/mnt/ncsudrive/y/ychen282/ECE564/project/rtl/dut.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 178 in file
		'/mnt/ncsudrive/y/ychen282/ECE564/project/rtl/dut.sv'.
===============================================================================================
|            Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================================
| sram_result_write_start_address_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  sram_weight_read_base_address_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================================

Inferred memory devices in process
	in routine MyDesign line 194 in file
		'/mnt/ncsudrive/y/ychen282/ECE564/project/rtl/dut.sv'.
========================================================================================
|        Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
========================================================================================
|  scratchpad_write_data_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| scratchpad_write_enable_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| scratchpad_write_address_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
========================================================================================
Warning:  /mnt/ncsudrive/y/ychen282/ECE564/project/rtl/MAC.sv:63: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/ncsudrive/y/ychen282/ECE564/project/rtl/MAC.sv:344: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 148 in file
	'/mnt/ncsudrive/y/ychen282/ECE564/project/rtl/MAC.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           161            |    user/user     |
===============================================

Inferred memory devices in process
	in routine MyMAC line 66 in file
		'/mnt/ncsudrive/y/ychen282/ECE564/project/rtl/MAC.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| sram_input_read_data_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| sram_weight_read_data_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine MyMAC line 116 in file
		'/mnt/ncsudrive/y/ychen282/ECE564/project/rtl/MAC.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  accum_result_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyMAC line 142 in file
		'/mnt/ncsudrive/y/ychen282/ECE564/project/rtl/MAC.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyMAC line 254 in file
		'/mnt/ncsudrive/y/ychen282/ECE564/project/rtl/MAC.sv'.
=========================================================================================
|         Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=========================================================================================
|     weight_wraparound_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| weight_read_start_address_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| sram_weight_read_address_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
=========================================================================================

Inferred memory devices in process
	in routine MyMAC line 286 in file
		'/mnt/ncsudrive/y/ychen282/ECE564/project/rtl/MAC.sv'.
========================================================================================
|        Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
========================================================================================
|        loop_count_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| sram_input_read_address_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| input_read_start_address_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
========================================================================================

Inferred memory devices in process
	in routine MyMAC line 328 in file
		'/mnt/ncsudrive/y/ychen282/ECE564/project/rtl/MAC.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| weight_max_addr_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| input_num_rows_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| input_num_cols_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| weight_num_rows_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| weight_num_cols_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyMAC line 341 in file
		'/mnt/ncsudrive/y/ychen282/ECE564/project/rtl/MAC.sv'.
=========================================================================================
|         Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=========================================================================================
| sram_result_write_address_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
=========================================================================================

Inferred memory devices in process
	in routine MyMAC line 354 in file
		'/mnt/ncsudrive/y/ychen282/ECE564/project/rtl/MAC.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| sram_result_write_data_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
======================================================================================
Presto compilation completed successfully.
Current design is now '/mnt/ncsudrive/y/ychen282/ECE564/project/rtl/MyDesign.db:MyDesign'
Loaded 2 designs.
Current design is 'MyDesign'.
MyDesign MyMAC
