ble_pack U1.fifo_mem_inst.dout_esr_5_LC_1_9_4 { U1.fifo_mem_inst.dout_esr_5_THRU_LUT4_0, U1.fifo_mem_inst.dout_esr[5] }
clb_pack LT_1_9 { U1.fifo_mem_inst.dout_esr_5_LC_1_9_4 }
set_location LT_1_9 1 9
ble_pack U1.Sync_wr_ctrl_inst.full_RNI6PI21_LC_1_11_0 { U1.Sync_wr_ctrl_inst.full_RNI6PI21 }
ble_pack U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_RNO_LC_1_11_1 { U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_RNO }
ble_pack U1.Sync_data_counter_inst.un1_data_cnt_cry_2_ma_LC_1_11_2 { U1.Sync_data_counter_inst.un1_data_cnt_cry_2_ma }
ble_pack U1.Sync_data_counter_inst.un1_data_cnt_cry_3_ma_LC_1_11_3 { U1.Sync_data_counter_inst.un1_data_cnt_cry_3_ma }
clb_pack LT_1_11 { U1.Sync_wr_ctrl_inst.full_RNI6PI21_LC_1_11_0, U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_RNO_LC_1_11_1, U1.Sync_data_counter_inst.un1_data_cnt_cry_2_ma_LC_1_11_2, U1.Sync_data_counter_inst.un1_data_cnt_cry_3_ma_LC_1_11_3 }
set_location LT_1_11 1 11
ble_pack U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_LC_1_12_0 { U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c }
ble_pack U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1 { U1.Sync_data_counter_inst.data_cnt_RNO[1], U1.Sync_data_counter_inst.data_cnt[1], U1.Sync_data_counter_inst.un1_data_cnt_cry_1_0_c }
ble_pack U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2 { U1.Sync_data_counter_inst.data_cnt_RNO[2], U1.Sync_data_counter_inst.data_cnt[2], U1.Sync_data_counter_inst.un1_data_cnt_cry_2_0_c }
ble_pack U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3 { U1.Sync_data_counter_inst.data_cnt_RNO[3], U1.Sync_data_counter_inst.data_cnt[3], U1.Sync_data_counter_inst.un1_data_cnt_cry_3_0_c }
ble_pack U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4 { U1.Sync_data_counter_inst.data_cnt_RNO[4], U1.Sync_data_counter_inst.data_cnt[4] }
clb_pack LT_1_12 { U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_LC_1_12_0, U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1, U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2, U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3, U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4 }
set_location LT_1_12 1 12
ble_pack U1.fifo_mem_inst.dout_esr_7_LC_2_9_0 { U1.fifo_mem_inst.dout_esr_7_THRU_LUT4_0, U1.fifo_mem_inst.dout_esr[7] }
ble_pack U1.fifo_mem_inst.dout_esr_8_LC_2_9_1 { U1.fifo_mem_inst.dout_esr_8_THRU_LUT4_0, U1.fifo_mem_inst.dout_esr[8] }
ble_pack U1.fifo_mem_inst.dout_esr_10_LC_2_9_5 { U1.fifo_mem_inst.dout_esr_10_THRU_LUT4_0, U1.fifo_mem_inst.dout_esr[10] }
clb_pack LT_2_9 { U1.fifo_mem_inst.dout_esr_7_LC_2_9_0, U1.fifo_mem_inst.dout_esr_8_LC_2_9_1, U1.fifo_mem_inst.dout_esr_10_LC_2_9_5 }
set_location LT_2_9 2 9
ble_pack U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0 { U1.Sync_data_counter_inst.data_cnt_RNO[0], U1.Sync_data_counter_inst.data_cnt[0] }
ble_pack U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2 { U1.fifo_mem_inst.dout_esr_ctle[0] }
clb_pack LT_2_10 { U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0, U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2 }
set_location LT_2_10 2 10
ble_pack Write_enable_ibuf_RNIMUP_LC_2_11_0 { Write_enable_ibuf_RNIMUP }
ble_pack U1.Sync_wr_ctrl_inst.m1_LC_2_11_4 { U1.Sync_wr_ctrl_inst.m1 }
ble_pack U1.Sync_data_counter_inst.un1_data_cnt_cry_1_ma_LC_2_11_5 { U1.Sync_data_counter_inst.un1_data_cnt_cry_1_ma }
clb_pack LT_2_11 { Write_enable_ibuf_RNIMUP_LC_2_11_0, U1.Sync_wr_ctrl_inst.m1_LC_2_11_4, U1.Sync_data_counter_inst.un1_data_cnt_cry_1_ma_LC_2_11_5 }
set_location LT_2_11 2 11
ble_pack U1.Sync_wr_ctrl_inst.m11_e_LC_2_12_0 { U1.Sync_wr_ctrl_inst.m11_e }
ble_pack U1.Sync_wr_ctrl_inst.full_RNO_0_LC_2_12_1 { U1.Sync_wr_ctrl_inst.full_RNO_0 }
ble_pack U1.Sync_wr_ctrl_inst.full_LC_2_12_2 { U1.Sync_wr_ctrl_inst.full_RNO, U1.Sync_wr_ctrl_inst.full }
ble_pack U1.Sync_wr_ctrl_inst.full_RNISNC31_LC_2_12_3 { U1.Sync_wr_ctrl_inst.full_RNISNC31 }
ble_pack U1.Sync_wr_ctrl_inst.full_RNI7A4U1_LC_2_12_4 { U1.Sync_wr_ctrl_inst.full_RNI7A4U1 }
ble_pack U1.Sync_rd_ctrl_inst.empty_LC_2_12_5 { U1.Sync_wr_ctrl_inst.full_RNI9QTP2, U1.Sync_rd_ctrl_inst.empty }
ble_pack U1.Sync_wr_ctrl_inst.full_RNIUQEU_LC_2_12_6 { U1.Sync_wr_ctrl_inst.full_RNIUQEU }
ble_pack U1.Sync_wr_ctrl_inst.m14_e_1_LC_2_12_7 { U1.Sync_wr_ctrl_inst.m14_e_1 }
clb_pack LT_2_12 { U1.Sync_wr_ctrl_inst.m11_e_LC_2_12_0, U1.Sync_wr_ctrl_inst.full_RNO_0_LC_2_12_1, U1.Sync_wr_ctrl_inst.full_LC_2_12_2, U1.Sync_wr_ctrl_inst.full_RNISNC31_LC_2_12_3, U1.Sync_wr_ctrl_inst.full_RNI7A4U1_LC_2_12_4, U1.Sync_rd_ctrl_inst.empty_LC_2_12_5, U1.Sync_wr_ctrl_inst.full_RNIUQEU_LC_2_12_6, U1.Sync_wr_ctrl_inst.m14_e_1_LC_2_12_7 }
set_location LT_2_12 2 12
ble_pack U1.fifo_mem_inst.dout_esr_0_LC_3_9_0 { U1.fifo_mem_inst.dout_esr_0_THRU_LUT4_0, U1.fifo_mem_inst.dout_esr[0] }
ble_pack U1.fifo_mem_inst.dout_esr_1_LC_3_9_1 { U1.fifo_mem_inst.dout_esr_1_THRU_LUT4_0, U1.fifo_mem_inst.dout_esr[1] }
ble_pack U1.fifo_mem_inst.dout_esr_6_LC_3_9_2 { U1.fifo_mem_inst.dout_esr_6_THRU_LUT4_0, U1.fifo_mem_inst.dout_esr[6] }
ble_pack U1.fifo_mem_inst.dout_esr_2_LC_3_9_3 { U1.fifo_mem_inst.dout_esr_2_THRU_LUT4_0, U1.fifo_mem_inst.dout_esr[2] }
ble_pack U1.fifo_mem_inst.dout_esr_3_LC_3_9_4 { U1.fifo_mem_inst.dout_esr_3_THRU_LUT4_0, U1.fifo_mem_inst.dout_esr[3] }
ble_pack U1.fifo_mem_inst.dout_esr_4_LC_3_9_5 { U1.fifo_mem_inst.dout_esr_4_THRU_LUT4_0, U1.fifo_mem_inst.dout_esr[4] }
ble_pack U1.fifo_mem_inst.dout_esr_9_LC_3_9_7 { U1.fifo_mem_inst.dout_esr_9_THRU_LUT4_0, U1.fifo_mem_inst.dout_esr[9] }
clb_pack LT_3_9 { U1.fifo_mem_inst.dout_esr_0_LC_3_9_0, U1.fifo_mem_inst.dout_esr_1_LC_3_9_1, U1.fifo_mem_inst.dout_esr_6_LC_3_9_2, U1.fifo_mem_inst.dout_esr_2_LC_3_9_3, U1.fifo_mem_inst.dout_esr_3_LC_3_9_4, U1.fifo_mem_inst.dout_esr_4_LC_3_9_5, U1.fifo_mem_inst.dout_esr_9_LC_3_9_7 }
set_location LT_3_9 3 9
ble_pack U1.Sync_rd_pointer_inst.count_RNI55N31_0_LC_3_10_0 { U1.Sync_rd_pointer_inst.count_RNI55N31[0] }
ble_pack U1.Sync_rd_pointer_inst.count_2_LC_3_10_1 { U1.Sync_rd_pointer_inst.count_RNICQI22_2_U1.Sync_rd_pointer_inst.count_2_REP_LUT4_0, U1.Sync_rd_pointer_inst.count[2] }
ble_pack U1.Sync_rd_pointer_inst.count_RNI5JRU_1_LC_3_10_2 { U1.Sync_rd_pointer_inst.count_RNI5JRU[1] }
ble_pack U1.Sync_rd_pointer_inst.count_RNICQI22_2_LC_3_10_3 { U1.Sync_rd_pointer_inst.count_RNICQI22[2] }
ble_pack U1.Sync_rd_pointer_inst.count_3_LC_3_10_4 { U1.Sync_rd_pointer_inst.count_RNIHM0I2_3_U1.Sync_rd_pointer_inst.count_3_REP_LUT4_0, U1.Sync_rd_pointer_inst.count[3] }
ble_pack U1.Sync_rd_pointer_inst.count_RNI8V4J1_1_LC_3_10_5 { U1.Sync_rd_pointer_inst.count_RNI8V4J1[1] }
ble_pack U1.Sync_rd_pointer_inst.count_RNI9E9E1_2_LC_3_10_6 { U1.Sync_rd_pointer_inst.count_RNI9E9E1[2] }
ble_pack U1.Sync_rd_pointer_inst.count_RNIHM0I2_3_LC_3_10_7 { U1.Sync_rd_pointer_inst.count_RNIHM0I2[3] }
clb_pack LT_3_10 { U1.Sync_rd_pointer_inst.count_RNI55N31_0_LC_3_10_0, U1.Sync_rd_pointer_inst.count_2_LC_3_10_1, U1.Sync_rd_pointer_inst.count_RNI5JRU_1_LC_3_10_2, U1.Sync_rd_pointer_inst.count_RNICQI22_2_LC_3_10_3, U1.Sync_rd_pointer_inst.count_3_LC_3_10_4, U1.Sync_rd_pointer_inst.count_RNI8V4J1_1_LC_3_10_5, U1.Sync_rd_pointer_inst.count_RNI9E9E1_2_LC_3_10_6, U1.Sync_rd_pointer_inst.count_RNIHM0I2_3_LC_3_10_7 }
set_location LT_3_10 3 10
ble_pack U1.Sync_rd_pointer_inst.count_1_LC_3_11_0 { U1.Sync_rd_pointer_inst.count_RNI8V4J1_1_U1.Sync_rd_pointer_inst.count_1_REP_LUT4_0, U1.Sync_rd_pointer_inst.count[1] }
ble_pack U1.Sync_wr_ctrl_inst.full_RNIUQEU_0_LC_3_11_1 { U1.Sync_wr_ctrl_inst.full_RNIUQEU_0 }
ble_pack U1.Sync_wr_pointer_inst.count_0_LC_3_11_2 { U1.Sync_wr_pointer_inst.count_RNO[0], U1.Sync_wr_pointer_inst.count[0] }
ble_pack U1.Sync_wr_pointer_inst.count_RNO_0_3_LC_3_11_3 { U1.Sync_wr_pointer_inst.count_RNO_0[3] }
ble_pack U1.Sync_rd_pointer_inst.count_0_LC_3_11_5 { U1.Sync_rd_pointer_inst.count_RNI55N31_0_U1.Sync_rd_pointer_inst.count_0_REP_LUT4_0, U1.Sync_rd_pointer_inst.count[0] }
ble_pack U1.Sync_wr_pointer_inst.count_1_LC_3_11_6 { U1.Sync_wr_pointer_inst.count_RNO[1], U1.Sync_wr_pointer_inst.count[1] }
clb_pack LT_3_11 { U1.Sync_rd_pointer_inst.count_1_LC_3_11_0, U1.Sync_wr_ctrl_inst.full_RNIUQEU_0_LC_3_11_1, U1.Sync_wr_pointer_inst.count_0_LC_3_11_2, U1.Sync_wr_pointer_inst.count_RNO_0_3_LC_3_11_3, U1.Sync_rd_pointer_inst.count_0_LC_3_11_5, U1.Sync_wr_pointer_inst.count_1_LC_3_11_6 }
set_location LT_3_11 3 11
ble_pack U1.Sync_wr_pointer_inst.count_3_LC_3_12_0 { U1.Sync_wr_pointer_inst.count_RNO[3], U1.Sync_wr_pointer_inst.count[3] }
ble_pack U1.Sync_wr_pointer_inst.count_2_LC_3_12_5 { U1.Sync_wr_pointer_inst.count_RNO[2], U1.Sync_wr_pointer_inst.count[2] }
clb_pack LT_3_12 { U1.Sync_wr_pointer_inst.count_3_LC_3_12_0, U1.Sync_wr_pointer_inst.count_2_LC_3_12_5 }
set_location LT_3_12 3 12
ble_pack CONSTANT_ONE_LUT4_LC_5_9_1 { CONSTANT_ONE_LUT4 }
clb_pack LT_5_9 { CONSTANT_ONE_LUT4_LC_5_9_1 }
set_location LT_5_9 5 9
set_location U1.fifo_mem_inst.mem_mem_0_0 4 9
set_io Dout[5] 8
set_io Din[6] 29
set_io Reset 19
set_io Read_enable 12
set_io Dout[6] 9
set_io Dout[10] 2
set_io Din[5] 28
set_io Full 18
set_io Dout[7] 10
set_io Din[4] 26
set_io Empty 17
set_io Dout[8] 11
set_io Dout[4] 7
set_io Dout[0] 144
set_io Din[7] 31
set_io Din[3] 25
set_io Din[10] 23
set_io Clock 20
set_io Dout[9] 21
set_io Dout[1] 1
set_io Din[2] 24
set_io Write_enable 15
set_io Dout[2] 3
set_io Din[9] 33
set_io Din[1] 22
set_io Dout[3] 4
set_io Din[8] 32
set_io Din[0] 34
