//===--- SYCLOpsTypes.h ---------------------------------------------------===//
//
// MLIR-SYCL is under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//

#ifndef MLIR_SYCL_OPS_TYPES_H_
#define MLIR_SYCL_OPS_TYPES_H_

#include "mlir/Dialect/LLVMIR/LLVMTypes.h"
#include "mlir/Dialect/MemRef/IR/MemRef.h"
#include "mlir/Dialect/SYCL/IR/SYCLOpsDialect.h"
#include "mlir/IR/BuiltinOps.h"
#include "mlir/IR/BuiltinTypes.h"
#include "mlir/IR/Dialect.h"
#include "mlir/IR/DialectImplementation.h"
#include "mlir/IR/OpImplementation.h"
#include "mlir/Interfaces/CastInterfaces.h"
#include "mlir/Interfaces/SideEffectInterfaces.h"
#include "mlir/Support/LLVM.h"
#include "mlir/Support/LogicalResult.h"

namespace mlir {
namespace sycl {
enum class MemoryAccessMode {
  Read = 1024,
  Write,
  ReadWrite,
  DiscardWrite,
  DiscardReadWrite,
  Atomic
};

enum class MemoryTargetMode {
  GlobalBuffer = 2014,
  ConstantBuffer,
  Local,
  Image,
  HostBuffer,
  HostImage,
  ImageArray
};

enum class AccessAddrSpace : int {
  Private = 0,
  Global = 1,
  Constant = 2,
  Local = 3,
  Generic = 4,
  ExtIntelGlobalDevice = 5,
  ExtIntelHost = 6
};

enum class DecoratedAccess : int { No = 0, Yes = 1, Legacy = 2 };

llvm::StringRef
memoryAccessModeAsString(mlir::sycl::MemoryAccessMode MemAccessMode);
LogicalResult parseMemoryAccessMode(AsmParser &Parser,
                                    FailureOr<MemoryAccessMode> &MemAccessMode);
void printMemoryAccessMode(AsmPrinter &Printer, MemoryAccessMode MemAccessMode);

llvm::StringRef
memoryTargetModeAsString(mlir::sycl::MemoryTargetMode MemTargetMode);
LogicalResult parseMemoryTargetMode(AsmParser &Parser,
                                    FailureOr<MemoryTargetMode> &MemTargetMode);
void printMemoryTargetMode(AsmPrinter &Printer, MemoryTargetMode MemTargetMode);

std::string accessAddressSpaceAsString(mlir::sycl::AccessAddrSpace AccAddress);
LogicalResult parseAccessAddrSpace(AsmParser &Parser,
                                   FailureOr<AccessAddrSpace> &AccAddress);
void printAccessAddrSpace(AsmPrinter &Printer, AccessAddrSpace AccAddress);

std::string decoratedAccessAsString(mlir::sycl::DecoratedAccess DecAccess);
LogicalResult parseDecoratedAccess(AsmParser &Parser,
                                   FailureOr<DecoratedAccess> &DecAccess);
void printDecoratedAccess(AsmPrinter &Printer, DecoratedAccess DecAccess);

template <typename Parameter> class SYCLInheritanceTypeTrait {
public:
  template <typename ConcreteType>
  class Trait : public mlir::TypeTrait::TraitBase<ConcreteType, Trait> {};
};

/// Return true if the given \p Ty is a SYCL type.
inline bool isSYCLType(Type Ty) { return isa<SYCLDialect>(Ty.getDialect()); }

llvm::SmallVector<mlir::TypeID> getDerivedTypes(mlir::TypeID TypeID);
} // namespace sycl
} // namespace mlir

#define GET_TYPEDEF_CLASSES
#include "mlir/Dialect/SYCL/IR/SYCLOpsTypes.h.inc"

#endif // MLIR_SYCL_OPS_DIALECT_H_
