$date
	Tue Mar 08 21:29:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 64 ! PC [63:0] $end
$upscope $end
$scope module testbench $end
$var wire 4 " icode [3:0] $end
$upscope $end
$scope module testbench $end
$var wire 4 # ifun [3:0] $end
$upscope $end
$scope module testbench $end
$var wire 4 $ rA [3:0] $end
$upscope $end
$scope module testbench $end
$var wire 4 % rB [3:0] $end
$upscope $end
$scope module testbench $end
$var wire 64 & valC [63:0] $end
$upscope $end
$scope module testbench $end
$var wire 64 ' valP [63:0] $end
$upscope $end
$scope module testbench $end
$var reg 1 ( clock $end
$upscope $end
$scope module testbench $end
$var wire 1 ) instr_valid $end
$upscope $end
$scope module testbench $end
$var wire 1 * imem_error $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
1)
0(
b1100 '
b0 &
b1111 %
b1111 $
b1111 #
b0 "
b100 !
$end
#10
1(
#20
b0 #
b10100 '
0(
b1100 !
#30
1(
#40
b11100 '
0(
b10100 !
#50
1(
#60
b100100 '
0(
b11100 !
#70
1(
#80
b101100 '
0(
b100100 !
#90
