// Seed: 3275737949
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  assign module_1.id_2 = 0;
  input wire id_1;
  logic id_9;
  ;
  logic id_10;
  ;
  wire id_11, id_12;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1
    , id_5,
    input supply0 id_2,
    output wire id_3
);
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5,
      id_5
  );
  timeunit 1ps;
endmodule
