verilog xil_defaultlib --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/c923" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ip/Fast_IP_Clock_SevenSegController_0_0/drivers/SevenSegController_v1_0/src" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/1ddd/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/b2d0/hdl/verilog" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_clk_wiz_0_0/Fast_IP_Clock_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_clk_wiz_0_0/Fast_IP_Clock_clk_wiz_0_0.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_lmb_bram_0/sim/Fast_IP_Clock_lmb_bram_0.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_xlconcat_0_0/sim/Fast_IP_Clock_xlconcat_0_0.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/eed7/hdl/verilog/calc_buf_r_m_axi.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/eed7/hdl/verilog/calc_gmem_m_axi.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/eed7/hdl/verilog/calc_in_parms_s_axi.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/eed7/hdl/verilog/calc_mul_12ns_40sfYi.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/eed7/hdl/verilog/calc_mul_40s_40s_cud.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/eed7/hdl/verilog/calc_mul_40s_41s_dEe.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/eed7/hdl/verilog/calc_mul_41s_40s_bkb.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/eed7/hdl/verilog/calc_sdiv_41ns_13eOg.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/eed7/hdl/verilog/mandel_calc.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/eed7/hdl/verilog/pretest.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/eed7/hdl/verilog/calc.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_calc_0_0/sim/Fast_IP_Clock_calc_0_0.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_SevenSegController_0_0/Fast_IP_Clock_SevenSegController_0_0_sim_netlist.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_xlconstant_0_0/sim/Fast_IP_Clock_xlconstant_0_0.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_xlconstant_0_1/sim/Fast_IP_Clock_xlconstant_0_1.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_xbar_4/sim/Fast_IP_Clock_xbar_4.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/sim/bd_bb61.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_bb61_one_0.v" \

sv xil_defaultlib --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/c923" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ip/Fast_IP_Clock_SevenSegController_0_0/drivers/SevenSegController_v1_0/src" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/1ddd/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/b2d0/hdl/verilog" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_bb61_arsw_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_bb61_rsw_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_bb61_awsw_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_bb61_wsw_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_bb61_bsw_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_bb61_s00mmu_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_bb61_s00tr_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_bb61_s00sic_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_bb61_s00a2s_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_bb61_sarn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_bb61_srn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_bb61_sawn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_bb61_swn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_bb61_sbn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_bb61_s01mmu_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_bb61_s01tr_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_bb61_s01sic_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_bb61_s01a2s_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_bb61_sarn_1.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_bb61_srn_1.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_bb61_sawn_1.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_bb61_swn_1.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_bb61_sbn_1.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_bb61_m00s2a_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_bb61_m00arn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_bb61_m00rn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_bb61_m00awn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_bb61_m00wn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_bb61_m00bn_0.sv" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_bb61_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/c923" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ip/Fast_IP_Clock_SevenSegController_0_0/drivers/SevenSegController_v1_0/src" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/1ddd/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/b2d0/hdl/verilog" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_smartconnect_0_0/sim/Fast_IP_Clock_smartconnect_0_0.v" \
"../../../bd/Fast_IP_Clock/sim/Fast_IP_Clock.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_auto_cc_1/sim/Fast_IP_Clock_auto_cc_1.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_auto_pc_0/sim/Fast_IP_Clock_auto_pc_0.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_auto_cc_0_2/sim/Fast_IP_Clock_auto_cc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
