#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000274c3932c10 .scope module, "cpu_tb" "cpu_tb" 2 6;
 .timescale 0 0;
v00000274c39b0030_0 .var "CLK", 0 0;
v00000274c39b07b0_0 .var "INSTRUCTION", 31 0;
v00000274c39af950_0 .net "PC", 31 0, v00000274c39b0850_0;  1 drivers
v00000274c39b0350_0 .var "RESET", 0 0;
v00000274c39afbd0 .array "instr_mem", 0 1023, 7 0;
E_00000274c39303d0 .event anyedge, v00000274c39b0850_0;
S_00000274c393cdf0 .scope module, "mycpu" "cpu" 2 12, 3 5 0, S_00000274c3932c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v00000274c39b05d0_0 .var "ALUIN2", 7 0;
v00000274c39af6d0_0 .var "ALUOP", 2 0;
v00000274c39af770_0 .net "ALURESULT", 7 0, v00000274c392e580_0;  1 drivers
v00000274c39afdb0_0 .net "CLK", 0 0, v00000274c39b0030_0;  1 drivers
v00000274c39b0710_0 .var "IMMEDIATE", 7 0;
v00000274c39b02b0_0 .net "INSTRUCTION", 31 0, v00000274c39b07b0_0;  1 drivers
v00000274c39af090_0 .var "OPCODE", 7 0;
v00000274c39b0850_0 .var "PC", 31 0;
v00000274c39afc70_0 .var "READREG1", 2 0;
v00000274c39af630_0 .var "READREG2", 2 0;
v00000274c39af1d0_0 .net "REGOUT1", 7 0, v00000274c39b0170_0;  1 drivers
v00000274c39af810_0 .net "REGOUT2", 7 0, v00000274c39af4f0_0;  1 drivers
v00000274c39af8b0_0 .net "RESET", 0 0, v00000274c39b0350_0;  1 drivers
v00000274c39b0ad0_0 .var "WRITEENABLE", 0 0;
v00000274c39afe50_0 .var "WRITEREG", 2 0;
E_00000274c3930550 .event anyedge, v00000274c39b02b0_0;
S_00000274c393cf80 .scope module, "ALU" "alu" 3 20, 4 7 0, S_00000274c393cdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 3 "SELECT";
    .port_info 3 /OUTPUT 8 "RESULT";
v00000274c392de00_0 .net "DATA1", 7 0, v00000274c39b0170_0;  alias, 1 drivers
v00000274c392dd60_0 .net "DATA2", 7 0, v00000274c39b05d0_0;  1 drivers
v00000274c392e580_0 .var "RESULT", 7 0;
v00000274c392e800_0 .net "SELECT", 2 0, v00000274c39af6d0_0;  1 drivers
v00000274c392e940_0 .net "addOut", 7 0, v00000274c392dcc0_0;  1 drivers
v00000274c392e620_0 .net "andOut", 7 0, v00000274c392e9e0_0;  1 drivers
v00000274c392df40_0 .net "fOut", 7 0, v00000274c392e080_0;  1 drivers
v00000274c392dfe0_0 .net "orOut", 7 0, v00000274c392eb20_0;  1 drivers
E_00000274c39316d0/0 .event anyedge, v00000274c392eb20_0, v00000274c392e9e0_0, v00000274c392dcc0_0, v00000274c392e080_0;
E_00000274c39316d0/1 .event anyedge, v00000274c392e800_0;
E_00000274c39316d0 .event/or E_00000274c39316d0/0, E_00000274c39316d0/1;
S_00000274c39392d0 .scope module, "add_1" "add_1" 4 17, 4 34 0, S_00000274c393cf80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "addOut";
v00000274c392e760_0 .net "DATA1", 7 0, v00000274c39b0170_0;  alias, 1 drivers
v00000274c392dc20_0 .net "DATA2", 7 0, v00000274c39b05d0_0;  alias, 1 drivers
v00000274c392dcc0_0 .var "addOut", 7 0;
E_00000274c3931090 .event anyedge, v00000274c392dc20_0, v00000274c392e760_0;
S_00000274c3939460 .scope module, "and_1" "and_1" 4 15, 4 44 0, S_00000274c393cf80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "andOut";
v00000274c392e6c0_0 .net "DATA1", 7 0, v00000274c39b0170_0;  alias, 1 drivers
v00000274c392dea0_0 .net "DATA2", 7 0, v00000274c39b05d0_0;  alias, 1 drivers
v00000274c392e9e0_0 .var "andOut", 7 0;
S_00000274c394fb90 .scope module, "forward_1" "forward_1" 4 16, 4 64 0, S_00000274c393cf80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "fOut";
v00000274c392e8a0_0 .net "DATA1", 7 0, v00000274c39b0170_0;  alias, 1 drivers
v00000274c392e4e0_0 .net "DATA2", 7 0, v00000274c39b05d0_0;  alias, 1 drivers
v00000274c392e080_0 .var "fOut", 7 0;
S_00000274c394fd20 .scope module, "or_1" "or_1" 4 18, 4 54 0, S_00000274c393cf80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "orOut";
v00000274c392e440_0 .net "DATA1", 7 0, v00000274c39b0170_0;  alias, 1 drivers
v00000274c392e120_0 .net "DATA2", 7 0, v00000274c39b05d0_0;  alias, 1 drivers
v00000274c392eb20_0 .var "orOut", 7 0;
S_00000274c39420b0 .scope module, "REGITSERS" "reg_file" 3 19, 5 1 0, S_00000274c393cdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
v00000274c392e300_0 .net "CLK", 0 0, v00000274c39b0030_0;  alias, 1 drivers
v00000274c392e260_0 .net "IN", 7 0, v00000274c392e580_0;  alias, 1 drivers
v00000274c39aff90_0 .net "INADDRESS", 2 0, v00000274c39afe50_0;  1 drivers
v00000274c39b0170_0 .var "OUT1", 7 0;
v00000274c39b0490_0 .net "OUT1ADDRESS", 2 0, v00000274c39afc70_0;  1 drivers
v00000274c39af4f0_0 .var "OUT2", 7 0;
v00000274c39b0c10_0 .net "OUT2ADDRESS", 2 0, v00000274c39af630_0;  1 drivers
v00000274c39b0210_0 .net "RESET", 0 0, v00000274c39b0350_0;  alias, 1 drivers
v00000274c39b0670_0 .net "WRITE", 0 0, v00000274c39b0ad0_0;  1 drivers
v00000274c39b0530_0 .var/i "i", 31 0;
v00000274c39af590 .array "registers", 0 7, 7 0;
E_00000274c3930e10 .event posedge, v00000274c392e300_0;
E_00000274c39318d0 .event anyedge, v00000274c39b0c10_0, v00000274c39b0490_0;
    .scope S_00000274c39420b0;
T_0 ;
    %wait E_00000274c39318d0;
    %delay 2, 0;
    %load/vec4 v00000274c39b0490_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000274c39af590, 4;
    %store/vec4 v00000274c39b0170_0, 0, 8;
    %delay 2, 0;
    %load/vec4 v00000274c39b0c10_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000274c39af590, 4;
    %store/vec4 v00000274c39af4f0_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000274c39420b0;
T_1 ;
    %wait E_00000274c3930e10;
    %load/vec4 v00000274c39b0210_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000274c39b0530_0, 0, 32;
T_1.2 ;
    %load/vec4 v00000274c39b0530_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000274c39b0530_0;
    %store/vec4a v00000274c39af590, 4, 0;
    %load/vec4 v00000274c39b0530_0;
    %addi 1, 0, 32;
    %store/vec4 v00000274c39b0530_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
T_1.0 ;
    %load/vec4 v00000274c39b0670_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %delay 1, 0;
    %load/vec4 v00000274c392e260_0;
    %load/vec4 v00000274c39aff90_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000274c39af590, 4, 0;
T_1.4 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000274c3939460;
T_2 ;
    %wait E_00000274c3931090;
    %delay 1, 0;
    %load/vec4 v00000274c392e6c0_0;
    %load/vec4 v00000274c392dea0_0;
    %and;
    %store/vec4 v00000274c392e9e0_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000274c394fb90;
T_3 ;
    %wait E_00000274c3931090;
    %delay 2, 0;
    %load/vec4 v00000274c392e4e0_0;
    %store/vec4 v00000274c392e080_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000274c39392d0;
T_4 ;
    %wait E_00000274c3931090;
    %delay 2, 0;
    %load/vec4 v00000274c392e760_0;
    %load/vec4 v00000274c392dc20_0;
    %add;
    %store/vec4 v00000274c392dcc0_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000274c394fd20;
T_5 ;
    %wait E_00000274c3931090;
    %delay 1, 0;
    %load/vec4 v00000274c392e440_0;
    %load/vec4 v00000274c392e120_0;
    %or;
    %store/vec4 v00000274c392eb20_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000274c393cf80;
T_6 ;
    %wait E_00000274c39316d0;
    %load/vec4 v00000274c392e800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v00000274c392df40_0;
    %store/vec4 v00000274c392e580_0, 0, 8;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v00000274c392e940_0;
    %store/vec4 v00000274c392e580_0, 0, 8;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v00000274c392e620_0;
    %store/vec4 v00000274c392e580_0, 0, 8;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v00000274c392dfe0_0;
    %store/vec4 v00000274c392e580_0, 0, 8;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000274c393cdf0;
T_7 ;
    %wait E_00000274c3930e10;
    %delay 1, 0;
    %load/vec4 v00000274c39b0850_0;
    %addi 4, 0, 32;
    %store/vec4 v00000274c39b0850_0, 0, 32;
    %jmp T_7;
    .thread T_7;
    .scope S_00000274c393cdf0;
T_8 ;
    %wait E_00000274c3930e10;
    %load/vec4 v00000274c39af8b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000274c39b0850_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000274c393cdf0;
T_9 ;
    %wait E_00000274c3930550;
    %delay 1, 0;
    %load/vec4 v00000274c39b02b0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v00000274c39af090_0, 0, 8;
    %load/vec4 v00000274c39b02b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000274c39b0710_0, 0, 8;
    %load/vec4 v00000274c39b02b0_0;
    %parti/s 3, 8, 5;
    %store/vec4 v00000274c39afc70_0, 0, 3;
    %load/vec4 v00000274c39b02b0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v00000274c39af630_0, 0, 3;
    %load/vec4 v00000274c39b02b0_0;
    %parti/s 3, 16, 6;
    %store/vec4 v00000274c39afe50_0, 0, 3;
    %load/vec4 v00000274c39af090_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000274c39af6d0_0, 0, 3;
    %load/vec4 v00000274c39b0710_0;
    %store/vec4 v00000274c39b05d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000274c39b0ad0_0, 0, 1;
T_9.0 ;
    %load/vec4 v00000274c39af090_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000274c39af6d0_0, 0, 3;
    %load/vec4 v00000274c39af810_0;
    %store/vec4 v00000274c39b05d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000274c39b0ad0_0, 0, 1;
T_9.2 ;
    %load/vec4 v00000274c39af090_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000274c39af6d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000274c39b0ad0_0, 0, 1;
    %load/vec4 v00000274c39af810_0;
    %store/vec4 v00000274c39b05d0_0, 0, 8;
T_9.4 ;
    %load/vec4 v00000274c39af090_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000274c39af6d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000274c39b0ad0_0, 0, 1;
    %load/vec4 v00000274c39af810_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v00000274c39b05d0_0, 0, 8;
T_9.6 ;
    %load/vec4 v00000274c39af090_0;
    %cmpi/e 4, 0, 8;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000274c39af6d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000274c39b0ad0_0, 0, 1;
    %load/vec4 v00000274c39af810_0;
    %store/vec4 v00000274c39b05d0_0, 0, 8;
T_9.8 ;
    %load/vec4 v00000274c39af090_0;
    %cmpi/e 4, 0, 8;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000274c39af6d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000274c39b0ad0_0, 0, 1;
    %load/vec4 v00000274c39af810_0;
    %store/vec4 v00000274c39b05d0_0, 0, 8;
T_9.10 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000274c3932c10;
T_10 ;
    %wait E_00000274c39303d0;
    %delay 2, 0;
    %pushi/vec4 262149, 0, 32;
    %store/vec4 v00000274c39b07b0_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000274c3932c10;
T_11 ;
    %pushi/vec4 262149, 0, 32;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274c39afbd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274c39afbd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274c39afbd0, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274c39afbd0, 4, 0;
    %pushi/vec4 131081, 0, 32;
    %split/vec4 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274c39afbd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274c39afbd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274c39afbd0, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274c39afbd0, 4, 0;
    %pushi/vec4 33948674, 0, 32;
    %split/vec4 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274c39afbd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274c39afbd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274c39afbd0, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274c39afbd0, 4, 0;
    %end;
    .thread T_11;
    .scope S_00000274c3932c10;
T_12 ;
    %vpi_call 2 54 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 55 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000274c3932c10 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274c39b0030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274c39b0350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000274c39b0350_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274c39b0350_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 67 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_00000274c3932c10;
T_13 ;
    %delay 4, 0;
    %load/vec4 v00000274c39b0030_0;
    %inv;
    %store/vec4 v00000274c39b0030_0, 0, 1;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb.v";
    "./pc.v";
    "./alu.v";
    "./regfile.v";
