/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "mediatek,MT6833";
	interrupt-parent = <0x1>;
	model = "MT6833";

	2x1_sub_common@1502f000 {
		clock-names = "scp-isp";
		clocks = <0x2e 0x6>;
		compatible = "mediatek,2x1_sub_common", "mediatek,smi_common";
		mediatek,smi-id = <0x1c>;
		reg = <0x0 0x1502f000 0x0 0x1000>;
	};

	__symbols__ {
		accdet = "/accdet";
		adc = "/mt6360_pmu_dts/adc";
		afe = "/mt6833-afe-pcm@11210000";
		apdma = "/dma-controller@10217a80";
		apmixed = "/apmixed@1000c000";
		apuart0 = "/serial@11002000";
		apuart1 = "/serial@11003000";
		aud_clk_mosi_off = "/pinctrl/aud_clk_mosi_off";
		aud_clk_mosi_on = "/pinctrl/aud_clk_mosi_on";
		aud_dat_miso0_off = "/pinctrl/aud_dat_miso0_off";
		aud_dat_miso0_on = "/pinctrl/aud_dat_miso0_on";
		aud_dat_miso1_off = "/pinctrl/aud_dat_miso1_off";
		aud_dat_miso1_on = "/pinctrl/aud_dat_miso1_on";
		aud_dat_mosi_off = "/pinctrl/aud_dat_mosi_off";
		aud_dat_mosi_on = "/pinctrl/aud_dat_mosi_on";
		aud_gpio_i2s0_off = "/pinctrl/aud_gpio_i2s0_off";
		aud_gpio_i2s0_on = "/pinctrl/aud_gpio_i2s0_on";
		aud_gpio_i2s1_off = "/pinctrl/aud_gpio_i2s1_off";
		aud_gpio_i2s1_on = "/pinctrl/aud_gpio_i2s1_on";
		aud_gpio_i2s2_off = "/pinctrl/aud_gpio_i2s2_off";
		aud_gpio_i2s2_on = "/pinctrl/aud_gpio_i2s2_on";
		aud_gpio_i2s3_off = "/pinctrl/aud_gpio_i2s3_off";
		aud_gpio_i2s3_on = "/pinctrl/aud_gpio_i2s3_on";
		aud_gpio_i2s5_off = "/pinctrl/aud_gpio_i2s5_off";
		aud_gpio_i2s5_on = "/pinctrl/aud_gpio_i2s5_on";
		aud_nle_mosi_off = "/pinctrl/aud_nle_mosi_off";
		aud_nle_mosi_on = "/pinctrl/aud_nle_mosi_on";
		audiosys_clk = "/audiosys_clk@11210000";
		auxadc = "/auxadc@11001000";
		bat_gm30 = "/battery";
		blk_thermal = "/blk_thermal";
		board_id = "/board_id";
		boot_dramboost = "/boot_dramboost";
		bt = "/bt@00000000";
		btcvsd_snd = "/mtk-btcvsd-snd@18050000";
		bus26m = "/mtk_lpm/resource-ctrl-list/bus26m";
		camera_af_hw_node = "/camera_af_hw_node";
		camsys = "/camsys@1a000000";
		camsys_a = "/camsys_a@1a04f000";
		camsys_b = "/camsys_b@1a06f000";
		camsys_c = "/camsys_c@1a08f000";
		camsys_main = "/camsys_main@1a000000";
		camsys_rawa = "/camsys_rawa@1a04f000";
		camsys_rawb = "/camsys_rawb@1a06f000";
		charger = "/charger";
		chosen = "/chosen";
		clk13m = "/clocks/clk13m";
		clk26m = "/clocks/clk26m";
		clk32k = "/clocks/clk32k";
		clk_null = "/clocks/clk_null";
		clkitg = "/clkitg";
		clusteroff_b = "/cpus/idle-states/clusteroff_b";
		clusteroff_l = "/cpus/idle-states/clusteroff_l";
		consys = "/consys@18002000";
		cpu0 = "/cpus/cpu@000";
		cpu1 = "/cpus/cpu@001";
		cpu2 = "/cpus/cpu@002";
		cpu3 = "/cpus/cpu@003";
		cpu4 = "/cpus/cpu@004";
		cpu5 = "/cpus/cpu@005";
		cpu6 = "/cpus/cpu@100";
		cpu7 = "/cpus/cpu@101";
		cpumssv = "/cpumssv";
		cpuoff_b = "/cpus/idle-states/cpuoff_b";
		cpuoff_l = "/cpus/idle-states/cpuoff_l";
		cpupm_sysram = "/mtk_lpm/cpupm-sysram@0011b000";
		dcm = "/dcm@10001000";
		dfd = "/dfd@0c600000";
		dfd_cache = "/dfd_cache";
		disp_aal0 = "/disp_aal0@1400c000";
		disp_ccorr0 = "/disp_ccorr0@1400b000";
		disp_color0 = "/disp_color0@14009000";
		disp_dither0 = "/disp_dither0@1400f000";
		disp_gamma0 = "/disp_gamma0@1400d000";
		disp_mutex0 = "/disp_mutex@14001000";
		disp_ovl0 = "/disp_ovl0@14005000";
		disp_ovl0_2l = "/disp_ovl0_2l@14006000";
		disp_postmask0 = "/disp_postmask0@1400e000";
		disp_pwm = "/disp_pwm0@1100e000";
		disp_rdma0 = "/disp_rdma0@14007000";
		disp_rsz0 = "/disp_rsz0@14008000";
		disp_wdma0 = "/disp_wdma0@14014000";
		dispsys_config = "/dispsys_config@14000000";
		doe_dvfs_cl0 = "/cpus/cpu-map/cluster0/doe";
		doe_dvfs_cl1 = "/cpus/cpu-map/cluster1/doe";
		dpmaif = "/dpmaif@10014000";
		dram_s0 = "/mtk_lpm/resource-ctrl-list/dram_s0";
		dram_s1 = "/mtk_lpm/resource-ctrl-list/dram_s1";
		dsi0 = "/dsi@14013000";
		dsi_te = "/dsi_te";
		dvfsp = "/dvfsp@0011bc00";
		dvfsrc = "/dvfsrc@10012000";
		edge_keypad = "/mtk_lpm/irq-remain-list/edge_keypad";
		edge_mdwdt = "/mtk_lpm/irq-remain-list/edge_mdwdt";
		eem_fsm = "/eem_fsm@11278000";
		eemgpu_fsm = "/eemgpu_fsm@1100b000";
		eint = "/apirq@1000b000";
		emicen = "/emicen@10219000";
		emichn = "/emichn@10235000";
		flashlight_core = "/flashlight_core";
		flashlights_mt6360 = "/flashlights_mt6360";
		gce_mbox = "/gce_mbox@10228000";
		gce_mbox_sec = "/gce_mbox_sec@10228000";
		gic = "/interrupt-controller";
		goodix_fp = "/fingerprint";
		gpio = "/gpio@10005000";
		gpio_usage_mapping = "/gpio_usage_mapping";
		gps = "/gps@18c00000";
		hwrng = "/hwrng";
		i2c0 = "/i2c0@11e00000";
		i2c1 = "/i2c1@11d20000";
		i2c10 = "/i2c10@11015000";
		i2c11 = "/i2c11@11017000";
		i2c2 = "/i2c2@11d21000";
		i2c3 = "/i2c3@11cb0000";
		i2c4 = "/i2c4@11d22000";
		i2c5 = "/i2c5@11e01000";
		i2c6 = "/i2c6@11f00000";
		i2c7 = "/i2c7@11e02000";
		i2c8 = "/i2c8@11d00000";
		i2c9 = "/i2c9@11d01000";
		i2c_common = "/i2c_common";
		imgsys1 = "/imgsys1@15020000";
		imgsys2 = "/imgsys2@15820000";
		imgsys2_config = "/imgsys2_config@15820000";
		imgsys_config = "/imgsys_config@15020000";
		imp_iic_wrap_c = "/imp_iic_wrap_c@11007000";
		imp_iic_wrap_e = "/imp_iic_wrap_e@11cb1000";
		imp_iic_wrap_n = "/imp_iic_wrap_n@11f01000";
		imp_iic_wrap_s = "/imp_iic_wrap_s@11d02000";
		imp_iic_wrap_w = "/imp_iic_wrap_w@11e03000";
		imp_iic_wrap_ws = "/imp_iic_wrap_ws@11d23000";
		infra = "/mtk_lpm/resource-ctrl-list/infra";
		infracfg_ao = "/infracfg_ao@10001000";
		iocfg_bl = "/iocfg_bl@11e60000";
		iocfg_bm = "/iocfg_bm@11d10000";
		iocfg_br = "/iocfg_br@11d40000";
		iocfg_lm = "/iocfg_lm@11e20000";
		iocfg_rb = "/iocfg_rb@11c30000";
		iocfg_rt = "/iocfg_rt@11ea0000";
		iommu0 = "/m4u@14016000";
		iommu0_bank1 = "/m4u@14017000";
		iommu0_bank2 = "/m4u@14018000";
		iommu0_bank3 = "/m4u@14019000";
		iommu0_sec = "/m4u@1401a000";
		ion = "/iommu";
		ipesys = "/ipesys@1b000000";
		irq_nfc = "/i2c7@11e02000/irq_nfc";
		irtx_pwm = "/irtx_pwm";
		kd_camera_hw1 = "/kd_camera_hw1@1a004000";
		keypad = "/kp@10010000";
		level_i2c0 = "/mtk_lpm/irq-remain-list/level_i2c0";
		level_mali0 = "/mtk_lpm/irq-remain-list/level_mali0";
		level_mali1 = "/mtk_lpm/irq-remain-list/level_mali1";
		level_mali2 = "/mtk_lpm/irq-remain-list/level_mali2";
		level_mali3 = "/mtk_lpm/irq-remain-list/level_mali3";
		level_mali4 = "/mtk_lpm/irq-remain-list/level_mali4";
		lk_charger = "/lk_charger";
		lpm_sysram = "/mtk_lpm/lpm_sysram@0011b500";
		main_pmic = "/pwrap@10026000/mt6359-pmic";
		mali = "/mali@13000000";
		mcucfg = "/mcucfg@0c530000";
		mcucfg1 = "/mcucfg1@0c530000";
		mcupm = "/mcupm@0c540000";
		mcusysoff = "/cpus/idle-states/mcusysoff";
		md1_sim1_hot_plug_eint = "/md1_sim1_hot_plug_eint";
		md1_sim2_hot_plug_eint = "/md1_sim2_hot_plug_eint";
		md_auxadc = "/md_auxadc";
		mddriver = "/mddriver";
		mdp_aal0 = "/mdp_aal0@1f005000";
		mdp_hdr0 = "/mdp_hdr0@1f007000";
		mdp_mutex = "/mdp_mutex@1f001000";
		mdp_rdma0 = "/mdp_rdma0@1f003000";
		mdp_rsz0 = "/mdp_rsz@1f008000";
		mdp_rsz1 = "/mdp_rsz1@1f009000";
		mdp_tdshp0 = "/mdp_tdshp0@1f00c000";
		mdp_wrot0 = "/mdp_wrot0@1f00a000";
		mdp_wrot1 = "/mdp_wrot1@1f00b000";
		mdpsys_clk = "/syscon@1f000000";
		mdpsys_config = "/mdpsys_config@1f000000";
		memory_ssmr_features = "/memory-ssmr-features";
		mfgcfg = "/mfgcfg@13fbf000";
		mipi_tx_config0 = "/mipi_tx_config@11e50000";
		mmsys_config = "/mmsys_config@14000000";
		mrdump_ext_rst = "/mrdump_ext_rst";
		msdc0 = "/msdc@11230000";
		msdc0_pins_default = "/pinctrl/msdc0@default";
		msdc0_pins_hs200 = "/pinctrl/msdc0@hs200";
		msdc0_pins_hs400 = "/pinctrl/msdc0@hs400";
		msdc0_register_setting_default = "/pinctrl/msdc0@register_default";
		msdc1 = "/msdc@11240000";
		msdc1_pins_ddr50 = "/pinctrl/msdc1@ddr50";
		msdc1_pins_default = "/pinctrl/msdc1@default";
		msdc1_pins_hs200 = "/pinctrl/msdc1@hs200";
		msdc1_pins_sdr104 = "/pinctrl/msdc1@sdr104";
		msdc1_pins_sdr50 = "/pinctrl/msdc1@sdr50";
		msdc1_register_setting_default = "/pinctrl/msdc1@register_default";
		mt6315_3 = "/spmi@10027000/mt6315@3";
		mt6315_3_regulator = "/spmi@10027000/mt6315@3/mt6315_3_regulator";
		mt6315_3_vbuck1 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck1";
		mt6315_3_vbuck3 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck3";
		mt6315_3_vbuck4 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck4";
		mt6359_misc = "/pwrap@10026000/mt6359-pmic/mt6359_misc";
		mt6359_rtc = "/pwrap@10026000/mt6359-pmic/mt6359_rtc";
		mt6359_snd = "/mt6359_snd";
		mt6359regulator = "/pwrap@10026000/mt6359-pmic/mt6359regulator";
		mt635x_ot_debug = "/pwrap@10026000/mt6359-pmic/mt635x-ot-debug";
		mt6360_ldo = "/mt6360_ldo_dts";
		mt6360_pmic = "/mt6360_pmic_dts";
		mt6360_pmu = "/mt6360_pmu_dts";
		mt6360_typec = "/type_c_port0";
		mt_charger = "/mt_charger";
		mt_cpufreq = "/mt_cpufreq";
		mt_pmic_va09_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_va09";
		mt_pmic_va12_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_va12";
		mt_pmic_vaud18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vaud18";
		mt_pmic_vaux18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vaux18";
		mt_pmic_vbbck_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vbbck";
		mt_pmic_vbif28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vbif28";
		mt_pmic_vcamio_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcamio";
		mt_pmic_vcn13_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn13";
		mt_pmic_vcn18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn18";
		mt_pmic_vcn33_1_bt_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_1_bt";
		mt_pmic_vcn33_1_wifi_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_1_wifi";
		mt_pmic_vcn33_2_bt_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_2_bt";
		mt_pmic_vcn33_2_wifi_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_2_wifi";
		mt_pmic_vcore_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vcore";
		mt_pmic_vefuse_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vefuse";
		mt_pmic_vemc_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vemc";
		mt_pmic_vfe28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vfe28";
		mt_pmic_vfp_ldo_reg = "/mt6360_ldo_dts/ldo1";
		mt_pmic_vgpu11_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vgpu11";
		mt_pmic_vibr_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vibr";
		mt_pmic_vio18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vio18";
		mt_pmic_vio28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vio28";
		mt_pmic_vm18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vm18";
		mt_pmic_vmc_ldo_reg = "/mt6360_ldo_dts/ldo3";
		mt_pmic_vmch_ldo_reg = "/mt6360_ldo_dts/ldo5";
		mt_pmic_vmodem_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vmodem";
		mt_pmic_vpa_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vpa";
		mt_pmic_vproc1_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vproc1";
		mt_pmic_vproc2_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vproc2";
		mt_pmic_vpu_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vpu";
		mt_pmic_vrf12_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrf12";
		mt_pmic_vrf18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrf18";
		mt_pmic_vrfck_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrfck";
		mt_pmic_vs1_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vs1";
		mt_pmic_vs2_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vs2";
		mt_pmic_vsim1_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsim1";
		mt_pmic_vsim2_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsim2";
		mt_pmic_vsram_md_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_md";
		mt_pmic_vsram_others_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_others";
		mt_pmic_vsram_proc1_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_proc1";
		mt_pmic_vsram_proc2_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_proc2";
		mt_pmic_vtp_ldo_reg = "/mt6360_ldo_dts/ldo2";
		mt_pmic_vufs_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vufs";
		mt_pmic_vusb_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vusb";
		mt_pmic_vxo22_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vxo22";
		mtk_composite_v4l2_2 = "/mtk_composite_v4l2_2";
		mtk_lpm = "/mtk_lpm";
		mtkfb = "/mtkfb@0";
		nfc = "/i2c7@11e02000/nfc";
		odm = "/odm";
		pd_adapter = "/pd_adapter";
		pericfg = "/pericfg@10003000";
		pio = "/pinctrl";
		pmic = "/pwrap@10026000/mt6359-pmic/mt-pmic";
		pmic_auxadc = "/pwrap@10026000/mt6359-pmic/mt635x-auxadc";
		pmic_clock_buffer_ctrl = "/pmic_clock_buffer_ctrl";
		pmic_oc_debug = "/pwrap@10026000/mt6359-pmic/pmic-oc-debug";
		ptp3 = "/ptp3";
		pwrap = "/pwrap@10026000";
		pwraph = "/pwraphal@10026000";
		radio_md_cfg = "/radio_md_cfg";
		rc_bus26m = "/mtk_lpm/constraint-list/rc_bus26m";
		rc_dram = "/mtk_lpm/constraint-list/rc_dram";
		rc_syspll = "/mtk_lpm/constraint-list/rc_syspll";
		reserved_memory = "/reserved-memory";
		s2idle = "/cpus/idle-states/s2idle";
		scp_infra = "/scp_infra@10001000";
		scpsys = "/scpsys@10001000";
		slbc = "/slbc";
		sleep = "/sleep@10006000";
		smi_larb0 = "/smi_larb0@14003000";
		smi_larb1 = "/smi_larb1@14004000";
		smi_larb11 = "/smi_larb11@1582e000";
		smi_larb13 = "/smi_larb13@1a001000";
		smi_larb14 = "/smi_larb14@1a002000";
		smi_larb16 = "/smi_larb16@1a00f000";
		smi_larb17 = "/smi_larb17@1a010000";
		smi_larb18 = "/smi_larb18@1a011000";
		smi_larb19 = "/smi_larb19@1b10f000";
		smi_larb2 = "/smi_larb2@1f002000";
		smi_larb20 = "/smi_larb20@1b00f000";
		smi_larb4 = "/smi_larb4@1602e000";
		smi_larb7 = "/smi_larb7@17010000";
		smi_larb9 = "/smi_larb9@1502e000";
		snd_scp_ultra = "/snd_scp_ultra";
		sound = "/sound";
		spi0 = "/spi0@1100a000";
		spi1 = "/spi1@11010000";
		spi2 = "/spi2@11012000";
		spi3 = "/spi3@11013000";
		spi4 = "/spi4@11018000";
		spi5 = "/spi5@11019000";
		spi6 = "/spi6@1101d000";
		spi7 = "/spi7@1101e000";
		spmi_bus = "/spmi@10027000";
		spmtwam = "/spmtwam@10006000";
		subpmic_pmu_eint = "/subpmic_pmu_eint";
		swtp = "/swtp";
		syspll = "/mtk_lpm/resource-ctrl-list/syspll";
		tboard_thermistor1 = "/thermal-sensor1";
		tboard_thermistor2 = "/thermal-sensor2";
		tboard_thermistor3 = "/thermal-sensor3";
		tcpc_pd = "/tcpc_pd";
		timer = "/timer";
		topckgen = "/topckgen@10000000";
		toprgu = "/toprgu@10007000";
		touch = "/touch";
		uart_clk = "/dummy26m";
		udi = "/udi@10005000";
		ufshci = "/ufshci@11270000";
		upower = "/upower";
		vcu = "/vcu@16000000";
		vdec_gcon = "/vdec_gcon@1602f000";
		vdec_gcon_clk = "/vdec_gcon@16010000";
		venc_gcon = "/venc_gcon@17000000";
		vow_clk_miso_off = "/pinctrl/vow_clk_miso_off";
		vow_clk_miso_on = "/pinctrl/vow_clk_miso_on";
		vow_dat_miso_off = "/pinctrl/vow_dat_miso_off";
		vow_dat_miso_on = "/pinctrl/vow_dat_miso_on";
		wifi = "/wifi@18000000";
		wifi_mem = "/reserved-memory/wifi-reserve-memory";
	};

	accdet {
		compatible = "mediatek,pmic-accdet";
		phandle = <0xf2>;
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0x0 0x10016000 0x0 0x1000>;
	};

	aliases {
		ccorr0 = "/disp_ccorr0@1400b000";
		dsi0 = "/dsi@14013000";
		ovl0 = "/disp_ovl0@14005000";
		ovl3 = "/disp_ovl0_2l@14006000";
		rdma0 = "/disp_rdma0@14007000";
	};

	amms_control {
		compatible = "mediatek,amms";
		interrupts = <0x0 0x127 0x1>;
	};

	ap_ccif0@10209000 {
		compatible = "mediatek,ap_ccif0";
		interrupts = <0x0 0xc2 0x4>;
		reg = <0x0 0x10209000 0x0 0x1000>;
	};

	ap_ccif1@1020b000 {
		compatible = "mediatek,ap_ccif1";
		interrupts = <0x0 0xc4 0x4>;
		reg = <0x0 0x1020b000 0x0 0x1000>;
	};

	ap_ccif2@1023c000 {
		compatible = "mediatek,ap_ccif2";
		interrupts = <0x0 0xc6 0x4>;
		reg = <0x0 0x1023c000 0x0 0x1000>;
	};

	ap_ccif3@1023e000 {
		compatible = "mediatek,ap_ccif3";
		interrupts = <0x0 0xc7 0x4>;
		reg = <0x0 0x1023e000 0x0 0x1000>;
	};

	ap_ccif4@1024c000 {
		compatible = "mediatek,ap_ccif4";
		reg = <0x0 0x1024c000 0x0 0x1000>;
	};

	ap_ccif5@1025c000 {
		compatible = "mediatek,ap_ccif5";
		reg = <0x0 0x1025c000 0x0 0x1000>;
	};

	apcldmain@1021f000 {
		compatible = "mediatek,apcldmain";
		reg = <0x0 0x1021f000 0x0 0x1000>;
	};

	apcldmain_ao@10014000 {
		compatible = "mediatek,apcldmain_ao";
		reg = <0x0 0x10014000 0x0 0x400>;
	};

	apcldmamisc@1021b800 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x0 0x1021b800 0x0 0x400>;
	};

	apcldmamisc@1021bc00 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x0 0x1021bc00 0x0 0x400>;
	};

	apcldmamisc_ao@10014800 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x0 0x10014800 0x0 0x400>;
	};

	apcldmamisc_ao@10014c00 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x0 0x10014c00 0x0 0x400>;
	};

	apcldmaout@1021b400 {
		compatible = "mediatek,apcldmaout";
		reg = <0x0 0x1021b400 0x0 0x400>;
	};

	apcldmaout_ao@10014400 {
		compatible = "mediatek,apcldmaout_ao";
		reg = <0x0 0x10014400 0x0 0x400>;
	};

	apdma@10217000 {
		compatible = "mediatek,apdma";
		reg = <0x0 0x10217000 0x0 0x1000>;
	};

	apirq@1000b000 {
		compatible = "mediatek,apirq";
		interrupts = <0x0 0xd4 0x4>;
		phandle = <0x36>;
		reg = <0x0 0x1000b000 0x0 0x1000>;
	};

	apmixed@1000c000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6833-apmixedsys", "syscon";
		phandle = <0x45>;
		reg = <0x0 0x1000c000 0x0 0xe00>;
	};

	apxgpt@10008000 {
		compatible = "mediatek,apxgpt";
		interrupts = <0x0 0xd3 0x4>;
		reg = <0x0 0x10008000 0x0 0x1000>;
	};

	atf_logger {
		compatible = "mediatek,atf_logger";
	};

	audio_sram@11212000 {
		block_size = <0x1000>;
		compatible = "mediatek,audio_sram";
		mode_size = <0x9c00 0xd000>;
		prefer_mode = <0x0>;
		reg = <0x0 0x11212000 0x0 0xd000>;
	};

	audiosys_clk@11210000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,audio", "mediatek,mt6833-audio", "syscon";
		phandle = <0x48>;
		pwr-regmap = <0x47>;
		reg = <0x0 0x11210000 0x0 0x2000>;
	};

	auxadc@11001000 {
		#io-channel-cells = <0x1>;
		clock-names = "main";
		clocks = <0x2b 0x21>;
		compatible = "mediatek,mt6768-auxadc";
		interrupts = <0x0 0x40 0x1>;
		mediatek,cali-efuse-index = <0x71>;
		mediatek,cali-en-bit = <0x14>;
		mediatek,cali-ge-bit = <0xa>;
		mediatek,cali-oe-bit = <0x0>;
		phandle = <0x2a>;
		reg = <0x0 0x11001000 0x0 0x1000>;
	};

	battery {
		ACTIVE_TABLE = <0x0>;
		CAR_TUNE_VALUE = <0x65>;
		COM_FG_METER_RESISTANCE = <0x64>;
		COM_R_FG_VALUE = <0x0>;
		DIFFERENCE_FULLOCV_ITH = <0xc8>;
		EMBEDDED_SEL = <0x0>;
		FG_METER_RESISTANCE = <0x64>;
		KEEP_100_PERCENT = <0x1>;
		MULTI_TEMP_GAUGE0 = <0x1>;
		PMIC_MIN_VOL = <0x82dc>;
		PMIC_SHUTDOWN_CURRENT = <0x14>;
		POWERON_SYSTEM_IBOOT = <0x1f4>;
		Q_MAX_SYS_VOLTAGE_BAT0 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT1 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT2 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT3 = <0xd16>;
		R_FG_VALUE = <0x5>;
		SHUTDOWN_1_TIME = <0x5>;
		SHUTDOWN_GAUGE0_VOLTAGE = <0x84d0>;
		TEMPERATURE_T0 = <0x32>;
		TEMPERATURE_T1 = <0x19>;
		TEMPERATURE_T2 = <0xa>;
		TEMPERATURE_T3 = <0x0>;
		TEMPERATURE_T4 = <0xfffffff6>;
		battery0_profile_t0 = <0x0 0xac58 0x352 0x352 0x258 0xabc2 0x352 0x352 0x4b0 0xab36 0x352 0x352 0x708 0xaab4 0x36b 0x36b 0x960 0xaa32 0x36b 0x36b 0xbae 0xa9b0 0x36b 0x36b 0xe06 0xa92e 0x36b 0x36b 0x105e 0xa8ac 0x384 0x384 0x12b6 0xa820 0x384 0x384 0x150e 0xa794 0x384 0x384 0x1766 0xa6fe 0x36b 0x36b 0x19be 0xa672 0x384 0x384 0x1c16 0xa5dc 0x384 0x384 0x1e6e 0xa550 0x384 0x384 0x20bc 0xa4ba 0x384 0x384 0x2314 0xa424 0x36b 0x36b 0x256c 0xa398 0x384 0x384 0x27c4 0xa30c 0x384 0x384 0x2a1c 0xa280 0x39d 0x39d 0x2c74 0xa1f4 0x384 0x384 0x2ecc 0xa168 0x384 0x384 0x3124 0xa0dc 0x384 0x384 0x337c 0xa05a 0x39d 0x39d 0x35ca 0x9fd8 0x39d 0x39d 0x3822 0x9f56 0x39d 0x39d 0x3a7a 0x9ed4 0x39d 0x39d 0x3cd2 0x9e5c 0x3b6 0x3b6 0x3f2a 0x9de4 0x3b6 0x3b6 0x4182 0x9d6c 0x3b6 0x3b6 0x43da 0x9cfe 0x3cf 0x3cf 0x4632 0x9c86 0x3cf 0x3cf 0x488a 0x9c18 0x3cf 0x3cf 0x4ae2 0x9baa 0x3e8 0x3e8 0x4d30 0x9b3c 0x401 0x401 0x4f88 0x9ace 0x433 0x433 0x51e0 0x9a38 0x41a 0x41a 0x5438 0x997a 0x39d 0x39d 0x5690 0x98e4 0x384 0x384 0x58e8 0x9876 0x384 0x384 0x5b40 0x981c 0x384 0x384 0x5d98 0x97c2 0x384 0x384 0x5ff0 0x9772 0x36b 0x36b 0x623e 0x972c 0x384 0x384 0x6496 0x96dc 0x36b 0x36b 0x66ee 0x96a0 0x36b 0x36b 0x6946 0x965a 0x36b 0x36b 0x6b9e 0x961e 0x36b 0x36b 0x6df6 0x95ec 0x384 0x384 0x704e 0x95b0 0x36b 0x36b 0x72a6 0x9574 0x36b 0x36b 0x74fe 0x9542 0x36b 0x36b 0x7756 0x951a 0x384 0x384 0x79a4 0x94e8 0x384 0x384 0x7bfc 0x94c0 0x39d 0x39d 0x7e54 0x948e 0x39d 0x39d 0x80ac 0x9466 0x39d 0x39d 0x8304 0x943e 0x3b6 0x3b6 0x855c 0x9416 0x3cf 0x3cf 0x87b4 0x93d0 0x3b6 0x3b6 0x8a0c 0x936c 0x36b 0x36b 0x8c64 0x931c 0x36b 0x36b 0x8eb2 0x92d6 0x36b 0x36b 0x910a 0x92a4 0x384 0x384 0x9362 0x9268 0x384 0x384 0x95ba 0x922c 0x384 0x384 0x9812 0x91fa 0x384 0x384 0x9a6a 0x91d2 0x39d 0x39d 0x9cc2 0x9196 0x39d 0x39d 0x9f1a 0x9150 0x39d 0x39d 0xa172 0x9100 0x39d 0x39d 0xa3ca 0x90ba 0x3b6 0x3b6 0xa622 0x906a 0x3b6 0x3b6 0xa870 0x9006 0x36b 0x36b 0xaac8 0x8fde 0x36b 0x36b 0xad20 0x8fd4 0x384 0x384 0xaf78 0x8fca 0x3cf 0x3cf 0xb1d0 0x8fb6 0x433 0x433 0xb428 0x8f8e 0x497 0x497 0xb680 0x8eb2 0x3e8 0x3e8 0xb8d8 0x8cb4 0x3cf 0x3cf 0xbb30 0x8a02 0x401 0x401 0xbd88 0x861a 0x47e 0x47e 0xbfd6 0x7ef4 0x5dc 0x5dc 0xc0f8 0x7620 0x15f9 0x15f9 0xc120 0x733c 0xebf 0xebf 0xc134 0x71f2 0xbb8 0xbb8 0xc148 0x712a 0xa5a 0xa5a 0xc152 0x70c6 0x915 0x915 0xc15c 0x706c 0x87f 0x87f 0xc15c 0x7044 0x7d0 0x7d0 0xc166 0x7044 0x753 0x753 0xc166 0x7044 0x753 0x753 0xc166 0x7044 0x753 0x753 0xc166 0x7044 0x753 0x753>;
		battery0_profile_t0_col = <0x4>;
		battery0_profile_t0_num = <0x5e>;
		battery0_profile_t1 = <0x0 0xac94 0x44c 0x44c 0x258 0xac08 0x44c 0x44c 0x4b0 0xab86 0x44c 0x44c 0x708 0xab0e 0x44c 0x44c 0x960 0xaa96 0x44c 0x44c 0xbae 0xaa14 0x44c 0x44c 0xe06 0xa992 0x433 0x433 0x105e 0xa910 0x44c 0x44c 0x12b6 0xa88e 0x465 0x465 0x150e 0xa7f8 0x44c 0x44c 0x1766 0xa76c 0x44c 0x44c 0x19be 0xa6d6 0x433 0x433 0x1c16 0xa64a 0x44c 0x44c 0x1e6e 0xa5b4 0x44c 0x44c 0x20c6 0xa51e 0x433 0x433 0x2314 0xa492 0x44c 0x44c 0x256c 0xa3fc 0x44c 0x44c 0x27c4 0xa370 0x44c 0x44c 0x2a1c 0xa2da 0x44c 0x44c 0x2c74 0xa24e 0x44c 0x44c 0x2ecc 0xa1c2 0x44c 0x44c 0x3124 0xa140 0x47e 0x47e 0x337c 0xa0b4 0x465 0x465 0x35d4 0xa028 0x465 0x465 0x382c 0x9fa6 0x47e 0x47e 0x3a84 0x9f2e 0x497 0x497 0x3cdc 0x9eac 0x497 0x497 0x3f34 0x9e34 0x497 0x497 0x418c 0x9dbc 0x4b0 0x4b0 0x43e4 0x9d44 0x4c9 0x4c9 0x4632 0x9ccc 0x4e2 0x4e2 0x488a 0x9c5e 0x4fb 0x4fb 0x4ae2 0x9bf0 0x514 0x514 0x4d3a 0x9b82 0x52d 0x52d 0x4f92 0x9b14 0x55f 0x55f 0x51ea 0x9a92 0x546 0x546 0x5442 0x99f2 0x4fb 0x4fb 0x569a 0x9948 0x497 0x497 0x58f2 0x98b2 0x433 0x433 0x5b40 0x9844 0x433 0x433 0x5d98 0x97ea 0x433 0x433 0x5ff0 0x9790 0x41a 0x41a 0x6248 0x9740 0x401 0x401 0x64a0 0x96fa 0x41a 0x41a 0x66f8 0x96b4 0x401 0x401 0x6950 0x9678 0x41a 0x41a 0x6ba8 0x963c 0x41a 0x41a 0x6e00 0x9600 0x41a 0x41a 0x704e 0x95c4 0x41a 0x41a 0x72a6 0x9592 0x41a 0x41a 0x74fe 0x9560 0x41a 0x41a 0x7756 0x9538 0x433 0x433 0x79ae 0x9506 0x433 0x433 0x7c06 0x94de 0x44c 0x44c 0x7e5e 0x94b6 0x44c 0x44c 0x80b6 0x948e 0x44c 0x44c 0x830e 0x9466 0x44c 0x44c 0x8566 0x9448 0x465 0x465 0x87be 0x9420 0x465 0x465 0x8a16 0x93f8 0x465 0x465 0x8c6e 0x93c6 0x44c 0x44c 0x8ec6 0x938a 0x433 0x433 0x911e 0x9358 0x41a 0x41a 0x9376 0x9326 0x41a 0x41a 0x95c4 0x92ea 0x41a 0x41a 0x981c 0x92b8 0x41a 0x41a 0x9a74 0x9286 0x41a 0x41a 0x9ccc 0x925e 0x41a 0x41a 0x9f24 0x922c 0x433 0x433 0xa17c 0x91e6 0x433 0x433 0xa3d4 0x9196 0x41a 0x41a 0xa62c 0x9150 0x433 0x433 0xa884 0x9100 0x433 0x433 0xaad2 0x9092 0x401 0x401 0xad2a 0x906a 0x401 0x401 0xaf82 0x9056 0x41a 0x41a 0xb1da 0x904c 0x433 0x433 0xb432 0x9038 0x465 0x465 0xb68a 0x901a 0x4c9 0x4c9 0xb8e2 0x8f8e 0x4e2 0x4e2 0xbb3a 0x8dae 0x47e 0x47e 0xbd92 0x8b06 0x4c9 0x4c9 0xbfea 0x871e 0x514 0x514 0xc242 0x802a 0x6ef 0x6ef 0xc364 0x776a 0x197d 0x197d 0xc38c 0x75b2 0x1518 0x1518 0xc3aa 0x7508 0x133d 0x133d 0xc3c8 0x7472 0x122a 0x122a 0xc3dc 0x73aa 0x1081 0x1081 0xc3f0 0x7300 0xe5b 0xe5b 0xc3fa 0x7300 0xebf 0xebf 0xc3fa 0x7300 0xebf 0xebf 0xc3fa 0x7300 0xebf 0xebf 0xc3fa 0x7300 0xebf 0xebf>;
		battery0_profile_t1_col = <0x4>;
		battery0_profile_t1_num = <0x5e>;
		battery0_profile_t2 = <0x0 0xacc6 0x6c2 0x6c2 0x258 0xac3a 0x6bd 0x6bd 0x4b0 0xabc2 0x6d6 0x6d6 0x708 0xab54 0x6ef 0x6ef 0x960 0xaad2 0x6d6 0x6d6 0xbb8 0xaa5a 0x6d6 0x6d6 0xe06 0xa9e2 0x6d6 0x6d6 0x105e 0xa960 0x6d6 0x6d6 0x12b6 0xa8de 0x6d6 0x6d6 0x150e 0xa852 0x6d6 0x6d6 0x1766 0xa7c6 0x6d6 0x6d6 0x19be 0xa730 0x6bd 0x6bd 0x1c16 0xa6a4 0x6d6 0x6d6 0x1e6e 0xa60e 0x6bd 0x6bd 0x20c6 0xa578 0x6bd 0x6bd 0x2314 0xa4e2 0x6a4 0x6a4 0x256c 0xa456 0x6a4 0x6a4 0x27c4 0xa3c0 0x6a4 0x6a4 0x2a1c 0xa334 0x6a4 0x6a4 0x2c74 0xa2a8 0x6bd 0x6bd 0x2ecc 0xa21c 0x6bd 0x6bd 0x3124 0xa190 0x6bd 0x6bd 0x337c 0xa104 0x6bd 0x6bd 0x35d4 0xa082 0x6d6 0x6d6 0x3822 0x9ff6 0x6d6 0x6d6 0x3a7a 0x9f74 0x6ef 0x6ef 0x3cd2 0x9efc 0x708 0x708 0x3f2a 0x9e84 0x721 0x721 0x4182 0x9e02 0x73a 0x73a 0x43da 0x9d80 0x753 0x753 0x4632 0x9d08 0x76c 0x76c 0x488a 0x9c86 0x76c 0x76c 0x4ae2 0x9c18 0x76c 0x76c 0x4d3a 0x9ba0 0x76c 0x76c 0x4f92 0x9b1e 0x76c 0x76c 0x51e0 0x9a92 0x721 0x721 0x5438 0x99e8 0x6bd 0x6bd 0x5690 0x9948 0x640 0x640 0x58e8 0x98c6 0x60e 0x60e 0x5b40 0x9858 0x5f5 0x5f5 0x5d98 0x97f4 0x5dc 0x5dc 0x5ff0 0x97a4 0x5f5 0x5f5 0x6248 0x974a 0x5dc 0x5dc 0x64a0 0x9704 0x5dc 0x5dc 0x66f8 0x96be 0x5dc 0x5dc 0x6950 0x9678 0x5dc 0x5dc 0x6ba8 0x963c 0x5dc 0x5dc 0x6df6 0x9600 0x5f5 0x5f5 0x704e 0x95c4 0x5f5 0x5f5 0x72a6 0x9588 0x5f5 0x5f5 0x74fe 0x9556 0x5f5 0x5f5 0x7756 0x9524 0x5f5 0x5f5 0x79ae 0x94fc 0x627 0x627 0x7c06 0x94ca 0x60e 0x60e 0x7e5e 0x94a2 0x627 0x627 0x80b6 0x947a 0x627 0x627 0x830e 0x9452 0x640 0x640 0x855c 0x942a 0x640 0x640 0x87b4 0x940c 0x640 0x640 0x8a0c 0x93ee 0x659 0x659 0x8c64 0x93d0 0x672 0x672 0x8ebc 0x93a8 0x659 0x659 0x9114 0x9380 0x640 0x640 0x936c 0x934e 0x627 0x627 0x95c4 0x931c 0x627 0x627 0x981c 0x92e0 0x60e 0x60e 0x9a6a 0x92b8 0x627 0x627 0x9cc2 0x9286 0x627 0x627 0x9f1a 0x9254 0x640 0x640 0xa172 0x9204 0x640 0x640 0xa3ca 0x91b4 0x659 0x659 0xa622 0x9178 0x68b 0x68b 0xa87a 0x911e 0x68b 0x68b 0xaad2 0x90b0 0x6a4 0x6a4 0xad2a 0x907e 0x6d6 0x6d6 0xaf78 0x9060 0x6ef 0x6ef 0xb1d0 0x904c 0x73a 0x73a 0xb428 0x902e 0x785 0x785 0xb680 0x9006 0x81b 0x81b 0xb8d8 0x8f84 0x8ca 0x8ca 0xbb30 0x8dc2 0x947 0x947 0xbd88 0x8afc 0xa73 0xa73 0xbfe0 0x8700 0xdac 0xdac 0xc238 0x7fe4 0x19e1 0x19e1 0xc314 0x7a62 0x20d0 0x20d0 0xc364 0x77a6 0x19c8 0x19c8 0xc38c 0x7652 0x16c1 0x16c1 0xc3a0 0x7562 0x1482 0x1482 0xc3b4 0x7486 0x12a7 0x12a7 0xc3c8 0x73c8 0x104f 0x104f 0xc3d2 0x73c8 0x1068 0x1068 0xc3d2 0x73c8 0x1068 0x1068 0xc3d2 0x73c8 0x1068 0x1068 0xc3d2 0x73c8 0x1068 0x1068>;
		battery0_profile_t2_col = <0x4>;
		battery0_profile_t2_num = <0x5e>;
		battery0_profile_t3 = <0x0 0xacb2 0xadc 0xadc 0x258 0xac1c 0xad7 0xad7 0x4b0 0xab90 0xad7 0xad7 0x708 0xab18 0xabe 0xabe 0x960 0xaaa0 0xad7 0xad7 0xbae 0xaa28 0xabe 0xabe 0xe06 0xa9a6 0xaa5 0xaa5 0x105e 0xa924 0xaa5 0xaa5 0x12b6 0xa898 0xa73 0xa73 0x150e 0xa816 0xa73 0xa73 0x1766 0xa780 0xa41 0xa41 0x19be 0xa6f4 0xa41 0xa41 0x1c16 0xa65e 0xa41 0xa41 0x1e6e 0xa5d2 0xa41 0xa41 0x20c6 0xa53c 0xa28 0xa28 0x231e 0xa4a6 0xa28 0xa28 0x2576 0xa41a 0xa28 0xa28 0x27ce 0xa38e 0xa41 0xa41 0x2a1c 0xa2f8 0xa28 0xa28 0x2c74 0xa26c 0xa28 0xa28 0x2ecc 0xa1e0 0xa41 0xa41 0x3124 0xa15e 0xa5a 0xa5a 0x337c 0xa0d2 0xa73 0xa73 0x35d4 0xa046 0xa73 0xa73 0x382c 0x9fc4 0xa73 0xa73 0x3a84 0x9f4c 0xaa5 0xaa5 0x3cdc 0x9eca 0xabe 0xabe 0x3f34 0x9e48 0xb09 0xb09 0x418c 0x9dc6 0xb22 0xb22 0x43e4 0x9d3a 0xb09 0xb09 0x463c 0x9cae 0xaf0 0xaf0 0x4894 0x9c2c 0xad7 0xad7 0x4ae2 0x9baa 0xaa5 0xaa5 0x4d3a 0x9b28 0xa73 0xa73 0x4f92 0x9a9c 0xa41 0xa41 0x51ea 0x9a06 0x9dd 0x9dd 0x5442 0x9970 0x992 0x992 0x569a 0x98ee 0x960 0x960 0x58f2 0x9876 0x92e 0x92e 0x5b4a 0x9808 0x8fc 0x8fc 0x5da2 0x97ae 0x8fc 0x8fc 0x5ffa 0x975e 0x8fc 0x8fc 0x6252 0x970e 0x915 0x915 0x64aa 0x96be 0x8e3 0x8e3 0x66f8 0x9678 0x8fc 0x8fc 0x6950 0x963c 0x8fc 0x8fc 0x6ba8 0x95f6 0x8fc 0x8fc 0x6e00 0x95ba 0x8fc 0x8fc 0x7058 0x9588 0x92e 0x92e 0x72b0 0x954c 0x915 0x915 0x7508 0x951a 0x915 0x915 0x7760 0x94f2 0x92e 0x92e 0x79b8 0x94c0 0x92e 0x92e 0x7c10 0x9498 0x947 0x947 0x7e68 0x9466 0x92e 0x92e 0x80c0 0x9448 0x947 0x947 0x8318 0x9420 0x947 0x947 0x8570 0x9402 0x947 0x947 0x87be 0x93e4 0x960 0x960 0x8a16 0x93c6 0x960 0x960 0x8c6e 0x93b2 0x960 0x960 0x8ec6 0x939e 0x979 0x979 0x911e 0x9380 0x992 0x992 0x9376 0x9358 0x992 0x992 0x95ce 0x9330 0x9ab 0x9ab 0x9826 0x92f4 0x9ab 0x9ab 0x9a7e 0x92c2 0x9dd 0x9dd 0x9cd6 0x9286 0xa0f 0xa0f 0x9f2e 0x9240 0xa41 0xa41 0xa17c 0x91f0 0xa8c 0xa8c 0xa3d4 0x91a0 0xb09 0xb09 0xa62c 0x9150 0xb6d 0xb6d 0xa884 0x90e2 0xbd1 0xbd1 0xaadc 0x907e 0xc67 0xc67 0xad34 0x904c 0xd2f 0xd2f 0xaf8c 0x9024 0xe29 0xe29 0xb1e4 0x8ffc 0xf6e 0xf6e 0xb43c 0x8fd4 0x1162 0x1162 0xb694 0x8f7a 0x141e 0x141e 0xb8ec 0x8e9e 0x17bb 0x17bb 0xbb3a 0x8c6e 0x1dc9 0x1dc9 0xbd92 0x8944 0x2eae 0x2eae 0xbee6 0x86d8 0x3fac 0x3fac 0xbf90 0x8566 0x3c28 0x3c28 0xc008 0x844e 0x3953 0x3953 0xc062 0x835e 0x36fb 0x36fb 0xc0a8 0x8296 0x35e8 0x35e8 0xc0da 0x81ec 0x33a9 0x33a9 0xc10c 0x8156 0x3200 0x3200 0xc134 0x80ca 0x30ed 0x30ed 0xc15c 0x80ca 0x31b5 0x31b5 0xc15c 0x80ca 0x31b5 0x31b5 0xc15c 0x80ca 0x31b5 0x31b5 0xc15c 0x80ca 0x31b5 0x31b5>;
		battery0_profile_t3_col = <0x4>;
		battery0_profile_t3_num = <0x5e>;
		battery0_profile_t4 = <0x0 0xacbc 0x141e 0x141e 0x258 0xac08 0x141e 0x141e 0x4b0 0xab68 0x1405 0x1405 0x708 0xaadc 0x1405 0x1405 0x960 0xaa50 0x13ba 0x13ba 0xbae 0xa9ce 0x13ba 0x13ba 0xe06 0xa942 0x136f 0x136f 0x105e 0xa8b6 0x130b 0x130b 0x12b6 0xa834 0x12a7 0x12a7 0x150e 0xa7b2 0x1211 0x1211 0x1766 0xa726 0x117b 0x117b 0x19be 0xa69a 0x1117 0x1117 0x1c16 0xa60e 0x10cc 0x10cc 0x1e6e 0xa582 0x109a 0x109a 0x20c6 0xa4ec 0x1068 0x1068 0x231e 0xa460 0x1081 0x1081 0x256c 0xa3d4 0x1081 0x1081 0x27c4 0xa348 0x109a 0x109a 0x2a1c 0xa2bc 0x109a 0x109a 0x2c74 0xa230 0x10b3 0x10b3 0x2ecc 0xa1a4 0x10b3 0x10b3 0x3124 0xa118 0x10b3 0x10b3 0x337c 0xa08c 0x109a 0x109a 0x35d4 0xa00a 0x10b3 0x10b3 0x382c 0x9f88 0x10cc 0x10cc 0x3a7a 0x9f06 0x10e5 0x10e5 0x3cd2 0x9e7a 0x10fe 0x10fe 0x3f2a 0x9de4 0x1117 0x1117 0x4182 0x9d4e 0x10fe 0x10fe 0x43da 0x9cae 0x10e5 0x10e5 0x4632 0x9c22 0x10e5 0x10e5 0x488a 0x9b8c 0x1068 0x1068 0x4ae2 0x9b0a 0x1004 0x1004 0x4d3a 0x9a88 0xfd2 0xfd2 0x4f92 0x9a06 0xfb9 0xfb9 0x51e0 0x997a 0xf87 0xf87 0x5438 0x9902 0xf87 0xf87 0x5690 0x988a 0xf87 0xf87 0x58e8 0x9826 0xfa0 0xfa0 0x5b40 0x97b8 0xf87 0xf87 0x5d98 0x975e 0xfa0 0xfa0 0x5ff0 0x970e 0xfa0 0xfa0 0x6248 0x96be 0xfd2 0xfd2 0x64a0 0x9678 0xfeb 0xfeb 0x66ee 0x9628 0x1004 0x1004 0x6946 0x95ec 0x1036 0x1036 0x6b9e 0x95b0 0x1068 0x1068 0x6df6 0x9574 0x109a 0x109a 0x704e 0x9538 0x10b3 0x10b3 0x72a6 0x9506 0x10cc 0x10cc 0x74fe 0x94d4 0x10fe 0x10fe 0x7756 0x94a2 0x1117 0x1117 0x79ae 0x947a 0x1149 0x1149 0x7bfc 0x9452 0x1162 0x1162 0x7e54 0x9434 0x1194 0x1194 0x80ac 0x9416 0x11df 0x11df 0x8304 0x9402 0x1211 0x1211 0x855c 0x93ee 0x125c 0x125c 0x87b4 0x93da 0x12c0 0x12c0 0x8a0c 0x93c6 0x133d 0x133d 0x8c64 0x93a8 0x13a1 0x13a1 0x8ebc 0x9394 0x141e 0x141e 0x910a 0x936c 0x149b 0x149b 0x9362 0x934e 0x154a 0x154a 0x95ba 0x931c 0x15c7 0x15c7 0x9812 0x92ea 0x1676 0x1676 0x9a6a 0x92ae 0x173e 0x173e 0x9cc2 0x9268 0x1806 0x1806 0x9f1a 0x9218 0x1900 0x1900 0xa172 0x91c8 0x1a13 0x1a13 0xa3ca 0x916e 0x1b26 0x1b26 0xa622 0x9114 0x1c84 0x1c84 0xa87a 0x90b0 0x1dfb 0x1dfb 0xaad2 0x904c 0x1fbd 0x1fbd 0xad2a 0x9010 0x21fc 0x21fc 0xaf78 0x8fde 0x24d1 0x24d1 0xb1d0 0x8fac 0x28a0 0x28a0 0xb428 0x8f70 0x2e31 0x2e31 0xb680 0x8f0c 0x3746 0x3746 0xb8d8 0x8e30 0x490c 0x490c 0xba18 0x8d4a 0x4ffb 0x4ffb 0xbad6 0x8c96 0x4e20 0x4e20 0xbb62 0x8c00 0x4c90 0x4c90 0xbbd0 0x8b7e 0x4b7d 0x4b7d 0xbc2a 0x8b10 0x4a83 0x4a83 0xbc7a 0x8aac 0x493e 0x493e 0xbcb6 0x8a52 0x488f 0x488f 0xbcf2 0x89f8 0x47ae 0x47ae 0xbd24 0x89b2 0x4718 0x4718 0xbd56 0x8962 0x46ff 0x46ff 0xbd7e 0x8962 0x4731 0x4731 0xbd7e 0x8962 0x4731 0x4731 0xbd7e 0x8962 0x4731 0x4731 0xbd7e 0x8962 0x4731 0x4731>;
		battery0_profile_t4_col = <0x4>;
		battery0_profile_t4_num = <0x5e>;
		battery1_profile_t0 = <0x0 0xac44 0x33e 0x33e 0x258 0xabcc 0x339 0x339 0x4b0 0xab4a 0x339 0x339 0x708 0xaad2 0x352 0x352 0x960 0xaa50 0x352 0x352 0xbb8 0xa9ce 0x352 0x352 0xe10 0xa94c 0x352 0x352 0x1068 0xa8c0 0x339 0x339 0x12c0 0xa83e 0x36b 0x36b 0x1518 0xa7a8 0x352 0x352 0x1770 0xa71c 0x36b 0x36b 0x19c8 0xa686 0x352 0x352 0x1c2a 0xa5f0 0x352 0x352 0x1e82 0xa564 0x36b 0x36b 0x20da 0xa4ce 0x352 0x352 0x2332 0xa438 0x352 0x352 0x258a 0xa3ac 0x36b 0x36b 0x27e2 0xa320 0x36b 0x36b 0x2a3a 0xa294 0x384 0x384 0x2c92 0xa1fe 0x36b 0x36b 0x2eea 0xa172 0x36b 0x36b 0x3142 0xa0e6 0x36b 0x36b 0x339a 0xa064 0x384 0x384 0x35f2 0x9fe2 0x384 0x384 0x384a 0x9f60 0x384 0x384 0x3aa2 0x9ede 0x384 0x384 0x3cfa 0x9e5c 0x384 0x384 0x3f52 0x9de4 0x39d 0x39d 0x41aa 0x9d6c 0x3b6 0x3b6 0x4402 0x9cf4 0x39d 0x39d 0x465a 0x9c86 0x3cf 0x3cf 0x48b2 0x9c0e 0x3cf 0x3cf 0x4b0a 0x9ba0 0x401 0x401 0x4d62 0x9b1e 0x41a 0x41a 0x4fba 0x9a74 0x3cf 0x3cf 0x521c 0x99c0 0x384 0x384 0x5474 0x992a 0x352 0x352 0x56cc 0x98bc 0x352 0x352 0x5924 0x9858 0x352 0x352 0x5b7c 0x97fe 0x352 0x352 0x5dd4 0x97ae 0x352 0x352 0x602c 0x975e 0x352 0x352 0x6284 0x970e 0x339 0x339 0x64dc 0x96d2 0x36b 0x36b 0x6734 0x968c 0x352 0x352 0x698c 0x9646 0x352 0x352 0x6be4 0x960a 0x352 0x352 0x6e3c 0x95ce 0x352 0x352 0x7094 0x959c 0x36b 0x36b 0x72ec 0x9560 0x36b 0x36b 0x7544 0x952e 0x36b 0x36b 0x779c 0x9506 0x384 0x384 0x79f4 0x94d4 0x384 0x384 0x7c4c 0x94a2 0x384 0x384 0x7ea4 0x947a 0x39d 0x39d 0x80fc 0x9452 0x3b6 0x3b6 0x8354 0x9420 0x3b6 0x3b6 0x85ac 0x93c6 0x384 0x384 0x880e 0x9358 0x339 0x339 0x8a66 0x9312 0x352 0x352 0x8cbe 0x92d6 0x352 0x352 0x8f16 0x929a 0x36b 0x36b 0x916e 0x925e 0x36b 0x36b 0x93c6 0x9222 0x36b 0x36b 0x961e 0x91e6 0x352 0x352 0x9876 0x91be 0x36b 0x36b 0x9ace 0x9182 0x384 0x384 0x9d26 0x9132 0x36b 0x36b 0x9f7e 0x90e2 0x36b 0x36b 0xa1d6 0x909c 0x36b 0x36b 0xa42e 0x9042 0x36b 0x36b 0xa686 0x8fe8 0x320 0x320 0xa8de 0x8fd4 0x352 0x352 0xab36 0x8fca 0x36b 0x36b 0xad8e 0x8fc0 0x3b6 0x3b6 0xafe6 0x8fa2 0x401 0x401 0xb23e 0x8f70 0x433 0x433 0xb496 0x8e62 0x39d 0x39d 0xb6ee 0x8c64 0x39d 0x39d 0xb946 0x89c6 0x3e8 0x3e8 0xbb9e 0x8610 0x433 0x433 0xbe00 0x7ff8 0x546 0x546 0xbfd6 0x74e0 0x12f2 0x12f2 0xc012 0x7224 0xc1c 0xc1c 0xc030 0x7116 0x992 0x992 0xc044 0x7080 0x84d 0x84d 0xc04e 0x703a 0x73a 0x73a 0xc058 0x6fea 0x6d6 0x6d6 0xc062 0x6fcc 0x627 0x627 0xc06c 0x6f9a 0x60e 0x60e 0xc076 0x6f9a 0x5dc 0x5dc 0xc076 0x6f9a 0x5dc 0x5dc 0xc076 0x6f9a 0x5dc 0x5dc 0xc076 0x6f9a 0x5dc 0x5dc>;
		battery1_profile_t0_col = <0x4>;
		battery1_profile_t0_num = <0x5e>;
		battery1_profile_t1 = <0x0 0xac94 0x406 0x406 0x258 0xac1c 0x401 0x401 0x4b0 0xaba4 0x401 0x401 0x708 0xab36 0x401 0x401 0x960 0xaac8 0x41a 0x41a 0xbb8 0xaa46 0x401 0x401 0xe10 0xa9ce 0x41a 0x41a 0x1068 0xa94c 0x41a 0x41a 0x12c0 0xa8c0 0x401 0x401 0x1518 0xa834 0x401 0x401 0x1770 0xa79e 0x401 0x401 0x19c8 0xa712 0x401 0x401 0x1c2a 0xa67c 0x401 0x401 0x1e82 0xa5e6 0x401 0x401 0x20da 0xa55a 0x41a 0x41a 0x2332 0xa4c4 0x41a 0x41a 0x258a 0xa42e 0x41a 0x41a 0x27e2 0xa3a2 0x41a 0x41a 0x2a3a 0xa316 0x433 0x433 0x2c92 0xa280 0x41a 0x41a 0x2eea 0xa1fe 0x44c 0x44c 0x3142 0xa168 0x433 0x433 0x339a 0xa0e6 0x44c 0x44c 0x35f2 0xa05a 0x44c 0x44c 0x384a 0x9fd8 0x44c 0x44c 0x3aa2 0x9f56 0x465 0x465 0x3cfa 0x9ed4 0x47e 0x47e 0x3f52 0x9e5c 0x497 0x497 0x41aa 0x9dda 0x497 0x497 0x4402 0x9d62 0x4b0 0x4b0 0x465a 0x9cea 0x4c9 0x4c9 0x48b2 0x9c72 0x4e2 0x4e2 0x4b0a 0x9bfa 0x4fb 0x4fb 0x4d62 0x9b78 0x514 0x514 0x4fba 0x9ae2 0x4e2 0x4e2 0x521c 0x9a38 0x47e 0x47e 0x5474 0x998e 0x433 0x433 0x56cc 0x990c 0x401 0x401 0x5924 0x989e 0x401 0x401 0x5b7c 0x983a 0x3e8 0x3e8 0x5dd4 0x97e0 0x3cf 0x3cf 0x602c 0x9790 0x3e8 0x3e8 0x6284 0x9740 0x3cf 0x3cf 0x64dc 0x96fa 0x3e8 0x3e8 0x6734 0x96b4 0x3e8 0x3e8 0x698c 0x9678 0x3e8 0x3e8 0x6be4 0x963c 0x401 0x401 0x6e3c 0x9600 0x401 0x401 0x7094 0x95c4 0x401 0x401 0x72ec 0x9592 0x401 0x401 0x7544 0x9560 0x401 0x401 0x779c 0x952e 0x41a 0x41a 0x79f4 0x9506 0x433 0x433 0x7c4c 0x94d4 0x433 0x433 0x7ea4 0x94a2 0x41a 0x41a 0x80fc 0x9484 0x44c 0x44c 0x8354 0x9452 0x433 0x433 0x85ac 0x942a 0x433 0x433 0x880e 0x93f8 0x433 0x433 0x8a66 0x93c6 0x41a 0x41a 0x8cbe 0x938a 0x401 0x401 0x8f16 0x934e 0x401 0x401 0x916e 0x931c 0x401 0x401 0x93c6 0x92d6 0x3cf 0x3cf 0x961e 0x92a4 0x3e8 0x3e8 0x9876 0x927c 0x3e8 0x3e8 0x9ace 0x924a 0x401 0x401 0x9d26 0x920e 0x401 0x401 0x9f7e 0x91be 0x3e8 0x3e8 0xa1d6 0x9178 0x3e8 0x3e8 0xa42e 0x9132 0x401 0x401 0xa686 0x90d8 0x401 0x401 0xa8de 0x907e 0x3e8 0x3e8 0xab36 0x9060 0x3e8 0x3e8 0xad8e 0x9056 0x401 0x401 0xafe6 0x9042 0x41a 0x41a 0xb23e 0x902e 0x44c 0x44c 0xb496 0x9006 0x4b0 0x4b0 0xb6ee 0x8f34 0x47e 0x47e 0xb946 0x8d36 0x44c 0x44c 0xbb9e 0x8a8e 0x47e 0x47e 0xbe00 0x86ce 0x4fb 0x4fb 0xc058 0x8070 0x672 0x672 0xc1f2 0x75b2 0x14cd 0x14cd 0xc22e 0x73f0 0x109a 0x109a 0xc256 0x733c 0xf0a 0xf0a 0xc274 0x72d8 0xe29 0xe29 0xc288 0x72b0 0xd48 0xd48 0xc29c 0x727e 0xd16 0xd16 0xc2b0 0x7260 0xcb2 0xcb2 0xc2c4 0x7260 0xce4 0xce4 0xc2c4 0x7260 0xce4 0xce4 0xc2c4 0x7260 0xce4 0xce4 0xc2c4 0x7260 0xce4 0xce4>;
		battery1_profile_t1_col = <0x4>;
		battery1_profile_t1_num = <0x5e>;
		battery1_profile_t2 = <0x0 0xac9e 0x690 0x690 0x258 0xac1c 0x68b 0x68b 0x4b0 0xabae 0x6a4 0x6a4 0x708 0xab40 0x6bd 0x6bd 0x960 0xaac8 0x6a4 0x6a4 0xbb8 0xaa50 0x6a4 0x6a4 0xe10 0xa9ce 0x6a4 0x6a4 0x1068 0xa94c 0x6a4 0x6a4 0x12c0 0xa8c0 0x68b 0x68b 0x1518 0xa834 0x68b 0x68b 0x1770 0xa7a8 0x68b 0x68b 0x19c8 0xa712 0x68b 0x68b 0x1c2a 0xa67c 0x672 0x672 0x1e82 0xa5f0 0x68b 0x68b 0x20da 0xa55a 0x672 0x672 0x2332 0xa4c4 0x672 0x672 0x258a 0xa42e 0x672 0x672 0x27e2 0xa3a2 0x68b 0x68b 0x2a3a 0xa30c 0x672 0x672 0x2c92 0xa280 0x68b 0x68b 0x2eea 0xa1f4 0x68b 0x68b 0x3142 0xa168 0x68b 0x68b 0x339a 0xa0dc 0x6a4 0x6a4 0x35f2 0xa05a 0x6bd 0x6bd 0x384a 0x9fce 0x6bd 0x6bd 0x3aa2 0x9f4c 0x6bd 0x6bd 0x3cfa 0x9ed4 0x6ef 0x6ef 0x3f52 0x9e5c 0x721 0x721 0x41aa 0x9dd0 0x721 0x721 0x4402 0x9d4e 0x73a 0x73a 0x465a 0x9cd6 0x76c 0x76c 0x48b2 0x9c54 0x753 0x753 0x4b0a 0x9bd2 0x73a 0x73a 0x4d62 0x9b46 0x721 0x721 0x4fba 0x9a9c 0x6bd 0x6bd 0x521c 0x99fc 0x672 0x672 0x5474 0x9966 0x627 0x627 0x56cc 0x98ee 0x60e 0x60e 0x5924 0x9880 0x5f5 0x5f5 0x5b7c 0x981c 0x5dc 0x5dc 0x5dd4 0x97c2 0x5dc 0x5dc 0x602c 0x9772 0x5dc 0x5dc 0x6284 0x9722 0x5dc 0x5dc 0x64dc 0x96dc 0x5dc 0x5dc 0x6734 0x9696 0x5dc 0x5dc 0x698c 0x9650 0x5dc 0x5dc 0x6be4 0x9614 0x5dc 0x5dc 0x6e3c 0x95d8 0x5f5 0x5f5 0x7094 0x959c 0x5f5 0x5f5 0x72ec 0x956a 0x5f5 0x5f5 0x7544 0x9538 0x60e 0x60e 0x779c 0x9506 0x60e 0x60e 0x79f4 0x94de 0x627 0x627 0x7c4c 0x94ac 0x627 0x627 0x7ea4 0x9484 0x640 0x640 0x80fc 0x945c 0x640 0x640 0x8354 0x9434 0x640 0x640 0x85ac 0x940c 0x640 0x640 0x880e 0x93e4 0x640 0x640 0x8a66 0x93c6 0x640 0x640 0x8cbe 0x939e 0x640 0x640 0x8f16 0x936c 0x627 0x627 0x916e 0x933a 0x60e 0x60e 0x93c6 0x9308 0x60e 0x60e 0x961e 0x92cc 0x5f5 0x5f5 0x9876 0x92a4 0x60e 0x60e 0x9ace 0x9272 0x627 0x627 0x9d26 0x9236 0x659 0x659 0x9f7e 0x91e6 0x659 0x659 0xa1d6 0x9196 0x672 0x672 0xa42e 0x9150 0x6a4 0x6a4 0xa686 0x90ec 0x6bd 0x6bd 0xa8de 0x9092 0x6d6 0x6d6 0xab36 0x9074 0x708 0x708 0xad8e 0x9060 0x753 0x753 0xafe6 0x9042 0x785 0x785 0xb23e 0x902e 0x802 0x802 0xb496 0x8fe8 0x8b1 0x8b1 0xb6ee 0x8f02 0x960 0x960 0xb946 0x8cf0 0x960 0x960 0xbb9e 0x8a16 0xa73 0xa73 0xbe00 0x85e8 0xc80 0xc80 0xc058 0x7e40 0x1356 0x1356 0xc148 0x76a2 0x1770 0x1770 0xc184 0x7440 0x1194 0x1194 0xc198 0x731e 0xea6 0xea6 0xc1ac 0x724c 0xc80 0xc80 0xc1b6 0x71c0 0xb22 0xb22 0xc1c0 0x715c 0xa28 0xa28 0xc1ca 0x7120 0x992 0x992 0xc1ca 0x7120 0x9f6 0x9f6 0xc1ca 0x7120 0x9f6 0x9f6 0xc1ca 0x7120 0x9f6 0x9f6 0xc1ca 0x7120 0x9f6 0x9f6>;
		battery1_profile_t2_col = <0x4>;
		battery1_profile_t2_num = <0x5e>;
		battery1_profile_t3 = <0x0 0xacda 0xc1c 0xc1c 0x258 0xac44 0xc1c 0xc1c 0x4b0 0xabc2 0xc4e 0xc4e 0x708 0xab4a 0xc4e 0xc4e 0x960 0xaad2 0xc4e 0xc4e 0xbb8 0xaa50 0xc35 0xc35 0xe10 0xa9d8 0xc4e 0xc4e 0x1068 0xa956 0xc35 0xc35 0x12c0 0xa8ca 0xc1c 0xc1c 0x1518 0xa83e 0xbea 0xbea 0x1770 0xa7b2 0xbd1 0xbd1 0x19c8 0xa726 0xbd1 0xbd1 0x1c2a 0xa690 0xb9f 0xb9f 0x1e82 0xa5fa 0xb86 0xb86 0x20da 0xa56e 0xb86 0xb86 0x2332 0xa4d8 0xb6d 0xb6d 0x258a 0xa442 0xb3b 0xb3b 0x27e2 0xa3b6 0xb3b 0xb3b 0x2a3a 0xa32a 0xb3b 0xb3b 0x2c92 0xa294 0xb22 0xb22 0x2eea 0xa212 0xb22 0xb22 0x3142 0xa186 0xb22 0xb22 0x339a 0xa0fa 0xb22 0xb22 0x35f2 0xa06e 0xb09 0xb09 0x384a 0x9fec 0xb22 0xb22 0x3aa2 0x9f6a 0xb22 0xb22 0x3cfa 0x9ef2 0xb54 0xb54 0x3f52 0x9e66 0xb6d 0xb6d 0x41aa 0x9dda 0xb6d 0xb6d 0x4402 0x9d4e 0xb54 0xb54 0x465a 0x9cb8 0xb22 0xb22 0x48b2 0x9c2c 0xaf0 0xaf0 0x4b0a 0x9b96 0xa8c 0xa8c 0x4d62 0x9b0a 0xa41 0xa41 0x4fba 0x9a74 0x9dd 0x9dd 0x521c 0x99e8 0x9ab 0x9ab 0x5474 0x9966 0x979 0x979 0x56cc 0x98ee 0x947 0x947 0x5924 0x9880 0x92e 0x92e 0x5b7c 0x981c 0x915 0x915 0x5dd4 0x97c2 0x915 0x915 0x602c 0x9768 0x8fc 0x8fc 0x6284 0x9718 0x8fc 0x8fc 0x64dc 0x96d2 0x8fc 0x8fc 0x6734 0x968c 0x8fc 0x8fc 0x698c 0x9646 0x8fc 0x8fc 0x6be4 0x9600 0x8fc 0x8fc 0x6e3c 0x95ce 0x915 0x915 0x7094 0x9592 0x92e 0x92e 0x72ec 0x9556 0x92e 0x92e 0x7544 0x9524 0x947 0x947 0x779c 0x94f2 0x947 0x947 0x79f4 0x94c0 0x947 0x947 0x7c4c 0x9498 0x960 0x960 0x7ea4 0x9466 0x960 0x960 0x80fc 0x943e 0x960 0x960 0x8354 0x9416 0x979 0x979 0x85ac 0x93f8 0x992 0x992 0x880e 0x93d0 0x992 0x992 0x8a66 0x93b2 0x9ab 0x9ab 0x8cbe 0x939e 0x9c4 0x9c4 0x8f16 0x9380 0x9dd 0x9dd 0x916e 0x9358 0x9f6 0x9f6 0x93c6 0x9330 0xa28 0xa28 0x961e 0x92fe 0xa41 0xa41 0x9876 0x92cc 0xa8c 0xa8c 0x9ace 0x9290 0xad7 0xad7 0x9d26 0x924a 0xb3b 0xb3b 0x9f7e 0x9204 0xbb8 0xbb8 0xa1d6 0x91aa 0xc1c 0xc1c 0xa42e 0x915a 0xccb 0xccb 0xa686 0x9100 0xd61 0xd61 0xa8de 0x90a6 0xe10 0xe10 0xab36 0x906a 0xed8 0xed8 0xad8e 0x9042 0xfd2 0xfd2 0xafe6 0x9024 0x1117 0x1117 0xb23e 0x8ffc 0x12c0 0x12c0 0xb496 0x8f98 0x149b 0x149b 0xb6ee 0x8ec6 0x16da 0x16da 0xb946 0x8d18 0x1919 0x1919 0xbb9e 0x8a84 0x1d33 0x1d33 0xbe00 0x86ba 0x254e 0x254e 0xbffe 0x81c4 0x3313 0x3313 0xc0d0 0x7eae 0x2b5c 0x2b5c 0xc152 0x7c06 0x24b8 0x24b8 0xc1ac 0x799a 0x1edc 0x1edc 0xc1de 0x77e2 0x1a5e 0x1a5e 0xc206 0x76b6 0x1770 0x1770 0xc21a 0x75da 0x1595 0x1595 0xc22e 0x7544 0x141e 0x141e 0xc242 0x7544 0x13d3 0x13d3 0xc242 0x7544 0x13d3 0x13d3 0xc242 0x7544 0x13d3 0x13d3 0xc242 0x7544 0x13d3 0x13d3>;
		battery1_profile_t3_col = <0x4>;
		battery1_profile_t3_num = <0x5e>;
		battery1_profile_t4 = <0x0 0xacc6 0x1770 0x1770 0x258 0xac12 0x1770 0x1770 0x4b0 0xab72 0x17bb 0x17bb 0x708 0xaad2 0x1770 0x1770 0x960 0xaa46 0x1757 0x1757 0xbb8 0xa9ba 0x170c 0x170c 0xe10 0xa924 0x16c1 0x16c1 0x1068 0xa88e 0x168f 0x168f 0x12c0 0xa7f8 0x1676 0x1676 0x1518 0xa76c 0x165d 0x165d 0x1770 0xa6d6 0x165d 0x165d 0x19c8 0xa640 0x1612 0x1612 0x1c2a 0xa5aa 0x15f9 0x15f9 0x1e82 0xa514 0x15ae 0x15ae 0x20da 0xa488 0x1595 0x1595 0x2332 0xa3f2 0x1563 0x1563 0x258a 0xa366 0x154a 0x154a 0x27e2 0xa2da 0x1531 0x1531 0x2a3a 0xa24e 0x14ff 0x14ff 0x2c92 0xa1c2 0x14cd 0x14cd 0x2eea 0xa136 0x149b 0x149b 0x3142 0xa0aa 0x1469 0x1469 0x339a 0xa028 0x1450 0x1450 0x35f2 0x9fb0 0x1437 0x1437 0x384a 0x9f38 0x1450 0x1450 0x3aa2 0x9eac 0x1450 0x1450 0x3cfa 0x9e16 0x1405 0x1405 0x3f52 0x9d76 0x13d3 0x13d3 0x41aa 0x9ce0 0x136f 0x136f 0x4402 0x9c4a 0x1324 0x1324 0x465a 0x9bb4 0x12a7 0x12a7 0x48b2 0x9b28 0x125c 0x125c 0x4b0a 0x9aa6 0x122a 0x122a 0x4d62 0x9a24 0x11f8 0x11f8 0x4fba 0x99a2 0x11df 0x11df 0x521c 0x9920 0x11c6 0x11c6 0x5474 0x98b2 0x11ad 0x11ad 0x56cc 0x9844 0x11ad 0x11ad 0x5924 0x97d6 0x117b 0x117b 0x5b7c 0x977c 0x1194 0x1194 0x5dd4 0x972c 0x11ad 0x11ad 0x602c 0x96d2 0x1194 0x1194 0x6284 0x968c 0x11c6 0x11c6 0x64dc 0x963c 0x11ad 0x11ad 0x6734 0x9600 0x11df 0x11df 0x698c 0x95c4 0x1211 0x1211 0x6be4 0x957e 0x1211 0x1211 0x6e3c 0x9542 0x122a 0x122a 0x7094 0x9510 0x125c 0x125c 0x72ec 0x94de 0x128e 0x128e 0x7544 0x94ac 0x12a7 0x12a7 0x779c 0x947a 0x12c0 0x12c0 0x79f4 0x9452 0x12f2 0x12f2 0x7c4c 0x9434 0x1324 0x1324 0x7ea4 0x9416 0x1356 0x1356 0x80fc 0x9402 0x13ba 0x13ba 0x8354 0x93ee 0x141e 0x141e 0x85ac 0x93da 0x1482 0x1482 0x880e 0x93bc 0x1518 0x1518 0x8a66 0x93a8 0x15c7 0x15c7 0x8cbe 0x9380 0x165d 0x165d 0x8f16 0x9362 0x173e 0x173e 0x916e 0x933a 0x181f 0x181f 0x93c6 0x9308 0x1919 0x1919 0x961e 0x92cc 0x1a2c 0x1a2c 0x9876 0x9290 0x1b71 0x1b71 0x9ace 0x924a 0x1ccf 0x1ccf 0x9d26 0x91fa 0x1e46 0x1e46 0x9f7e 0x91aa 0x1fef 0x1fef 0xa1d6 0x9150 0x2198 0x2198 0xa42e 0x90f6 0x2373 0x2373 0xa686 0x90b0 0x2580 0x2580 0xa8de 0x906a 0x27bf 0x27bf 0xab36 0x9038 0x2a62 0x2a62 0xad8e 0x8ffc 0x2d9b 0x2d9b 0xafe6 0x8fc0 0x3183 0x3183 0xb23e 0x8f48 0x35e8 0x35e8 0xb496 0x8e80 0x3a1b 0x3a1b 0xb6ee 0x8d4a 0x3d6d 0x3d6d 0xb946 0x8bb0 0x410a 0x410a 0xbb6c 0x899e 0x469b 0x469b 0xbc98 0x8818 0x42e5 0x42e5 0xbd60 0x86ba 0x3f93 0x3f93 0xbdf6 0x858e 0x3c73 0x3c73 0xbe6e 0x8476 0x39d0 0x39d0 0xbed2 0x837c 0x3791 0x3791 0xbf22 0x828c 0x3539 0x3539 0xbf68 0x81b0 0x3313 0x3313 0xbfa4 0x80de 0x3106 0x3106 0xbfd6 0x8016 0x2ef9 0x2ef9 0xc008 0x8016 0x2ef9 0x2ef9 0xc008 0x8016 0x2ef9 0x2ef9 0xc008 0x8016 0x2ef9 0x2ef9 0xc008 0x8016 0x2ef9 0x2ef9>;
		battery1_profile_t4_col = <0x4>;
		battery1_profile_t4_num = <0x5e>;
		compatible = "mediatek,bat_gm30";
		enable_tmp_intr_suspend = <0x0>;
		g_FG_PSEUDO100 = <0x61 0x61 0x64 0x64 0x61 0x61 0x64 0x64 0x5f 0x5f 0x64 0x64 0x5f 0x5c 0x64 0x64 0x5f 0x5a 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
		g_FG_PSEUDO100_T0 = <0x61>;
		g_FG_PSEUDO100_T1 = <0x61>;
		g_FG_PSEUDO100_T2 = <0x5f>;
		g_FG_PSEUDO100_T3 = <0x5c>;
		g_FG_PSEUDO100_T4 = <0x5a>;
		g_FG_PSEUDO100_col = <0xa>;
		g_FG_PSEUDO100_row = <0x4>;
		g_PMIC_MIN_VOL = <0x82dc 0x82dc 0x82dc 0x82dc 0x80e8 0x80e8 0x80e8 0x80e8 0x82dc 0x82dc 0x82dc 0x82dc 0x7dc8 0x7dc8 0x7dc8 0x7dc8 0x7918 0x7918 0x7918 0x7918 0x7b0c 0x7b0c 0x7b0c 0x7b0c 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x79e0>;
		g_PMIC_MIN_VOL_col = <0xa>;
		g_PMIC_MIN_VOL_row = <0x4>;
		g_PON_SYS_IBOOT = <0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388>;
		g_PON_SYS_IBOOT_col = <0xa>;
		g_PON_SYS_IBOOT_row = <0x4>;
		g_QMAX_SYS_VOL = <0x8886 0x8886 0x8886 0x8886 0x8886 0x8886 0x8886 0x8886 0x89f0 0x89f0 0x89f0 0x89f0 0x8860 0x8860 0x89f0 0x89f0 0x8860 0x8860 0x89f0 0x89f0 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020>;
		g_QMAX_SYS_VOL_col = <0xa>;
		g_QMAX_SYS_VOL_row = <0x4>;
		io-channel-names = "batteryID-channel";
		io-channels = <0x2a 0x4>;
		phandle = <0xb0>;
	};

	blk_thermal {
		compatible = "mediatek,blk_thermal_ntc";
		io-channel-names = "blk_thermal-channel";
		io-channels = <0x2a 0x3>;
		phandle = <0xb4>;
		status = "okay";
	};

	board_id {
		compatible = "mediatek,board_id";
		phandle = <0xb3>;
	};

	boot_dramboost {
		boost_opp = <0x0>;
		compatible = "mediatek,dvfsrc-boost";
		phandle = <0xe4>;
	};

	bpi_bsi_slv0@1021e000 {
		compatible = "mediatek,bpi_bsi_slv0";
		reg = <0x0 0x1021e000 0x0 0x1000>;
	};

	bpi_bsi_slv1@1021f000 {
		compatible = "mediatek,bpi_bsi_slv1";
		reg = <0x0 0x1021f000 0x0 0x1000>;
	};

	bpi_bsi_slv2@10225000 {
		compatible = "mediatek,bpi_bsi_slv2";
		reg = <0x0 0x10225000 0x0 0x1000>;
	};

	bt@00000000 {
		compatible = "mediatek,bt";
		phandle = <0xb5>;
		pm_qos_support = <0x1>;
	};

	btif@1100c000 {
		clock-names = "btifc", "apdmac";
		clocks = <0x2b 0x1a 0x2b 0x72>;
		compatible = "mediatek,btif";
		interrupts = <0x0 0x9e 0x4 0x0 0x98 0x4 0x0 0x99 0x4>;
		reg = <0x0 0x1100c000 0x0 0x1000 0x0 0x10217d80 0x0 0x80 0x0 0x10217e00 0x0 0x80>;
	};

	bus_dbg@10208000 {
		compatible = "mediatek,bus_dbg-v2";
		interrupts = <0x0 0xc9 0x4>;
		mediatek,bus_dbg_con_offset = <0x2fc>;
		reg = <0x0 0x10208000 0x0 0x1000 0x0 0x10001000 0x0 0x1000>;
	};

	bus_parity {
		compatible = "mediatek,mt6885-bus-parity";
		infra-names = "MCU2EMI_M0", "MCU2EMI_M1", "MCU2IFR_REG", "INF_L3C2MCU";
		infra-types = <0x1 0x1 0x1 0x0>;
		interrupt-names = "mcu-bus-parity", "infra-bus-parity";
		interrupts = <0x0 0x1f 0x4 0x0 0xb1 0x4>;
		mcu-data-len = <0x4 0x4 0x2 0x4 0x2 0x2>;
		mcu-names = "MST_CCIM0", "MST_CCIM1", "MST_INTAXI", "SLV_1TO2", "SLV_L3C", "SLV_GIC";
		mcu-types = <0x0 0x0 0x0 0x1 0x1 0x1>;
		reg = <0x0 0xc538800 0x0 0x20 0x0 0xc538820 0x0 0x20 0x0 0xc538840 0x0 0x20 0x0 0xc538860 0x0 0x40 0x0 0xc5388a0 0x0 0x30 0x0 0xc5388d0 0x0 0x30 0x0 0x10001780 0x0 0x14 0x0 0x10001794 0x0 0x14 0x0 0x100017a8 0x0 0x14 0x0 0x100017bc 0x0 0x8 0x0 0xc53a39c 0x0 0x4>;
	};

	bus_tracer@0d040000 {
		compatible = "mediatek,bus_tracer-v1";
		mediatek,at_id = <0x10 0x30 0x70>;
		mediatek,enabled_tracer = <0x1 0x1 0x1>;
		mediatek,num_tracer = <0x3>;
		reg = <0x0 0xd040000 0x0 0x100 0x0 0xd01a000 0x0 0x1000 0x0 0xd041000 0x0 0x3000 0x0 0xd010000 0x0 0x1000 0x0 0xd040800 0x0 0x100 0x0 0xd040900 0x0 0x100 0x0 0xd040a00 0x0 0x100>;
	};

	cache_parity {
		compatible = "mediatek,cache_parity";
		err_level = <0x0>;
		interrupts = <0x0 0x1 0x4 0x0 0x2 0x4 0x0 0x3 0x4 0x0 0x4 0x4 0x0 0x5 0x4 0x0 0x6 0x4 0x0 0x7 0x4 0x0 0x8 0x4 0x0 0x0 0x4>;
		version = <0x2>;
	};

	cam1@1a030000 {
		compatible = "mediatek,cam1";
		interrupts = <0x0 0x140 0x4>;
		reg = <0x0 0x1a030000 0x0 0x8000>;
	};

	cam1_inner@1a038000 {
		compatible = "mediatek,cam1_inner";
		reg = <0x0 0x1a038000 0x0 0x8000>;
	};

	cam2@1a050000 {
		compatible = "mediatek,cam2";
		interrupts = <0x0 0x141 0x4>;
		reg = <0x0 0x1a050000 0x0 0x8000>;
	};

	cam2_inner@1a058000 {
		compatible = "mediatek,cam2_inner";
		reg = <0x0 0x1a058000 0x0 0x8000>;
	};

	cam3@1a070000 {
		compatible = "mediatek,cam3";
		reg = <0x0 0x1a070000 0x0 0x8000>;
	};

	cam3_inner@1a078000 {
		compatible = "mediatek,cam3_inner";
		reg = <0x0 0x1a078000 0x0 0x8000>;
	};

	cam_smi_subcom@1a00c000 {
		clock-names = "scp-cam";
		clocks = <0x2e 0xd>;
		compatible = "mediatek,cam_smi_subcom", "mediatek,smi_common";
		mediatek,smi-id = <0x1a>;
		reg = <0x0 0x1a00c000 0x0 0x1000>;
	};

	cam_smi_subcom@1a00d000 {
		clock-names = "scp-cam";
		clocks = <0x2e 0xd>;
		compatible = "mediatek,cam_smi_subcom", "mediatek,smi_common";
		mediatek,smi-id = <0x1b>;
		reg = <0x0 0x1a00d000 0x0 0x1000>;
	};

	camera_af_hw_node {
		compatible = "mediatek, camera_af_lens";
		phandle = <0x122>;
	};

	camsv3@1a092000 {
		compatible = "mediatek,camsv3";
		interrupts = <0x0 0x147 0x4>;
		reg = <0x0 0x1a092000 0x0 0x1000>;
	};

	camsv4@1a093000 {
		compatible = "mediatek,camsv4";
		interrupts = <0x0 0x148 0x4>;
		reg = <0x0 0x1a093000 0x0 0x1000>;
	};

	camsv5@1a094000 {
		compatible = "mediatek,camsv5";
		interrupts = <0x0 0x149 0x4>;
		reg = <0x0 0x1a094000 0x0 0x1000>;
	};

	camsv6@1a095000 {
		compatible = "mediatek,camsv6";
		interrupts = <0x0 0x14a 0x4>;
		reg = <0x0 0x1a095000 0x0 0x1000>;
	};

	camsv7@1a096000 {
		compatible = "mediatek,camsv7";
		interrupts = <0x0 0x14e 0x4>;
		reg = <0x0 0x1a096000 0x0 0x1000>;
	};

	camsv8@1a097000 {
		compatible = "mediatek,camsv8";
		interrupts = <0x0 0x14f 0x4>;
		reg = <0x0 0x1a097000 0x0 0x1000>;
	};

	camsys@1a000000 {
		clock-names = "ISP_SCP_SYS_CAM", "ISP_SCP_SYS_RAWA", "ISP_SCP_SYS_RAWB", "CAMSYS_CAM_CGPDN", "CAMSYS_CAMTG_CGPDN", "CAMSYS_CAMSV0_CGPDN", "CAMSYS_CAMSV1_CGPDN", "CAMSYS_CAMSV2_CGPDN", "CAMSYS_LARB13_CGPDN", "CAMSYS_LARB14_CGPDN", "CAMSYS_CCU0_CGPDN", "CAMSYS_SENINF_CGPDN", "CAMSYS_MAIN_CAM2MM_GALS_CGPDN", "CAMSYS_RAWALARB16_CGPDN", "CAMSYS_RAWACAM_CGPDN", "CAMSYS_RAWATG_CGPDN", "CAMSYS_RAWBLARB17_CGPDN", "CAMSYS_RAWBCAM_CGPDN", "CAMSYS_RAWBTG_CGPDN", "TOPCKGEN_TOP_MUX_CCU", "TOPCKGEN_TOP_MUX_CAMTM";
		clocks = <0x2e 0xd 0x2e 0xe 0x2e 0xf 0x63 0x3 0x63 0x4 0x63 0x6 0x63 0x7 0x63 0x8 0x63 0x0 0x63 0x1 0x63 0x9 0x63 0x5 0x63 0xf 0x69 0x0 0x69 0x1 0x69 0x2 0x6a 0x0 0x6a 0x1 0x6a 0x2 0x2c 0xa4 0x2c 0xcf>;
		compatible = "mediatek,camsys", "syscon";
		phandle = <0x126>;
		reg = <0x0 0x1a000000 0x0 0x10000>;
	};

	camsys_a@1a04f000 {
		compatible = "mediatek,camsys_a";
		phandle = <0x127>;
		reg = <0x0 0x1a04f000 0x0 0x1000>;
	};

	camsys_b@1a06f000 {
		compatible = "mediatek,camsys_b";
		phandle = <0x128>;
		reg = <0x0 0x1a06f000 0x0 0x1000>;
	};

	camsys_c@1a08f000 {
		compatible = "mediatek,camsys_c";
		phandle = <0x129>;
		reg = <0x0 0x1a08f000 0x0 0x1000>;
	};

	camsys_main@1a000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,camsys_main", "mediatek,mt6833-camsys_main", "syscon";
		phandle = <0x63>;
		pwr-regmap = <0x47>;
		reg = <0x0 0x1a000000 0x0 0x1000>;
	};

	camsys_rawa@1a04f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,camsys_rawa", "mediatek,mt6833-camsys_rawa", "syscon";
		phandle = <0x69>;
		pwr-regmap = <0x47>;
		reg = <0x0 0x1a04f000 0x0 0x1000>;
	};

	camsys_rawb@1a06f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,camsys_rawb", "mediatek,mt6833-camsys_rawb", "syscon";
		phandle = <0x6a>;
		pwr-regmap = <0x47>;
		reg = <0x0 0x1a06f000 0x0 0x1000>;
	};

	ccu@1a101000 {
		clock-names = "CCU_CLK_CAM_CCU", "CCU_CLK_TOP_MUX", "CAM_PWR";
		clocks = <0x63 0x9 0x2c 0xa4 0x2e 0xd>;
		compatible = "mediatek,ccu";
		interrupts = <0x0 0x14b 0x4>;
		reg = <0x0 0x1a101000 0x0 0x1000>;
	};

	charger {
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x1f47d0>;
		algorithm_name = "SwitchCharging2";
		apple_1_0a_charger_current = <0x9eb10>;
		apple_2_1a_charger_current = <0xc3500>;
		battery_cv = <0x426030>;
		bif_cv_under_threshold2 = <0x43e6d0>;
		bif_threshold1 = <0x40d990>;
		bif_threshold2 = <0x419ce0>;
		cable_imp_threshold = <0x2bb>;
		charging_host_charger_current = <0x16e360>;
		chg1_ta_ac_charger_current = <0x16e360>;
		chg2_ta_ac_charger_current = <0x16e360>;
		chg_cycle_count_level1 = <0x1>;
		chg_cycle_count_level2 = <0x64>;
		chg_cycle_count_level3 = <0xc8>;
		chg_cycle_count_level4 = <0x12c>;
		compatible = "mediatek,charger";
		dual_polling_ieoc = <0xb71b0>;
		enable_dynamic_mivr;
		enable_min_charge_temp;
		enable_sw_ffc;
		enable_sw_jeita;
		enable_type_c;
		ffc_cv_1 = <0x43bfc0>;
		ffc_cv_2 = <0x4398b0>;
		ffc_cv_3 = <0x4371a0>;
		ffc_cv_4 = <0x434a90>;
		high_temp_to_enter_pe40 = <0x27>;
		high_temp_to_leave_pe40 = <0x2e>;
		ibus_err = <0xe>;
		jeita_temp_above_t4_cv = <0x3e6890>;
		jeita_temp_below_t0_cc = <0x77a10>;
		jeita_temp_below_t0_cv = <0x43bfc0>;
		jeita_temp_t0_to_t1_cc = <0xef420>;
		jeita_temp_t0_to_t1_cv = <0x43bfc0>;
		jeita_temp_t1_to_t2_cc = <0x256250>;
		jeita_temp_t1_to_t2_cv = <0x43bfc0>;
		jeita_temp_t2_to_t3_cc = <0x30d400>;
		jeita_temp_t2_to_t3_cv = <0x43bfc0>;
		jeita_temp_t3_to_t4_cc = <0x30d400>;
		jeita_temp_t3_to_t4_cv = <0x43bfc0>;
		jeita_temp_t4_to_t5_cc = <0x256250>;
		low_temp_to_enter_pe40 = <0x10>;
		low_temp_to_leave_pe40 = <0xa>;
		max_charge_temp = <0x3a>;
		max_charge_temp_minus_x_degree = <0x38>;
		max_charger_voltage = <0xdd40a0>;
		max_dmivr_charger_current = <0x155cc0>;
		min_charge_temp = <0xa>;
		min_charge_temp_plus_x_degree = <0x0>;
		min_charger_voltage = <0x432380>;
		min_charger_voltage_1 = <0x401640>;
		min_charger_voltage_2 = <0x3d0900>;
		non_std_ac_charger_current = <0xf4240>;
		pd_ichg_level_threshold = <0xf4240>;
		pd_stop_battery_soc = <0x50>;
		pd_vbus_low_bound = <0x4c4b40>;
		pd_vbus_upper_bound = <0x4c4b40>;
		pe20_ichg_level_threshold = <0xf4240>;
		pe40_dual_charger_chg1_current = <0x1e8480>;
		pe40_dual_charger_chg2_current = <0x1e8480>;
		pe40_dual_charger_input_current = <0x2dc6c0>;
		pe40_r_cable_1a_lower = <0x22f>;
		pe40_r_cable_2a_lower = <0x1a4>;
		pe40_r_cable_3a_lower = <0x117>;
		pe40_single_charger_current = <0x2dc6c0>;
		pe40_single_charger_input_current = <0x2dc6c0>;
		pe40_stop_battery_soc = <0x50>;
		pe_ichg_level_threshold = <0xf4240>;
		phandle = <0x14b>;
		power_path_support;
		recharger_uisoc_limit = <0x63>;
		slave_mivr_diff = <0x186a0>;
		ta_12v_support;
		ta_9v_support;
		ta_ac_12v_input_current = <0x30d400>;
		ta_ac_7v_input_current = <0x30d400>;
		ta_ac_9v_input_current = <0x30d400>;
		ta_ac_charger_current = <0x2dc6c0>;
		ta_start_battery_soc = <0x0>;
		ta_stop_battery_soc = <0x55>;
		temp_neg_10_thres = <0xa>;
		temp_t0_thres = <0x0>;
		temp_t0_thres_plus_x_degree = <0x0>;
		temp_t1_thres = <0x5>;
		temp_t1_thres_plus_x_degree = <0x5>;
		temp_t2_thres = <0xa>;
		temp_t2_thres_plus_x_degree = <0xa>;
		temp_t3_thres = <0xf>;
		temp_t3_thres_plus_x_degree = <0x17>;
		temp_t4_thres = <0x30>;
		temp_t4_thres_minus_x_degree = <0x2d>;
		temp_t5_thres = <0x3a>;
		temp_t5_thres_minus_x_degree = <0x37>;
		usb_charger_current = <0x7a120>;
		usb_charger_current_configured = <0x7a120>;
		usb_charger_current_suspend = <0x0>;
		usb_charger_current_unconfigured = <0x11170>;
		vbat_cable_imp_threshold = <0x3b8260>;
		vsys_watt = <0x4c4b40>;
	};

	chipid@08000000 {
		compatible = "mediatek,chipid";
		reg = <0x0 0x8000000 0x0 0x4 0x0 0x8000004 0x0 0x4 0x0 0x8000008 0x0 0x4 0x0 0x800000c 0x0 0x4>;
	};

	chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram vmalloc=400M slub_debug=OFZPU swiotlb=noforce initcall_debug=1 firmware_class.path=/vendor/firmware loglevel=8 androidboot.hardware=mt6833 page_owner=on loop.max_part=7";
		kaslr-seed = <0x0 0x0>;
		phandle = <0xa1>;
	};

	clkitg {
		compatible = "simple-bus";
		phandle = <0xa9>;
		status = "okay";

		bring-up {
			clocks = <0x29>;
			compatible = "mediatek,clk-bring-up";
		};
	};

	clocks {

		clk13m {
			#clock-cells = <0x0>;
			clock-frequency = <0xc65d40>;
			compatible = "fixed-clock";
			phandle = <0x39>;
		};

		clk26m {
			#clock-cells = <0x0>;
			clock-frequency = <0x18cba80>;
			compatible = "fixed-clock";
			phandle = <0x29>;
		};

		clk32k {
			#clock-cells = <0x0>;
			clock-frequency = <0x7d00>;
			compatible = "fixed-clock";
			phandle = <0xab>;
		};

		clk_null {
			#clock-cells = <0x0>;
			clock-frequency = <0x0>;
			compatible = "fixed-clock";
			phandle = <0xaa>;
		};
	};

	cmdq-test {
		compatible = "mediatek,cmdq-test";
		mboxes = <0x41 0x17 0x0 0x1 0x43 0xb 0x0 0x1>;
		mediatek,gce = <0x41>;
		mediatek,gce-subsys = <0x63 0x1>;
		mmsys_config = <0x42>;
		token_gpr_set4 = [02 c0];
		token_user0 = [02 89];
	};

	consys@18002000 {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		clock-names = "conn", "ccif";
		clocks = <0x2e 0x1 0x2b 0x65>;
		compatible = "mediatek,mt6833-consys";
		interrupts = <0x0 0x17a 0x4 0x0 0x4f 0x4 0x0 0x17b 0x4>;
		phandle = <0xb6>;
		reg = <0x0 0x18002000 0x0 0x1000 0x0 0x10007000 0x0 0x100 0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x18007000 0x0 0x1000 0x0 0x180b1000 0x0 0x1000 0x0 0x180a3000 0x0 0x1000 0x0 0x180a5000 0x0 0x800 0x0 0x180c1000 0x0 0x1000 0x0 0x18004000 0x0 0x1000 0x0 0x1024c000 0x0 0x40 0x0 0x10003000 0x0 0x1000>;
	};

	cpe@13fb7000 {
		compatible = "mediatek,cpe";
		reg = <0x0 0x13fb7000 0x0 0x3000>;
	};

	cpumssv {
		compatible = "mediatek,cpumssv";
		phandle = <0xf9>;
		state = <0x0>;
	};

	cpus {
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0xb>;
				};

				core1 {
					cpu = <0xc>;
				};

				core2 {
					cpu = <0xd>;
				};

				core3 {
					cpu = <0xe>;
				};

				core4 {
					cpu = <0xf>;
				};

				core5 {
					cpu = <0x10>;
				};

				doe {
					phandle = <0xa2>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x11>;
				};

				core1 {
					cpu = <0x12>;
				};

				doe {
					phandle = <0xa3>;
				};
			};
		};

		cpu@000 {
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x5 0x6 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xb>;
			reg = <0x0>;
		};

		cpu@001 {
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x5 0x6 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xc>;
			reg = <0x100>;
		};

		cpu@002 {
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x5 0x6 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xd>;
			reg = <0x200>;
		};

		cpu@003 {
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x5 0x6 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xe>;
			reg = <0x300>;
		};

		cpu@004 {
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x5 0x6 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xf>;
			reg = <0x400>;
		};

		cpu@005 {
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x5 0x6 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0x10>;
			reg = <0x500>;
		};

		cpu@100 {
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a76";
			cpu-idle-states = <0x9 0xa 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0x11>;
			reg = <0x600>;
		};

		cpu@101 {
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a76";
			cpu-idle-states = <0x9 0xa 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0x12>;
			reg = <0x700>;
		};

		idle-states {
			entry-method = "arm,psci";

			clusteroff_b {
				arm,psci-suspend-param = <0x1010001>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				local-timer-stop;
				min-residency-us = <0x76c>;
				phandle = <0xa>;
			};

			clusteroff_l {
				arm,psci-suspend-param = <0x1010001>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				local-timer-stop;
				min-residency-us = <0x834>;
				phandle = <0x6>;
			};

			cpuoff_b {
				arm,psci-suspend-param = <0x10001>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				local-timer-stop;
				min-residency-us = <0x578>;
				phandle = <0x9>;
			};

			cpuoff_l {
				arm,psci-suspend-param = <0x10001>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				local-timer-stop;
				min-residency-us = <0x640>;
				phandle = <0x5>;
			};

			mcusysoff {
				arm,psci-suspend-param = <0x1010002>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x12c>;
				exit-latency-us = <0x4b0>;
				local-timer-stop;
				min-residency-us = <0xa28>;
				phandle = <0x7>;
			};

			s2idle {
				arm,psci-suspend-param = <0x1010100>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x1f4>;
				exit-latency-us = <0x578>;
				local-timer-stop;
				min-residency-us = <0xffffffff>;
				phandle = <0x8>;
			};
		};
	};

	cq_dma@10212000 {
		clock-names = "cqdma";
		clocks = <0x2b 0x4b>;
		compatible = "mediatek,mt-cqdma-v1";
		interrupts = <0x0 0x9a 0x4 0x0 0x9b 0x4 0x0 0x9c 0x4 0x0 0x9d 0x4>;
		nr_channel = <0x4>;
		reg = <0x0 0x10212000 0x0 0x80 0x0 0x10212100 0x0 0x80 0x0 0x10212200 0x0 0x80 0x0 0x10212300 0x0 0x80>;
	};

	dbg_ao@0d000000 {
		compatible = "mediatek,dbg_ao";
		reg = <0x0 0xd000000 0x0 0x10000>;
	};

	dbg_cti@0d020000 {
		compatible = "mediatek,dbg_cti";
		reg = <0x0 0xd020000 0x0 0x10000>;
	};

	dbg_dem@0d0a0000 {
		compatible = "mediatek,dbg_dem";
		interrupts = <0x0 0xae 0x4>;
		reg = <0x0 0xd0a0000 0x0 0x10000>;
	};

	dbg_etr@0d030000 {
		compatible = "mediatek,dbg_etr";
		reg = <0x0 0xd030000 0x0 0x10000>;
	};

	dbg_mdsys1@0d0c0000 {
		compatible = "mediatek,dbg_mdsys1";
		reg = <0x0 0xd0c0000 0x0 0x40000>;
	};

	dbg_tracker2@10218000 {
		compatible = "mediatek,dbg_tracker2";
		reg = <0x0 0x10218000 0x0 0x1000>;
	};

	dbgtop@1000d000 {
		compatible = "mediatek,dbgtop";
		reg = <0x0 0x1000d000 0x0 0x1000>;
	};

	dcm@10001000 {
		compatible = "mediatek,mt6833-dcm";
		infra_disable = <0x0>;
		mcu_disable = <0x0>;
		phandle = <0xad>;
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10002000 0x0 0x1000 0x0 0x10022000 0x0 0x1000 0x0 0xc530000 0x0 0x5000 0x0 0xc538000 0x0 0x5000 0x0 0xc53a800 0x0 0x1000 0x0 0xc53c000 0x0 0x1000>;
		reg-names = "infracfg_ao", "infracfg_ao_mem", "infra_ao_bcrm", "mcusys_par_wrap", "mp_cpusys_top", "cpccfg_reg", "mcusys_cfg_reg";
	};

	depth@1b100000 {
		compatible = "mediatek,depth";
		interrupts = <0x0 0x16a 0x4>;
		reg = <0x0 0x1b100000 0x0 0x1000>;
	};

	devapc@10207000 {
		clock-names = "devapc-infra-clock";
		clocks = <0x2b 0x2b>;
		compatible = "mediatek,mt6833-devapc";
		interrupts = <0x0 0xbb 0x4>;
		reg = <0x0 0x10207000 0x0 0x1000 0x0 0x10274000 0x0 0x1000 0x0 0x10275000 0x0 0x1000 0x0 0x11020000 0x0 0x1000 0x0 0x10030000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000 0x0 0x10033000 0x0 0x1000 0x0 0x10c000 0x0 0x1000>;
	};

	devapc_ao_infra_peri@1000e000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x0 0x1000e000 0x0 0x1000>;
	};

	devapc_ao_infra_peri@10022000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x0 0x10022000 0x0 0x1000>;
	};

	devapc_ao_infra_peri@10023000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x0 0x10023000 0x0 0x1000>;
	};

	devapc_ao_infra_peri@10024000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x0 0x10024000 0x0 0x1000>;
	};

	devapc_ao_infra_peri@10025000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x0 0x10025000 0x0 0x1000>;
	};

	devapc_ao_md@10019000 {
		compatible = "mediatek,devapc_ao_md";
		reg = <0x0 0x10019000 0x0 0x1000>;
	};

	devapc_ao_mm@1001c000 {
		compatible = "mediatek,devapc_ao_mm";
		reg = <0x0 0x1001c000 0x0 0x1000>;
	};

	devapc_mpu_ao@10015000 {
		compatible = "mediatek,devapc_mpu_ao";
		reg = <0x0 0x10015000 0x0 0x1000>;
	};

	device_mpu_low@1021a000 {
		compatible = "mediatek,device_mpu_low";
		interrupts = <0x0 0xbc 0x4>;
		page-size = <0x200000>;
		prot-base = <0x0 0x40000000>;
		prot-size = <0x4 0x0>;
		reg = <0x0 0x1021a000 0x0 0x1000>;
	};

	dfd@0c600000 {
		compatible = "mediatek,dfd";
		mediatek,chain_length = <0x91fe>;
		mediatek,enabled = <0x1>;
		mediatek,rg_dfd_timeout = <0xa0>;
		phandle = <0xff>;
	};

	dfd_cache {
		compatible = "mediatek,dfd_cache";
		mediatek,enabled = <0x0>;
		mediatek,l2c_trigger = <0x0>;
		mediatek,rg_dfd_timeout = <0x5dc0>;
		phandle = <0x100>;
	};

	dfd_controller@13e00000 {
		compatible = "mediatek,dfd_controller";
		reg = <0x0 0x13e00000 0x0 0x112000>;
	};

	dip_a0@15021000 {
		compatible = "mediatek,dip1";
		interrupts = <0x0 0x15a 0x4>;
		reg = <0x0 0x15021000 0x0 0xc000>;
	};

	dip_a10@1502b000 {
		compatible = "mediatek,dip_a10";
		reg = <0x0 0x1502b000 0x0 0x1000>;
	};

	dip_a11@1502c000 {
		compatible = "mediatek,dip_a11";
		reg = <0x0 0x1502c000 0x0 0x1000>;
	};

	dip_a1@15022000 {
		compatible = "mediatek,dip_a1";
		reg = <0x0 0x15022000 0x0 0x1000>;
	};

	dip_a2@15023000 {
		compatible = "mediatek,dip_a2";
		reg = <0x0 0x15023000 0x0 0x1000>;
	};

	dip_a3@15024000 {
		compatible = "mediatek,dip_a3";
		reg = <0x0 0x15024000 0x0 0x1000>;
	};

	dip_a4@15025000 {
		compatible = "mediatek,dip_a4";
		reg = <0x0 0x15025000 0x0 0x1000>;
	};

	dip_a5@15026000 {
		compatible = "mediatek,dip_a5";
		reg = <0x0 0x15026000 0x0 0x1000>;
	};

	dip_a6@15027000 {
		compatible = "mediatek,dip_a6";
		reg = <0x0 0x15027000 0x0 0x1000>;
	};

	dip_a7@15028000 {
		compatible = "mediatek,dip_a7";
		reg = <0x0 0x15028000 0x0 0x1000>;
	};

	dip_a8@15029000 {
		compatible = "mediatek,dip_a8";
		reg = <0x0 0x15029000 0x0 0x1000>;
	};

	dip_a9@1502a000 {
		compatible = "mediatek,dip_a9";
		reg = <0x0 0x1502a000 0x0 0x1000>;
	};

	dip_b0@15821000 {
		compatible = "mediatek,dip_b0";
		interrupts = <0x0 0x161 0x4>;
		reg = <0x0 0x15821000 0x0 0x1000>;
	};

	dip_b10@1582b000 {
		compatible = "mediatek,dip_b10";
		reg = <0x0 0x1582b000 0x0 0x1000>;
	};

	dip_b11@1582c000 {
		compatible = "mediatek,dip_b11";
		reg = <0x0 0x1582c000 0x0 0x1000>;
	};

	dip_b1@15822000 {
		compatible = "mediatek,dip_b1";
		reg = <0x0 0x15822000 0x0 0x1000>;
	};

	dip_b2@15823000 {
		compatible = "mediatek,dip_b2";
		reg = <0x0 0x15823000 0x0 0x1000>;
	};

	dip_b3@15824000 {
		compatible = "mediatek,dip_b3";
		reg = <0x0 0x15824000 0x0 0x1000>;
	};

	dip_b4@15825000 {
		compatible = "mediatek,dip_b4";
		reg = <0x0 0x15825000 0x0 0x1000>;
	};

	dip_b5@15826000 {
		compatible = "mediatek,dip_b5";
		reg = <0x0 0x15826000 0x0 0x1000>;
	};

	dip_b6@15827000 {
		compatible = "mediatek,dip_b6";
		reg = <0x0 0x15827000 0x0 0x1000>;
	};

	dip_b7@15828000 {
		compatible = "mediatek,dip_b7";
		reg = <0x0 0x15828000 0x0 0x1000>;
	};

	dip_b8@15829000 {
		compatible = "mediatek,dip_b8";
		reg = <0x0 0x15829000 0x0 0x1000>;
	};

	dip_b9@1582a000 {
		compatible = "mediatek,dip_b9";
		reg = <0x0 0x1582a000 0x0 0x1000>;
	};

	disp_aal0@1400c000 {
		clocks = <0x42 0x8>;
		compatible = "mediatek,disp_aal0", "mediatek,mt6833-disp-aal";
		interrupts = <0x0 0x106 0x4>;
		phandle = <0x115>;
		reg = <0x0 0x1400c000 0x0 0x1000>;
	};

	disp_ccorr0@1400b000 {
		clocks = <0x42 0x9>;
		compatible = "mediatek,disp_ccorr0", "mediatek,mt6833-disp-ccorr";
		interrupts = <0x0 0x104 0x4>;
		phandle = <0x114>;
		reg = <0x0 0x1400b000 0x0 0x1000>;
	};

	disp_color0@14009000 {
		clocks = <0x42 0xa>;
		compatible = "mediatek,disp_color0", "mediatek,mt6833-disp-color";
		interrupts = <0x0 0x103 0x4>;
		phandle = <0x113>;
		reg = <0x0 0x14009000 0x0 0x1000>;
	};

	disp_dither0@1400f000 {
		clocks = <0x42 0x10>;
		compatible = "mediatek,disp_dither0", "mediatek,mt6833-disp-dither";
		interrupts = <0x0 0x109 0x4>;
		phandle = <0x118>;
		reg = <0x0 0x1400f000 0x0 0x1000>;
	};

	disp_gamma0@1400d000 {
		clocks = <0x42 0xd>;
		compatible = "mediatek,disp_gamma0", "mediatek,mt6833-disp-gamma";
		interrupts = <0x0 0x107 0x4>;
		phandle = <0x116>;
		reg = <0x0 0x1400d000 0x0 0x1000>;
	};

	disp_leds {
		compatible = "mediatek,disp-leds";

		backlight {
			default-state = "on";
			label = "lcd-backlight";
			led-bits = <0xb>;
			max-brightness = <0x7ff>;
			trans-bits = <0xb>;
		};
	};

	disp_mutex@14001000 {
		clocks = <0x42 0x0>;
		compatible = "mediatek,disp_mutex0", "mediatek,mt6833-disp-mutex";
		interrupts = <0x0 0xfd 0x4>;
		phandle = <0x10e>;
		reg = <0x0 0x14001000 0x0 0x1000>;
	};

	disp_ovl0@14005000 {
		clocks = <0x42 0x2>;
		compatible = "mediatek,disp_ovl0", "mediatek,mt6833-disp-ovl";
		interrupts = <0x0 0xff 0x4>;
		iommus = <0x6e 0x2 0x6e 0x1>;
		mediatek,larb = <0x6d>;
		mediatek,smi-id = <0x0>;
		phandle = <0x10f>;
		reg = <0x0 0x14005000 0x0 0x1000>;
	};

	disp_ovl0_2l@14006000 {
		clocks = <0x42 0x4>;
		compatible = "mediatek,disp_ovl0_2l", "mediatek,mt6833-disp-ovl";
		interrupts = <0x0 0x100 0x4>;
		iommus = <0x6e 0x21 0x6e 0x20>;
		mediatek,larb = <0x6f>;
		mediatek,smi-id = <0x1>;
		phandle = <0x110>;
		reg = <0x0 0x14006000 0x0 0x1000>;
	};

	disp_postmask0@1400e000 {
		clocks = <0x42 0xe>;
		compatible = "mediatek,disp_postmask0", "mediatek,mt6833-disp-postmask";
		interrupts = <0x0 0x108 0x4>;
		iommus = <0x6e 0x0>;
		mediatek,larb = <0x6d>;
		mediatek,smi-id = <0x0>;
		phandle = <0x117>;
		reg = <0x0 0x1400e000 0x0 0x1000>;
	};

	disp_pwm0@1100e000 {
		#pwm-cells = <0x2>;
		clock-names = "main", "mm", "pwm_src";
		clocks = <0x2b 0x35 0x2c 0xbd 0x2c 0x4f>;
		compatible = "mediatek,disp_pwm0", "mediatek,mt6833-disp-pwm";
		interrupts = <0x0 0xab 0x4>;
		phandle = <0x14>;
		reg = <0x0 0x1100e000 0x0 0x1000>;
	};

	disp_rdma0@14007000 {
		clocks = <0x42 0x3>;
		compatible = "mediatek,disp_rdma0", "mediatek,mt6833-disp-rdma";
		interrupts = <0x0 0x101 0x4>;
		iommus = <0x6e 0x22>;
		mediatek,larb = <0x6f>;
		mediatek,smi-id = <0x1>;
		phandle = <0x111>;
		reg = <0x0 0x14007000 0x0 0x1000>;
	};

	disp_rsz0@14008000 {
		clocks = <0x42 0x7>;
		compatible = "mediatek,disp_rsz0", "mediatek,mt6833-disp-rsz";
		interrupts = <0x0 0x102 0x4>;
		phandle = <0x112>;
		reg = <0x0 0x14008000 0x0 0x1000>;
	};

	disp_smi_2x1_sub_common_u0@1401b000 {
		clock-names = "scp-dis";
		clocks = <0x2e 0xb>;
		compatible = "mediatek,disp_smi_2x1_sub_common_u0", "mediatek,smi_common";
		mediatek,smi-id = <0x16>;
		reg = <0x0 0x1401b000 0x0 0x1000>;
	};

	disp_smi_2x1_sub_common_u1@1401c000 {
		clock-names = "scp-dis";
		clocks = <0x2e 0xb>;
		compatible = "mediatek,disp_smi_2x1_sub_common_u1", "mediatek,smi_common";
		mediatek,smi-id = <0x17>;
		reg = <0x0 0x1401c000 0x0 0x1000>;
	};

	disp_wdma0@14014000 {
		clocks = <0x42 0x5>;
		compatible = "mediatek,disp_wdma0", "mediatek,mt6833-disp-wdma";
		interrupts = <0x0 0x10e 0x4>;
		iommus = <0x6e 0x23>;
		mediatek,larb = <0x6f>;
		mediatek,smi-id = <0x1>;
		phandle = <0x11b>;
		reg = <0x0 0x14014000 0x0 0x1000>;
	};

	dispsys {
		clock-names = "MMSYS_MTCMOS", "MMSYS_SMI_COMMON", "MMSYS_SMI_GALS", "MMSYS_SMI_INFRA", "MMSYS_SMI_IOMMU", "MMSYS_DISP_OVL0", "MMSYS_DISP_OVL0_2L", "MMSYS_DISP_RDMA0", "MMSYS_DISP_WDMA0", "MMSYS_DISP_COLOR0", "MMSYS_DISP_CCORR0", "MMSYS_DISP_AAL0", "MMSYS_DISP_GAMMA0", "MMSYS_DISP_POSTMASK0", "MMSYS_DISP_DITHER0", "MMSYS_DSI0", "MMSYS_DSI0_IF_CK", "MMSYS_26M", "MMSYS_DISP_MUTEX0", "MMSYS_DISP_CONFIG", "MMSYS_DISP_RSZ0", "APMIXED_MIPI_26M", "TOP_MUX_DISP_PWM", "DISP_PWM", "TOP_26M", "TOP_MUX_DISP", "TOP_UNIVPLL2_D4";
		clocks = <0x2e 0xb 0x42 0x11 0x42 0x16 0x42 0xb 0x42 0x17 0x42 0x2 0x42 0x4 0x42 0x3 0x42 0x5 0x42 0xa 0x42 0x9 0x42 0x8 0x42 0xd 0x42 0xe 0x42 0x10 0x42 0x13 0x42 0x18 0x42 0x19 0x42 0x0 0x42 0x1 0x42 0x7 0x45 0x11 0x2c 0xd0 0x2b 0x35 0x29 0x2c 0x9d 0x2c 0x1d>;
		compatible = "mediatek,dispsys";
		mediatek,larb = <0x6d>;
	};

	dispsys_config@14000000 {
		#clock-cells = <0x1>;
		clock-num = <0x4>;
		clocks = <0x2e 0xb 0x42 0x19 0x42 0x1 0x42 0x0>;
		compatible = "mediatek,dispsys_config", "syscon", "mediatek,mt6833-mmsys";
		fake-engine = <0x6d 0x3 0x6f 0x24>;
		gce-client-names = "CLIENT_CFG0", "CLIENT_CFG1", "CLIENT_CFG2", "CLIENT_TRIG_LOOP0", "CLIENT_SODI_LOOP0", "CLIENT_SUB_CFG0", "CLIENT_DSI_CFG0", "CLIENT_SEC_CFG0", "CLIENT_SEC_CFG1", "CLIENT_SEC_CFG2";
		gce-event-names = "disp_mutex0_eof", "disp_token_stream_dirty0", "disp_token_sodi0", "disp_wait_dsi0_te", "disp_token_stream_eof0", "disp_dsi0_eof", "disp_token_esd_eof0", "disp_rdma0_eof0", "disp_wdma0_eof0", "disp_token_stream_block0", "disp_token_cabc_eof0", "disp_wdma0_eof2", "disp_dsi0_sof0";
		gce-events = <0x41 0x1b2 0x41 0x280 0x41 0x29f 0x41 0x1c2 0x41 0x281 0x41 0x19a 0x41 0x282 0x41 0x19e 0x41 0x19b 0x41 0x283 0x41 0x284 0x41 0x19b 0x41 0x18e>;
		gce-subsys = <0x41 0x14000000 0x1 0x41 0x14010000 0x2 0x41 0x14020000 0x3>;
		helper-name = "MTK_DRM_OPT_STAGE", "MTK_DRM_OPT_USE_CMDQ", "MTK_DRM_OPT_USE_M4U", "MTK_DRM_OPT_SODI_SUPPORT", "MTK_DRM_OPT_IDLE_MGR", "MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE", "MTK_DRM_OPT_IDLEMGR_BY_REPAINT", "MTK_DRM_OPT_IDLEMGR_ENTER_ULPS", "MTK_DRM_OPT_IDLEMGR_KEEP_LP11", "MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING", "MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ", "MTK_DRM_OPT_MET_LOG", "MTK_DRM_OPT_USE_PQ", "MTK_DRM_OPT_ESD_CHECK_RECOVERY", "MTK_DRM_OPT_ESD_CHECK_SWITCH", "MTK_DRM_OPT_PRESENT_FENCE", "MTK_DRM_OPT_RDMA_UNDERFLOW_AEE", "MTK_DRM_OPT_DSI_UNDERRUN_AEE", "MTK_DRM_OPT_HRT", "MTK_DRM_OPT_HRT_MODE", "MTK_DRM_OPT_DELAYED_TRIGGER", "MTK_DRM_OPT_OVL_EXT_LAYER", "MTK_DRM_OPT_AOD", "MTK_DRM_OPT_RPO", "MTK_DRM_OPT_DUAL_PIPE", "MTK_DRM_OPT_DC_BY_HRT", "MTK_DRM_OPT_OVL_WCG", "MTK_DRM_OPT_OVL_SBCH", "MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK", "MTK_DRM_OPT_MET", "MTK_DRM_OPT_REG_PARSER_RAW_DUMP", "MTK_DRM_OPT_VP_PQ", "MTK_DRM_OPT_GAME_PQ", "MTK_DRM_OPT_MMPATH", "MTK_DRM_OPT_HBM", "MTK_DRM_OPT_VDS_PATH_SWITCH", "MTK_DRM_OPT_LAYER_REC", "MTK_DRM_OPT_CLEAR_LAYER", "MTK_DRM_OPT_SF_PF";
		helper-value = <0x0 0x1 0x1 0x0 0x1 0x0 0x1 0x0 0x0 0x0 0x1 0x0 0x1 0x1 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x1 0x0 0x1 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1>;
		iommus = <0x6e 0x21>;
		mboxes = <0x41 0x0 0x0 0x4 0x41 0x5 0x0 0x4 0x41 0x2 0x0 0x4 0x41 0x3 0xffffffff 0x2 0x41 0x1 0xffffffff 0x6 0x41 0x4 0x0 0x4 0x41 0x6 0x0 0x4 0x43 0x8 0x0 0x3 0x43 0x9 0x0 0x3 0x43 0x9 0x0 0x3>;
		mediatek,larb = <0x6f>;
		mediatek,mailbox-gce = <0x41>;
		phandle = <0x10d>;
		reg = <0x0 0x14000000 0x0 0x1000>;
	};

	dma-controller@10217a80 {
		#dma-cells = <0x1>;
		clock-names = "apdma";
		clocks = <0x2b 0x72>;
		compatible = "mediatek,mt6577-uart-dma";
		dma-bits = <0x22>;
		interrupts = <0x0 0x92 0x4 0x0 0x93 0x4 0x0 0x94 0x4 0x0 0x95 0x4>;
		phandle = <0x3a>;
		reg = <0x0 0x10217a80 0x0 0x80 0x0 0x10217b00 0x0 0x80 0x0 0x10217b80 0x0 0x80 0x0 0x10217c00 0x0 0x80>;
	};

	dpmaif@10014000 {
		compatible = "mediatek,dpmaif";
		interrupts = <0x0 0xd1 0x4>;
		mediatek,dpmaif_capability = <0xe>;
		phandle = <0xe5>;
		reg = <0x0 0x10014000 0x0 0x1000 0x0 0x1022d000 0x0 0x1000 0x0 0x1022c000 0x0 0x1000 0x0 0x1022e000 0x0 0x1000>;
	};

	dramc@10230000 {
		ckdiv4 = <0x874 0x4 0x2 0x874 0x4 0x2>;
		ckdiv4_ca = <0xb74 0x4 0x2 0xb74 0x4 0x2>;
		cldiv2 = <0x8b4 0x2 0x1 0x8b4 0x2 0x1>;
		compatible = "mediatek,mt6873-dramc", "mediatek,common-dramc";
		crystal_freq = <0x34>;
		dqopen = <0x870 0x200000 0x15 0x870 0x200000 0x15>;
		dqsopen = <0x870 0x100000 0x14 0x870 0x100000 0x14>;
		fbksel = <0x70c 0x40 0x6 0x70c 0x40 0x6>;
		fmeter_version = <0x1>;
		mr4_rg = <0x90 0xffff 0x0>;
		mr4_version = <0x1>;
		pll_id = <0x50c 0x100 0x8>;
		pll_md = <0x744 0x100 0x8 0x744 0x100 0x8>;
		posdiv = <0x708 0x7 0x0 0x728 0x7 0x0>;
		prediv = <0x708 0xc0000 0x12 0x728 0xc0000 0x12>;
		reg = <0x0 0x10230000 0x0 0x2000 0x0 0x10240000 0x0 0x2000 0x0 0x10234000 0x0 0x1000 0x0 0x10244000 0x0 0x1000 0x0 0x10238000 0x0 0x2000 0x0 0x10248000 0x0 0x2000 0x0 0x10236000 0x0 0x1000 0x0 0x10246000 0x0 0x1000 0x0 0x10006000 0x0 0x1000>;
		sdmpcw = <0x704 0xffff0000 0x10 0x724 0xffff0000 0x10>;
		shu_lv = <0x50c 0x30000 0x10>;
		shu_of = <0x700>;
	};

	dramc_ch1_rsv@10246000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10246000 0x0 0x2000>;
	};

	dramc_ch1_rsv@10248000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10248000 0x0 0x2000>;
	};

	dramc_ch1_rsv@1024a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x1024a000 0x0 0x2000>;
	};

	dramc_ch1_rsv@10256000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10256000 0x0 0x2000>;
	};

	dramc_ch1_rsv@10258000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10258000 0x0 0x2000>;
	};

	dramc_ch1_rsv@1025a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x1025a000 0x0 0x2000>;
	};

	dramc_ch1_rsv@10266000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10266000 0x0 0x2000>;
	};

	dramc_ch1_rsv@10268000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10268000 0x0 0x2000>;
	};

	dramc_ch1_rsv@1026a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x1026a000 0x0 0x2000>;
	};

	dramc_ch1_rsv@10900000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10900000 0x0 0x40000>;
	};

	dramc_ch1_rsv@10940000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10940000 0x0 0xc0000>;
	};

	dramc_ch1_rsv@10a00000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10a00000 0x0 0x40000>;
	};

	dramc_ch1_rsv@10a40000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10a40000 0x0 0xc0000>;
	};

	dramc_ch1_top0@10240000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x0 0x10240000 0x0 0x2000>;
	};

	dramc_ch1_top0@10250000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x0 0x10250000 0x0 0x2000>;
	};

	dramc_ch1_top0@10260000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x0 0x10260000 0x0 0x2000>;
	};

	dramc_ch1_top1@10242000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x0 0x10242000 0x0 0x2000>;
	};

	dramc_ch1_top1@10252000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x0 0x10252000 0x0 0x2000>;
	};

	dramc_ch1_top1@10262000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x0 0x10262000 0x0 0x2000>;
	};

	dramc_ch1_top2@10244000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x0 0x10244000 0x0 0x1000>;
	};

	dramc_ch1_top2@10254000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x0 0x10254000 0x0 0x1000>;
	};

	dramc_ch1_top2@10264000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x0 0x10264000 0x0 0x1000>;
	};

	dramc_ch1_top3@10245000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0x0 0x10245000 0x0 0x1000>;
	};

	dramc_ch1_top3@10255000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0x0 0x10255000 0x0 0x1000>;
	};

	dramc_ch1_top3@10265000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0x0 0x10265000 0x0 0x1000>;
	};

	dsi@14013000 {
		clock-names = "engine", "digital", "hs";
		clocks = <0x42 0x13 0x42 0x18 0x70>;
		compatible = "mediatek,dsi0", "mediatek,mt6833-dsi";
		interrupts = <0x0 0x10d 0x4>;
		phandle = <0x119>;
		phy-names = "dphy";
		phys = <0x70>;
		reg = <0x0 0x14013000 0x0 0x1000>;
	};

	dsi_te {
		compatible = "mediatek, dsi_te-eint";
		phandle = <0x11a>;
		status = "disabled";
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		cpus = <0xb 0xc 0xd 0xe 0xf 0x10 0x11 0x12>;
		interrupts = <0x0 0x12 0x4>;
	};

	dummy26m {
		clock-frequency = <0x18cba80>;
		compatible = "fixed-clock";
		phandle = <0xec>;
	};

	dvfsp@0011bc00 {
		B-table = <0x8a2 0x68 0x1 0x1 0x82d 0x63 0x1 0x1 0x7d0 0x5f 0x1 0x1 0x772 0x5b 0x1 0x1 0x6fe 0x56 0x1 0x1 0x6b8 0x53 0x1 0x1 0x672 0x50 0x2 0x1 0x5fe 0x4b 0x2 0x1 0x58a 0x46 0x2 0x1 0x4fa 0x40 0x2 0x1 0x469 0x39 0x2 0x1 0x412 0x36 0x2 0x1 0x3d9 0x33 0x2 0x1 0x382 0x2f 0x2 0x1 0x348 0x2d 0x4 0x1 0x2d5 0x28 0x4 0x1>;
		CCI-table = <0x640 0x60 0x1 0x1 0x5e4 0x5c 0x2 0x1 0x578 0x57 0x2 0x1 0x52d 0x54 0x2 0x1 0x4e8 0x51 0x2 0x1 0x475 0x4c 0x2 0x1 0x41a 0x48 0x2 0x1 0x3cf 0x44 0x2 0x1 0x384 0x40 0x2 0x1 0x339 0x3c 0x2 0x1 0x2ee 0x38 0x4 0x1 0x2a3 0x34 0x4 0x1 0x26a 0x31 0x4 0x1 0x232 0x2e 0x4 0x1 0x1fa 0x2b 0x4 0x1 0x1c2 0x28 0x4 0x1>;
		L-table = <0x7d0 0x60 0x1 0x1 0x77c 0x5c 0x1 0x1 0x714 0x57 0x1 0x1 0x6d6 0x54 0x1 0x1 0x66d 0x4f 0x2 0x1 0x5dc 0x48 0x2 0x1 0x56e 0x44 0x2 0x1 0x500 0x40 0x2 0x1 0x45b 0x3a 0x2 0x1 0x408 0x37 0x2 0x1 0x3b6 0x34 0x2 0x1 0x348 0x30 0x4 0x1 0x2da 0x2c 0x4 0x1 0x2a3 0x2a 0x4 0x1 0x26c 0x28 0x4 0x1 0x1f4 0x28 0x4 0x1>;
		big-down-time = <0x2ee>;
		big-rise-time = <0x3e8>;
		change_flag = <0x0>;
		compatible = "mediatek,mt6833-dvfsp";
		imax_state = <0x2>;
		little-down-time = <0x2ee>;
		little-rise-time = <0x3e8>;
		phandle = <0xf3>;
		reg = <0x0 0x11bc00 0x0 0x1400 0x0 0x11bc00 0x0 0x1400>;
		state = <0x1>;
	};

	dvfsp@10227000 {
		compatible = "mediatek,dvfsp";
		reg = <0x0 0x10227000 0x0 0x1000>;
	};

	dvfsrc@10012000 {
		compatible = "mediatek,dvfsrc";
		interrupts = <0x0 0xf9 0x4>;
		phandle = <0xe3>;
		reg = <0x0 0x10012000 0x0 0x1000 0x0 0x10006000 0x0 0x1000>;
	};

	dvp@1b100800 {
		EVENT_IPE_DVP_DONE = <0xb5>;
		clock-names = "DPE_TOP_MUX", "DPE_CLK_IPE_DPE";
		clocks = <0x2c 0xa2 0x6b 0x6>;
		compatible = "mediatek,dvp";
		interrupts = <0x0 0x16b 0x4>;
		iommus = <0x6e 0x260>;
		reg = <0x0 0x1b100000 0x0 0x1000>;
	};

	dvs@1b100000 {
		EVENT_IPE_DVS_DONE = <0xb4>;
		clock-names = "DPE_TOP_MUX", "DPE_CLK_IPE_DPE";
		clocks = <0x2c 0xa2 0x6b 0x6>;
		compatible = "mediatek,dvs";
		interrupts = <0x0 0x16a 0x4>;
		iommus = <0x6e 0x260>;
		mboxes = <0x41 0x10 0x0 0x1>;
		reg = <0x0 0x1b100000 0x0 0x1000>;
	};

	dxcc_sec@10210000 {
		compatible = "mediatek,dxcc_sec";
		interrupts = <0x0 0xd0 0x4>;
		reg = <0x0 0x10210000 0x0 0x1000>;
	};

	eem_fsm@11278000 {
		compatible = "mediatek,eem_fsm";
		eem-clamp-big = <0x0>;
		eem-clamp-cci = <0x0>;
		eem-clamp-gpu = <0x0>;
		eem-clamp-little = <0x0>;
		eem-initmon-big = <0xff>;
		eem-initmon-cci = <0xff>;
		eem-initmon-gpu = <0xff>;
		eem-initmon-little = <0xff>;
		eem-offset-big = <0xff>;
		eem-offset-cci = <0xff>;
		eem-offset-gpu = <0xff>;
		eem-offset-little = <0xff>;
		eem-status = <0x1>;
		interrupts = <0x0 0xa8 0x4>;
		phandle = <0xf6>;
		proc1-supply = <0x3d>;
		proc2-supply = <0x3e>;
		reg = <0x0 0x11278000 0x0 0x1000>;
		sn-status = <0x1>;
	};

	eemgpu_fsm@1100b000 {
		compatible = "mediatek,eemgpu_fsm";
		eemg-clamp-gpu = <0x0>;
		eemg-initmon-gpu = <0xf>;
		eemg-offset-gpu = <0xff>;
		eemg-status = <0x1>;
		interrupts = <0x0 0xa7 0x4>;
		phandle = <0xf7>;
		reg = <0x0 0x1100b000 0x0 0x1000>;
	};

	emicen@10219000 {
		compatible = "mediatek,mt6833-emicen", "mediatek,common-emicen";
		mediatek,emi-reg = <0x3b>;
		phandle = <0x3c>;
		reg = <0x0 0x10219000 0x0 0x1000>;
	};

	emichn@10235000 {
		compatible = "mediatek,mt6833-emichn", "mediatek,common-emichn";
		phandle = <0x3b>;
		reg = <0x0 0x10235000 0x0 0x1000 0x0 0x10245000 0x0 0x1000>;
	};

	emiisu {
		compatible = "mediatek,mt6833-emiisu", "mediatek,common-emiisu";
		ctrl_intf = <0x1>;
	};

	emimpu@10226000 {
		addr_align = <0x10>;
		ap_apc = <0x0 0x5 0x5 0x5 0x2 0x0 0x6 0x5 0x0 0x0 0x5 0x0 0x0 0x0 0x5 0x5>;
		ap_region = <0x1f>;
		clear = <0x160 0xffffffff 0x10 0x200 0x3 0x10 0x1f0 0x80000000 0x1>;
		clear_md = <0x1fc 0x80000000 0x1>;
		compatible = "mediatek,mt6833-emimpu", "mediatek,common-emimpu";
		ctrl_intf = <0x1>;
		domain_cnt = <0x10>;
		dump = <0x1f0 0x1f8 0x1fc>;
		interrupts = <0x0 0xbd 0x4>;
		mediatek,emi-reg = <0x3c>;
		reg = <0x0 0x10226000 0x0 0x1000>;
		region_cnt = <0x20>;
		slverr = <0x0>;
	};

	fdvt@1b001000 {
		clock-names = "FD_CLK_IPE_FD";
		clocks = <0x6b 0x3>;
		compatible = "mediatek,fdvt";
		fdvt_frame_done = <0xb1>;
		interrupts = <0x0 0x167 0x4>;
		mboxes = <0x41 0xe 0x0 0x1 0x43 0xb 0x0 0x1>;
		reg = <0x0 0x1b001000 0x0 0x1000>;
	};

	fe@1b002000 {
		compatible = "mediatek,fe";
		interrupts = <0x0 0x169 0x4>;
		reg = <0x0 0x1b002000 0x0 0x1000>;
	};

	fhctl-new@1000ce00 {
		compatible = "mediatek,mt6853-fhctl";
		reg = <0x0 0x1000ce00 0x0 0x200 0x0 0x1000c000 0x0 0xe00>;

		map0 {
			domain = "top";
			method = "fhctl-mcupm";

			adsppll {
				fh-id = <0xc>;
				pll-id = <0xc>;
			};

			armpll_bl0 {
				fh-id = <0x1>;
				perms = <0x18>;
				pll-id = <0x1>;
			};

			armpll_bl1 {
				fh-id = <0x2>;
				perms = <0x18>;
				pll-id = <0x2>;
			};

			armpll_bl2 {
				fh-id = <0x3>;
				perms = <0x18>;
				pll-id = <0x3>;
			};

			armpll_ll {
				fh-id = <0x0>;
				perms = <0x18>;
				pll-id = <0x0>;
			};

			ccipll {
				fh-id = <0x5>;
				perms = <0x18>;
				pll-id = <0x5>;
			};

			mainpll {
				fh-id = <0xa>;
				pll-id = <0xa>;
			};

			mfgpll {
				fh-id = <0x6>;
				pll-id = <0x6>;
			};

			mmpll {
				fh-id = <0x9>;
				pll-id = <0x9>;
			};

			mpll {
				fh-id = <0x8>;
				pll-id = <0x8>;
			};

			msdcpll {
				fh-id = <0xb>;
				pll-id = <0xb>;
			};

			npupll {
				fh-id = <0x4>;
				pll-id = <0x4>;
			};

			tvdpll {
				fh-id = <0xe>;
				pll-id = <0xe>;
			};
		};
	};

	fingerprint {
		compatible = "mediatek,fpc1022_irq", "mediatek,goodix-fp";
		phandle = <0xf1>;
		status = "okay";
	};

	flashlight_core {
		compatible = "mediatek,flashlight_core";
		phandle = <0x106>;
	};

	flashlights_mt6360 {
		compatible = "mediatek,flashlights_mt6360";
		decouple = <0x1>;
		phandle = <0x107>;

		channel@1 {
			ct = <0x0>;
			part = <0x0>;
			type = <0x0>;
		};

		channel@2 {
			ct = <0x1>;
			part = <0x0>;
			type = <0x0>;
		};
	};

	g3d_secure_reg@13fbc000 {
		compatible = "mediatek,g3d_secure_reg";
		reg = <0x0 0x13fbc000 0x0 0x1000>;
	};

	g3d_testbench@13fbd000 {
		compatible = "mediatek,g3d_testbench", "syscon";
		reg = <0x0 0x13fbd000 0x0 0x1000>;
	};

	gauge_timer {
		compatible = "mediatek,gauge_timer_service";
	};

	gce@10318000 {
		compatible = "mediatek,gce";
		reg = <0x0 0x10318000 0x0 0x1000>;
	};

	gce@10319000 {
		compatible = "mediatek,gce";
		reg = <0x0 0x10319000 0x0 0x1000>;
	};

	gce@1031a000 {
		compatible = "mediatek,gce";
		reg = <0x0 0x1031a000 0x0 0x1000>;
	};

	gce@1031b000 {
		compatible = "mediatek,gce";
		reg = <0x0 0x1031b000 0x0 0x1000>;
	};

	gce_mbox@10228000 {
		#gce-event-cells = <0x1>;
		#gce-subsys-cells = <0x2>;
		#mbox-cells = <0x3>;
		clock-names = "gce", "gce-timer";
		clocks = <0x2b 0x7 0x2b 0x18>;
		compatible = "mediatek,mt6833-gce";
		default_tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7];
		interrupts = <0x0 0xcb 0x4>;
		phandle = <0x41>;
		reg = <0x0 0x10228000 0x0 0x4000>;
	};

	gce_mbox_sec@10228000 {
		#mbox-cells = <0x3>;
		clock-names = "gce";
		clocks = <0x2b 0x7>;
		compatible = "mediatek,mailbox-gce-sec";
		mboxes = <0x41 0xf 0xffffffff 0x1>;
		phandle = <0x43>;
		reg = <0x0 0x10228000 0x0 0x4000>;
	};

	gic500@0c000000 {
		compatible = "mediatek,gic500";
		reg = <0x0 0xc000000 0x0 0x400000>;
	};

	gic_cpu@0c400000 {
		compatible = "mediatek,gic_cpu";
		reg = <0x0 0xc400000 0x0 0x40000>;
	};

	gpio@10005000 {
		compatible = "mediatek,gpio";
		phandle = <0x2f>;
		reg = <0x0 0x10005000 0x0 0x1000>;
	};

	gpio_usage_mapping {
		compatible = "mediatek,gpio_usage_mapping";
		phandle = <0xe8>;
	};

	gps@18c00000 {
		compatible = "mediatek,gps";
		phandle = <0x12b>;
	};

	gpufreq {
		_vgpu-supply = <0x65>;
		_vsram_gpu-supply = <0x66>;
		clock-names = "clk_mux", "clk_main_parent", "clk_sub_parent", "subsys_bg3d", "mtcmos_mfg0", "mtcmos_mfg1", "mtcmos_mfg2", "mtcmos_mfg3";
		clocks = <0x2c 0xac 0x2c 0x2d 0x2c 0xab 0x64 0x0 0x2e 0x2 0x2e 0x3 0x2e 0x4 0x2e 0x5>;
		compatible = "mediatek,gpufreq";
	};

	hacc@1000a000 {
		compatible = "mediatek,hacc";
		interrupts = <0x0 0xe6 0x4>;
		reg = <0x0 0x1000a000 0x0 0x1000>;
	};

	hwrng {
		compatible = "mediatek,mt67xx-rng";
		phandle = <0xef>;
	};

	i2c0@11e00000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x8b 0x0 0x2b 0x72>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x50>;
		gpio_start = <0x11e60000>;
		id = <0x0>;
		interrupts = <0x0 0x70 0x4>;
		mem_len = <0x200>;
		phandle = <0x28>;
		pu_cfg = <0xe0>;
		reg = <0x0 0x11e00000 0x0 0x1000 0x0 0x10217080 0x0 0x80>;
		rsel_cfg = <0x110>;
		scl-gpio-id = <0x61>;
		sda-gpio-id = <0x62>;
	};

	i2c10@11015000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main";
		clocks = <0x90 0x0>;
		compatible = "mediatek,i2c";
		id = <0xa>;
		interrupts = <0x0 0x7a 0x4>;
		mediatek,fifo_only;
		phandle = <0x142>;
		reg = <0x0 0x11015000 0x0 0x1000>;
	};

	i2c11@11017000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main";
		clocks = <0x90 0x1>;
		compatible = "mediatek,i2c";
		id = <0xb>;
		interrupts = <0x0 0x7b 0x4>;
		mediatek,fifo_only;
		phandle = <0x143>;
		reg = <0x0 0x11017000 0x0 0x1000>;
	};

	i2c1@11d20000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x8c 0x0 0x2b 0x72>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x70>;
		gpio_start = <0x11d10000>;
		id = <0x1>;
		interrupts = <0x0 0x71 0x4>;
		mem_len = <0x200>;
		phandle = <0x137>;
		pu_cfg = <0x120>;
		reg = <0x0 0x11d20000 0x0 0x1000 0x0 0x10217100 0x0 0x80>;
		rsel_cfg = <0x170>;
		scl-gpio-id = <0x63>;
		sda-gpio-id = <0x64>;
	};

	i2c2@11d21000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x8c 0x1 0x2b 0x72>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x60>;
		gpio_start = <0x11d10000>;
		id = <0x2>;
		interrupts = <0x0 0x72 0x4>;
		mem_len = <0x200>;
		phandle = <0x138>;
		pu_cfg = <0x100>;
		reg = <0x0 0x11d21000 0x0 0x1000 0x0 0x10217180 0x0 0x180>;
		rsel_cfg = <0x170>;
		scl-gpio-id = <0x65>;
		sda-gpio-id = <0x66>;
	};

	i2c3@11cb0000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x8d 0x0 0x2b 0x72>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x11ea0000>;
		id = <0x3>;
		interrupts = <0x0 0x73 0x4>;
		mem_len = <0x200>;
		phandle = <0x139>;
		pu_cfg = <0xa0>;
		reg = <0x0 0x11cb0000 0x0 0x1000 0x0 0x10217300 0x0 0x80>;
		rsel_cfg = <0xd0>;
		scl-gpio-id = <0x67>;
		sda-gpio-id = <0x68>;
	};

	i2c4@11d22000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x8c 0x2 0x2b 0x72>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x60>;
		gpio_start = <0x11d10000>;
		id = <0x4>;
		interrupts = <0x0 0x74 0x4>;
		mem_len = <0x200>;
		phandle = <0x13a>;
		pu_cfg = <0x100>;
		reg = <0x0 0x11d22000 0x0 0x1000 0x0 0x10217380 0x0 0x180>;
		rsel_cfg = <0x170>;
		scl-gpio-id = <0x69>;
		sda-gpio-id = <0x6a>;
	};

	i2c5@11e01000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x8b 0x1 0x2b 0x72>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x50>;
		gpio_start = <0x11e60000>;
		id = <0x5>;
		interrupts = <0x0 0x75 0x4>;
		mem_len = <0x200>;
		phandle = <0x13b>;
		pu_cfg = <0xe0>;
		reg = <0x0 0x11e01000 0x0 0x1000 0x0 0x10217500 0x0 0x80>;
		rsel_cfg = <0x110>;
		scl-gpio-id = <0x6b>;
		sda-gpio-id = <0x6c>;
	};

	i2c6@11f00000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x8e 0x0 0x2b 0x72>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x11e20000>;
		id = <0x6>;
		interrupts = <0x0 0x76 0x4>;
		mem_len = <0x200>;
		phandle = <0x13c>;
		pu_cfg = <0x80>;
		reg = <0x0 0x11f00000 0x0 0x1000 0x0 0x10217580 0x0 0x80>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0x6d>;
		sda-gpio-id = <0x6e>;
	};

	i2c7@11e02000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x8b 0x2 0x2b 0x72>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x50>;
		gpio_start = <0x11e60000>;
		id = <0x7>;
		interrupts = <0x0 0x77 0x4>;
		mem_len = <0x200>;
		phandle = <0x13d>;
		pu_cfg = <0xe0>;
		reg = <0x0 0x11e02000 0x0 0x1000 0x0 0x10217600 0x0 0x180>;
		rsel_cfg = <0x110>;
		scl-gpio-id = <0x6f>;
		sda-gpio-id = <0x70>;

		irq_nfc {
			compatible = "mediatek,irq_nfc-eint";
			phandle = <0x13f>;
		};

		nfc {
			compatible = "mediatek,nfc-gpio-v2";
			gpio-irq = <0x5>;
			gpio-irq-std = <0x2 0x5 0x0>;
			gpio-rst = <0x30>;
			gpio-rst-std = <0x2 0x30 0x0>;
			phandle = <0x13e>;
		};
	};

	i2c8@11d00000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x8f 0x0 0x2b 0x72>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x70>;
		gpio_start = <0x11d10000>;
		id = <0x8>;
		interrupts = <0x0 0x78 0x4>;
		mem_len = <0x200>;
		phandle = <0x140>;
		pu_cfg = <0x100>;
		reg = <0x0 0x11d00000 0x0 0x1000 0x0 0x10217780 0x0 0x180>;
		rsel_cfg = <0x170>;
		scl-gpio-id = <0x71>;
		sda-gpio-id = <0x72>;
	};

	i2c9@11d01000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x8f 0x1 0x2b 0x72>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x70>;
		gpio_start = <0x11d10000>;
		id = <0x9>;
		interrupts = <0x0 0x79 0x4>;
		mem_len = <0x200>;
		phandle = <0x141>;
		pu_cfg = <0x100>;
		reg = <0x0 0x11d01000 0x0 0x1000 0x0 0x10217900 0x0 0x180>;
		rsel_cfg = <0x170>;
		scl-gpio-id = <0x8d>;
		sda-gpio-id = <0x8e>;
	};

	i2c_common {
		check_max_freq = [01];
		cnt_constraint = [01];
		compatible = "mediatek,i2c_common";
		dma_support = [03];
		dma_ver = [01];
		ext_time_config = [18 01];
		idvfs = [01];
		phandle = <0x136>;
		set_dt_div = [01];
		set_ltiming = [01];
		ver = [02];
	};

	img1_smi_2x1_sub_common@1401e000 {
		clock-names = "scp-dis";
		clocks = <0x2e 0xb>;
		compatible = "mediatek,img1_smi_2x1_sub_common", "mediatek,smi_common";
		mediatek,smi-id = <0x18>;
		reg = <0x0 0x1401e000 0x0 0x1000>;
	};

	imgsys1@15020000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6833-imgsys1", "syscon";
		phandle = <0x7d>;
		pwr-regmap = <0x47>;
		reg = <0x0 0x15020000 0x0 0x1000>;
	};

	imgsys2@15820000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6833-imgsys2", "syscon";
		phandle = <0x7e>;
		pwr-regmap = <0x47>;
		reg = <0x0 0x15820000 0x0 0x1000>;
	};

	imgsys2_config@15820000 {
		compatible = "mediatek,imgsys2", "syscon";
		phandle = <0x124>;
		reg = <0x0 0x15820000 0x0 0x1000>;
	};

	imgsys_config@15020000 {
		clock-names = "DIP_CG_IMG_LARB9", "DIP_CG_IMG_DIP", "DIP_CG_IMG_LARB11", "DIP_CG_IMG_DIP_MSS", "DIP_CG_IMG_MFB_DIP";
		clocks = <0x7d 0x0 0x7d 0x2 0x7e 0x0 0x7e 0x4 0x7e 0x2>;
		compatible = "mediatek,imgsys", "syscon";
		phandle = <0x121>;
		reg = <0x0 0x15020000 0x0 0x1000>;
	};

	imgsys_mfb_b@15820000 {
		compatible = "mediatek,imgsys_mfb_b";
		reg = <0x0 0x15820000 0x0 0x1000>;
	};

	imp_iic_wrap_c@11007000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,imp_iic_wrap_c", "mediatek,mt6833-imp_iic_wrap_c", "syscon";
		phandle = <0x90>;
		pwr-regmap = <0x2c>;
		reg = <0x0 0x11007000 0x0 0x1000>;
	};

	imp_iic_wrap_e@11cb1000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,imp_iic_wrap_e", "mediatek,mt6833-imp_iic_wrap_e", "syscon";
		phandle = <0x8d>;
		pwr-regmap = <0x2c>;
		reg = <0x0 0x11cb1000 0x0 0x1000>;
	};

	imp_iic_wrap_n@11f01000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,imp_iic_wrap_n", "mediatek,mt6833-imp_iic_wrap_n", "syscon";
		phandle = <0x8e>;
		pwr-regmap = <0x2c>;
		reg = <0x0 0x11f01000 0x0 0x1000>;
	};

	imp_iic_wrap_s@11d02000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,imp_iic_wrap_s", "mediatek,mt6833-imp_iic_wrap_s", "syscon";
		phandle = <0x8f>;
		pwr-regmap = <0x2c>;
		reg = <0x0 0x11d02000 0x0 0x1000>;
	};

	imp_iic_wrap_w@11e03000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,imp_iic_wrap_w", "mediatek,mt6833-imp_iic_wrap_w", "syscon";
		phandle = <0x8b>;
		pwr-regmap = <0x2c>;
		reg = <0x0 0x11e03000 0x0 0x1000>;
	};

	imp_iic_wrap_ws@11d23000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,imp_iic_wrap_ws", "mediatek,mt6833-imp_iic_wrap_ws", "syscon";
		phandle = <0x8c>;
		pwr-regmap = <0x2c>;
		reg = <0x0 0x11d23000 0x0 0x1000>;
	};

	infra_bcrm@10215000 {
		compatible = "mediatek,infra_bcrm";
		reg = <0x0 0x10215000 0x0 0x1000>;
	};

	infra_device_mpu@1021b000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x0 0x1021b000 0x0 0x1000>;
	};

	infra_device_mpu@1021d000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x0 0x1021d000 0x0 0x1000>;
	};

	infra_device_mpu@1021e000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x0 0x1021e000 0x0 0x1000>;
	};

	infra_device_mpu@10225000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x0 0x10225000 0x0 0x1000>;
	};

	infra_dpmaif@1022c000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x0 0x1022c000 0x0 0x1000>;
	};

	infra_dpmaif@1022d000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x0 0x1022d000 0x0 0x1000>;
	};

	infra_dpmaif@1022e000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x0 0x1022e000 0x0 0x1000>;
	};

	infra_dpmaif@1022f000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x0 0x1022f000 0x0 0x1000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0x0 0x1020d000 0x0 0x1000>;
	};

	infra_md@1021d000 {
		compatible = "mediatek,infra_md";
		reg = <0x0 0x1021d000 0x0 0x1000>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0x0 0x1020e000 0x0 0x1000>;
	};

	infracfg_ao@10001000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,infracfg_ao", "mediatek,mt6833-infracfg_ao", "syscon";
		phandle = <0x2b>;
		reg = <0x0 0x10001000 0x0 0x1000>;
	};

	infracfg_ao_mem@10002000 {
		compatible = "mediatek,infracfg_ao_mem";
		reg = <0x0 0x10002000 0x0 0x1000>;
	};

	infracfg_mem@1021c000 {
		compatible = "mediatek,infracfg_mem";
		reg = <0x0 0x1021c000 0x0 0x1000>;
	};

	interrupt-controller {
		#address-cells = <0x2>;
		#interrupt-cells = <0x3>;
		#redistributor-regions = <0x1>;
		#size-cells = <0x2>;
		compatible = "arm,gic-v3";
		interrupt-controller;
		interrupt-parent = <0x1>;
		interrupts = <0x1 0x9 0x4>;
		phandle = <0x1>;
		reg = <0x0 0xc000000 0x0 0x40000 0x0 0xc040000 0x0 0x200000>;
	};

	iocfg_bl@11e60000 {
		compatible = "mediatek,iocfg_bl";
		phandle = <0x34>;
		reg = <0x0 0x11e60000 0x0 0x1000>;
	};

	iocfg_bm@11d10000 {
		compatible = "mediatek,iocfg_bm";
		phandle = <0x31>;
		reg = <0x0 0x11d10000 0x0 0x1000>;
	};

	iocfg_br@11d40000 {
		compatible = "mediatek,iocfg_br";
		phandle = <0x32>;
		reg = <0x0 0x11d40000 0x0 0x1000>;
	};

	iocfg_lm@11e20000 {
		compatible = "mediatek,iocfg_lm";
		phandle = <0x33>;
		reg = <0x0 0x11e20000 0x0 0x1000>;
	};

	iocfg_rb@11c30000 {
		compatible = "mediatek,iocfg_rb";
		phandle = <0x30>;
		reg = <0x0 0x11c30000 0x0 0x1000>;
	};

	iocfg_rt@11ea0000 {
		compatible = "mediatek,iocfg_rt";
		phandle = <0x35>;
		reg = <0x0 0x11ea0000 0x0 0x1000>;
	};

	iommu {
		compatible = "mediatek,ion";
		iommus = <0x6e 0x3>;
		phandle = <0x11c>;
	};

	iommu_test {
		compatible = "mediatek,ktf-iommu-test";
		iommus = <0x6e 0x2>;
	};

	ipe_smi_subcom@1b00e000 {
		clock-names = "scp-ipe";
		clocks = <0x2e 0x8>;
		compatible = "mediatek,ipe_smi_subcom", "mediatek,smi_common";
		mediatek,smi-id = <0x19>;
		reg = <0x0 0x1b00e000 0x0 0x1000>;
	};

	ipesys@1b000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,ipesys", "mediatek,mt6833-ipesys", "syscon";
		phandle = <0x6b>;
		pwr-regmap = <0x47>;
		reg = <0x0 0x1b000000 0x0 0x1000>;
	};

	ipesys_config@1b000000 {
		compatible = "mediatek,ipesys_config";
		reg = <0x0 0x1b000000 0x0 0x1000>;
	};

	irtx_pwm {
		compatible = "mediatek,irtx-pwm";
		phandle = <0x144>;
		pwm_ch = <0x1>;
		pwm_data_invert = <0x0>;
	};

	jpgenc@17030000 {
		clock-names = "jpgenc";
		clocks = <0x80 0x2>;
		compatible = "mediatek,jpgenc";
		cshot-spec = <0x170>;
		interrupts = <0x0 0x137 0x4>;
		iommus = <0x6e 0xe9>;
		mediatek,larb = <0x73>;
		port-id = <0xe9 0xea 0xeb 0xec>;
		reg = <0x0 0x17030000 0x0 0x10000>;
	};

	kd_camera_hw1@1a004000 {
		compatible = "mediatek,imgsensor";
		phandle = <0x10b>;
	};

	kp@10010000 {
		compatible = "mediatek,kp";
		interrupts = <0x0 0x4a 0x1>;
		phandle = <0x25>;
		reg = <0x0 0x10010000 0x0 0x1000>;
	};

	ktf-cmdq-test {
		compatible = "mediatek,ktf-cmdq-test";
		gce-event-names = "disp_rdma0_sof", "disp_rdsz0_sof", "mdp_rdma0_sof";
		gce-events = <0x41 0x182 0x41 0x183 0x41 0x100>;
		gce-subsys = <0x41 0x14000000 0x1 0x41 0x14010000 0x2 0x41 0x14020000 0x3>;
		mboxes = <0x41 0x8 0x0 0x1 0x41 0x9 0xffffffff 0x1 0x41 0xa 0x0 0x1>;
		mediatek,gce = <0x41>;
		mediatek,gce-subsys = <0x63 0x1>;
		mmsys_config = <0x42>;
		token_gpr_set4 = [02 c0];
		token_user0 = [02 89];
	};

	lk_charger {
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x1f47d0>;
		charging_host_charger_current = <0x16e360>;
		compatible = "mediatek,lk_charger";
		enable_anime;
		enable_pd20_reset;
		fast_charge_voltage = <0x2dc6c0>;
		max_charger_voltage = <0xdd40a0>;
		non_std_ac_charger_current = <0xf4240>;
		pd_charger_current = <0x7a120>;
		phandle = <0x14a>;
		power_path_support;
		ta_ac_charger_current = <0x2dc6c0>;
		temp_t1_threshold = <0x0>;
		temp_t3_threshold = <0x2d>;
		temp_t4_threshold = <0x32>;
		usb_charger_current = <0x7a120>;
	};

	m4u@14016000 {
		#iommu-cells = <0x1>;
		cell-index = <0x0>;
		clock-names = "disp-iommu-ck", "power";
		clocks = <0x42 0x17 0x2e 0xb>;
		compatible = "mediatek,iommu_v0";
		interrupts = <0x0 0x10f 0x4>;
		mediatek,larbs = <0x6d 0x6f 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7a 0x7b 0x7c>;
		phandle = <0x6e>;
		reg = <0x0 0x14016000 0x0 0x1000>;
	};

	m4u@14017000 {
		cell-index = <0x0>;
		compatible = "mediatek,bank1_m4u0";
		interrupts = <0x0 0x110 0x4>;
		phandle = <0x11d>;
		reg = <0x0 0x14017000 0x0 0x1000>;
	};

	m4u@14018000 {
		cell-index = <0x0>;
		compatible = "mediatek,bank2_m4u0";
		interrupts = <0x0 0x111 0x4>;
		phandle = <0x11e>;
		reg = <0x0 0x14018000 0x0 0x1000>;
	};

	m4u@14019000 {
		cell-index = <0x0>;
		compatible = "mediatek,bank3_m4u0";
		interrupts = <0x0 0x112 0x4>;
		phandle = <0x11f>;
		reg = <0x0 0x14019000 0x0 0x1000>;
	};

	m4u@1401a000 {
		cell-index = <0x0>;
		compatible = "mediatek,sec_m4u0";
		interrupts = <0x0 0x113 0x4>;
		phandle = <0x120>;
		reg = <0x0 0x1401a000 0x0 0x1000>;
	};

	mali@13000000 {
		compatible = "mediatek,mali", "arm,mali-valhall";
		interrupt-names = "GPU", "MMU", "JOB", "EVENT", "PWR";
		interrupts = <0x0 0x16c 0x4 0x0 0x16d 0x4 0x0 0x16e 0x4 0x0 0x16f 0x4 0x0 0x170 0x4>;
		phandle = <0x27>;
		reg = <0x0 0x13000000 0x0 0x4000>;
	};

	mali_dvfs_hint@13fbb000 {
		compatible = "mediatek,mali_dvfs_hint", "syscon";
		reg = <0x0 0x13fbb000 0x0 0x1000>;
	};

	mbist@17040000 {
		compatible = "mediatek,mbist";
		reg = <0x0 0x17040000 0x0 0x10000>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0x0 0x10013000 0x0 0x1000>;
	};

	mcucfg1@0c530000 {
		compatible = "mediatek,mcucfg-dvfs";
		phandle = <0xf5>;
		reg = <0x0 0xc530000 0x0 0x10000>;
	};

	mcucfg@0c530000 {
		compatible = "mediatek,mcucfg";
		phandle = <0x13>;
		reg = <0x0 0xc530000 0x0 0x10000>;
	};

	mcucfg@10200000 {
		compatible = "mediatek,mcucfg";
		interrupts = <0x0 0x0 0x4>;
		reg = <0x0 0x10200000 0x0 0x1000>;
	};

	mcucfg@10201000 {
		compatible = "mediatek,mcucfg";
		interrupts = <0x0 0x1 0x4>;
		reg = <0x0 0x10201000 0x0 0x1000>;
	};

	mcucfg@10202000 {
		compatible = "mediatek,mcucfg";
		interrupts = <0x0 0x2 0x4>;
		reg = <0x0 0x10202000 0x0 0x1000>;
	};

	mcucfg@10203000 {
		compatible = "mediatek,mcucfg";
		interrupts = <0x0 0x3 0x4>;
		reg = <0x0 0x10203000 0x0 0x1000>;
	};

	mcucfg_mp0_counter {
		compatible = "mediatek,mcucfg_mp0_counter";
		reg_mp0_counter_base = <0x13>;
	};

	mcupm@0c540000 {
		compatible = "mediatek,mcupm";
		interrupt-names = "mbox0", "mbox1", "mbox2", "mbox3", "mbox4", "mbox5", "mbox6", "mbox7";
		interrupts = <0x0 0x21 0x4 0x0 0x22 0x4 0x0 0x23 0x4 0x0 0x24 0x4 0x0 0x25 0x4 0x0 0x26 0x4 0x0 0x27 0x4 0x0 0x28 0x4>;
		phandle = <0xac>;
		reg = <0x0 0xc540000 0x0 0x22000 0x0 0xc55fb00 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fba0 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fc40 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fce0 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fd80 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fe20 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fec0 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55ff60 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4>;
		reg-names = "mcupm_base", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_send", "mbox0_recv", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox1_send", "mbox1_recv", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox2_send", "mbox2_recv", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox3_send", "mbox3_recv", "mbox4_base", "mbox4_set", "mbox4_clr", "mbox4_send", "mbox4_recv", "mbox5_base", "mbox5_set", "mbox5_clr", "mbox5_send", "mbox5_recv", "mbox6_base", "mbox6_set", "mbox6_clr", "mbox6_send", "mbox6_recv", "mbox7_base", "mbox7_set", "mbox7_clr", "mbox7_send", "mbox7_recv";
	};

	md1_sim1_hot_plug_eint {
		phandle = <0xe9>;
	};

	md1_sim2_hot_plug_eint {
		phandle = <0xea>;
	};

	md2md_md1_ccif0@10211000 {
		compatible = "mediatek,md2md_md1_ccif0";
		reg = <0x0 0x10211000 0x0 0x1000>;
	};

	md2md_md2_ccif0@10213000 {
		compatible = "mediatek,md2md_md2_ccif0";
		reg = <0x0 0x10213000 0x0 0x1000>;
	};

	md_auxadc {
		compatible = "mediatek,md_auxadc";
		io-channel-names = "md-channel";
		io-channels = <0x2a 0x2>;
		phandle = <0xe7>;
	};

	md_ccif0@1020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0x0 0x1020a000 0x0 0x1000>;
	};

	md_ccif1@1020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0x0 0x1020c000 0x0 0x1000>;
	};

	md_ccif2@1023d000 {
		compatible = "mediatek,md_ccif2";
		reg = <0x0 0x1023d000 0x0 0x1000>;
	};

	md_ccif3@1023f000 {
		compatible = "mediatek,md_ccif3";
		reg = <0x0 0x1023f000 0x0 0x1000>;
	};

	md_ccif4@1024d000 {
		compatible = "mediatek,md_ccif4";
		reg = <0x0 0x1024d000 0x0 0x1000>;
	};

	md_ccif4@1024e000 {
		compatible = "mediatek,md_ccif4";
		reg = <0x0 0x1024e000 0x0 0x1000>;
	};

	md_ccif5@1025d000 {
		compatible = "mediatek,md_ccif5";
		reg = <0x0 0x1025d000 0x0 0x1000>;
	};

	mdcldmain@1021c000 {
		compatible = "mediatek,mdcldmain";
		reg = <0x0 0x1021c000 0x0 0x400>;
	};

	mddriver {
		clock-names = "scp-sys-md1-main", "infra-dpmaif-clk", "infra-dpmaif-blk-clk", "infra-ccif-ap", "infra-ccif-md", "infra-ccif1-ap", "infra-ccif1-md", "infra-ccif2-ap", "infra-ccif2-md", "infra-ccif4-md", "infra-ccif5-md";
		clocks = <0x2e 0x0 0x2b 0x64 0x2b 0x36 0x2b 0x2c 0x2b 0x2f 0x2b 0x23 0x2b 0x24 0x2b 0x5b 0x2b 0x5c 0x2b 0x66 0x2b 0x59>;
		compatible = "mediatek,mddriver";
		interrupts = <0x0 0x4e 0x1 0x0 0xc2 0x4 0x0 0xc3 0x4>;
		mediatek,ap_plat_info = <0x1ab1>;
		mediatek,cldma_capability = <0xe>;
		mediatek,md_generation = <0x1899>;
		mediatek,md_id = <0x0>;
		mediatek,mdhif_type = <0x6>;
		phandle = <0x26>;
		reg = <0x0 0x10209000 0x0 0x1000 0x0 0x1020a000 0x0 0x1000>;
	};

	mdp_aal0@1f005000 {
		clock-names = "MDP_AAL0";
		clocks = <0x67 0xf>;
		compatible = "mediatek,mdp_aal0";
		phandle = <0x89>;
		reg = <0x0 0x1f005000 0x0 0x1000>;
	};

	mdp_hdr0@1f007000 {
		clock-names = "MDP_HDR0";
		clocks = <0x67 0xa>;
		compatible = "mediatek,mdp_hdr0";
		phandle = <0x8a>;
		reg = <0x0 0x1f007000 0x0 0x1000>;
	};

	mdp_mutex@1f001000 {
		clock-names = "MDP_MUTEX0";
		clocks = <0x67 0xb>;
		compatible = "mediatek,mdp_mutex";
		phandle = <0x82>;
		reg = <0x0 0x1f001000 0x0 0x1000>;
	};

	mdp_rdma0@1f003000 {
		ap_dma_base = <0x18010000 0x17 0xffff0000>;
		audio_base = <0x17000000 0x12 0xffff0000>;
		camsys1_base = <0x180a0000 0x1c 0xffff0000>;
		camsys2_base = <0x180b0000 0x1d 0xffff0000>;
		camsys_base = <0x18080000 0x1b 0xffff0000>;
		clock-names = "MDP_RDMA0", "GCE", "GCE_TIMER";
		clocks = <0x67 0x0 0x2b 0x8 0x2b 0x18>;
		compatible = "mediatek,mdp_rdma0", "mediatek,mdp";
		conn_peri_base = <0x18820000 0x7 0xffff0000>;
		dip2_cq_thread21_frame_done = <0xd6>;
		dip2_cq_thread23_frame_done = <0xd8>;
		dip_cq_thread0_frame_done = <0xe1>;
		dip_cq_thread10_frame_done = <0xeb>;
		dip_cq_thread11_frame_done = <0xec>;
		dip_cq_thread12_frame_done = <0xed>;
		dip_cq_thread13_frame_done = <0xee>;
		dip_cq_thread14_frame_done = <0xef>;
		dip_cq_thread15_frame_done = <0xf0>;
		dip_cq_thread16_frame_done = <0xf1>;
		dip_cq_thread17_frame_done = <0xf2>;
		dip_cq_thread18_frame_done = <0xf3>;
		dip_cq_thread1_frame_done = <0xe2>;
		dip_cq_thread2_frame_done = <0xe3>;
		dip_cq_thread3_frame_done = <0xe4>;
		dip_cq_thread4_frame_done = <0xe5>;
		dip_cq_thread5_frame_done = <0xe6>;
		dip_cq_thread6_frame_done = <0xe7>;
		dip_cq_thread7_frame_done = <0xe8>;
		dip_cq_thread8_frame_done = <0xe9>;
		dip_cq_thread9_frame_done = <0xea>;
		disp_dither_base = <0x14010000 0x2 0xffff0000>;
		g3d_config_base = <0x13000000 0x0 0xffff0000>;
		gce_base = <0x18020000 0x18 0xffff0000>;
		gcpu_base = <0x10050000 0xf 0xffff0000>;
		img_dl_relay1_sof = <0x10c>;
		img_dl_relay_sof = <0x10b>;
		imgsys_base = <0x15020000 0x4 0xffff0000>;
		infra_na3_base = <0x10010000 0xb 0xffff0000>;
		infra_na4_base = <0x10020000 0xc 0xffff0000>;
		kp_base = <0x18840000 0x9 0xffff0000>;
		mboxes = <0x43 0xa 0x0 0x1 0x41 0x13 0x0 0x1 0x41 0x14 0x0 0x1 0x41 0x15 0x0 0x1 0x41 0x16 0x0 0x1>;
		mcucfg_base = <0x10040000 0xe 0xffff0000>;
		mdp_aal0 = <0x89>;
		mdp_aal_frame_done = <0x136>;
		mdp_aal_sof = <0x102>;
		mdp_hdr0 = <0x8a>;
		mdp_hdr0_frame_done = <0x131>;
		mdp_hdr0_sof = <0x104>;
		mdp_rdma0 = <0x83>;
		mdp_rdma0_frame_done = <0x12f>;
		mdp_rdma0_sof = <0x100>;
		mdp_rsz0 = <0x84>;
		mdp_rsz0_frame_done = <0x12b>;
		mdp_rsz0_sof = <0x105>;
		mdp_rsz1 = <0x85>;
		mdp_rsz1_frame_done = <0x12a>;
		mdp_rsz1_sof = <0x106>;
		mdp_tdshp0 = <0x88>;
		mdp_tdshp_frame_done = <0x127>;
		mdp_tdshp_sof = <0x109>;
		mdp_wrot0 = <0x86>;
		mdp_wrot0_sof = <0x107>;
		mdp_wrot0_write_frame_done = <0x123>;
		mdp_wrot1 = <0x87>;
		mdp_wrot1_sof = <0x108>;
		mdp_wrot1_write_frame_done = <0x122>;
		mediatek,mailbox-gce = <0x41>;
		mm_mutex = <0x82>;
		mm_na_base = <0x14020000 0x3 0xffff0000>;
		mmsys_config = <0x81>;
		mmsys_config_base = <0x14000000 0x1 0xffff0000>;
		msdc2_base = <0x17020000 0x14 0xffff0000>;
		msdc3_base = <0x18000000 0x16 0xffff0000>;
		phandle = <0x83>;
		reg = <0x0 0x1f003000 0x0 0x1000>;
		scp_base = <0x10030000 0xd 0xffff0000>;
		scp_sram_base = <0x10000000 0xa 0xffff0000>;
		thread_count = <0x18>;
		topckgen_base = <0x18830000 0x8 0xffff0000>;
		usb0_base = <0x10200000 0x10 0xffff0000>;
		usb_sif_base = <0x10280000 0x11 0xffff0000>;
		vdec1_base = <0x17030000 0x15 0xffff0000>;
		vdec2_base = <0x18040000 0x19 0xffff0000>;
		vdec3_base = <0x18050000 0x1a 0xffff0000>;
		vdec_base = <0x17010000 0x13 0xffff0000>;
		vdec_gcon_base = <0x18800000 0x5 0xffff0000>;
		venc_gcon_base = <0x18810000 0x6 0xffff0000>;
		wpe_b_frame_done = <0xd7>;
	};

	mdp_rsz1@1f009000 {
		clock-names = "MDP_RSZ1";
		clocks = <0x67 0xd>;
		compatible = "mediatek,mdp_rsz1";
		phandle = <0x85>;
		reg = <0x0 0x1f009000 0x0 0x1000>;
	};

	mdp_rsz@1f008000 {
		clock-names = "MDP_RSZ0";
		clocks = <0x67 0x9>;
		compatible = "mediatek,mdp_rsz0";
		phandle = <0x84>;
		reg = <0x0 0x1f008000 0x0 0x1000>;
	};

	mdp_smi_larb0@1f002000 {
		compatible = "mediatek,mdp_smi_larb0";
		reg = <0x0 0x1f002000 0x0 0x1000>;
	};

	mdp_tdshp0@1f00c000 {
		clock-names = "MDP_TDSHP0";
		clocks = <0x67 0x1>;
		compatible = "mediatek,mdp_tdshp0";
		phandle = <0x88>;
		reg = <0x0 0x1f00c000 0x0 0x1000>;
	};

	mdp_wrot0@1f00a000 {
		clock-names = "MDP_WROT0";
		clocks = <0x67 0x8>;
		compatible = "mediatek,mdp_wrot0";
		phandle = <0x86>;
		reg = <0x0 0x1f00a000 0x0 0x1000>;
	};

	mdp_wrot1@1f00b000 {
		clock-names = "MDP_WROT1";
		clocks = <0x67 0xc>;
		compatible = "mediatek,mdp_wrot1";
		phandle = <0x87>;
		reg = <0x0 0x1f00b000 0x0 0x1000>;
	};

	mdpsys_config@1f000000 {
		clock-names = "MDP_IMG_DL_ASYNC0", "MDP_IMG_DL_ASYNC1", "MDP_IMG_DL_RELAY0_ASYNC0", "MDP_IMG_DL_RELAY1_ASYNC1", "MDP_APB_BUS";
		clocks = <0x67 0x2 0x67 0x3 0x67 0x12 0x67 0x13 0x67 0x7>;
		compatible = "mediatek,mdpsys_config", "syscon";
		phandle = <0x81>;
		reg = <0x0 0x1f000000 0x0 0x1000>;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x40000000 0x0 0x3e605000>;
	};

	memory-ssmr-features {
		2d_fr-size = <0x0 0x0>;
		compatible = "mediatek,memory-ssmr-features";
		iris-recognition-size = <0x0 0x10000000>;
		phandle = <0x12d>;
		prot-region-based-size = <0x0 0x8000000>;
		sdsp-firmware-size = <0x0 0x1000000>;
		sdsp-tee-sharedmem-size = <0x0 0x1000000>;
		svp-region-based-size = <0x0 0x18000000>;
		ta-elf-size = <0x0 0x1000000>;
		ta-stack-heap-size = <0x0 0x6000000>;
		tui-size = <0x0 0x4000000>;
		wfd-size = <0x0 0x4000000>;
	};

	mfb@15010000 {
		compatible = "mediatek,mfb";
		interrupts = <0x0 0x15c 0x4>;
		reg = <0x0 0x15010000 0x0 0x1000>;
	};

	mfb@15012000 {
		compatible = "mediatek,mfb";
		reg = <0x0 0x15012000 0x0 0x1000>;
	};

	mfb_b@15810000 {
		compatible = "mediatek,mfb_b";
		interrupts = <0x0 0x1f4 0x4>;
		reg = <0x0 0x15810000 0x0 0x1000>;
	};

	mfgcfg@13fbf000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mfgcfg", "mediatek,mt6833-mfgsys", "syscon", "mediatek,g3d_config";
		phandle = <0x64>;
		pwr-regmap = <0x47>;
		reg = <0x0 0x13fbf000 0x0 0x1000>;
	};

	mipi_tx_config@11e50000 {
		#clock-cells = <0x0>;
		#phy-cells = <0x0>;
		clock-output-names = "mipi_tx0_pll";
		clocks = <0x29>;
		compatible = "mediatek,mipi_tx_config0", "mediatek,mt6833-mipi-tx";
		phandle = <0x70>;
		reg = <0x0 0x11e50000 0x0 0x1000>;
	};

	mm_vpu_m0_sub_common@1025e000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0x0 0x1025e000 0x0 0x1000>;
	};

	mm_vpu_m0_sub_common@10309000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0x0 0x10309000 0x0 0x1000>;
	};

	mm_vpu_m1_sub_common@1025f000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x0 0x1025f000 0x0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030a000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x0 0x1030a000 0x0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030b000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x0 0x1030b000 0x0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030c000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x0 0x1030c000 0x0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030d000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x0 0x1030d000 0x0 0x1000>;
	};

	mmdvfs_pmqos {
		cam_freq = "cam_step0", "cam_step1", "cam_step2", "cam_step3";
		cam_larb = <0xd 0xe 0x10 0x11 0x17 0x18>;
		cam_step0 = <0x270 0x1 0x1 0xe>;
		cam_step1 = <0x222 0x1 0x1 0xa>;
		cam_step2 = <0x188 0x1 0x1 0x10>;
		cam_step3 = <0x11e 0x1 0x1 0x1a>;
		ccu_freq = "ccu_step0", "ccu_step1", "ccu_step2", "ccu_step3";
		ccu_step0 = <0x1f3 0x1 0x9 0xf>;
		ccu_step1 = <0x188 0x1 0x9 0x10>;
		ccu_step2 = <0x16c 0x1 0x9 0x15>;
		ccu_step3 = <0xe5 0x1 0x9 0x13>;
		clock-names = "CLK_TOP_DISP_SEL", "CLK_TOP_CAM_SEL", "CLK_TOP_IMG1_SEL", "CLK_TOP_IMG2_SEL", "CLK_TOP_DPE_SEL", "CLK_TOP_IPE_SEL", "CLK_TOP_VENC_SEL", "CLK_TOP_VDEC_SEL", "CLK_TOP_MDP_SEL", "CLK_TOP_CCU_SEL", "CLK_TOP_MAINPLL_D4", "CLK_TOP_UNIVPLL_D6", "CLK_TOP_UNIVPLL_D4_D2", "CLK_TOP_UNIVPLL_D6_D2", "CLK_TOP_UNIVPLL_D4", "CLK_TOP_UNIVPLL_D5", "CLK_TOP_MMPLL_D7", "CLK_TOP_MAINPLL_D4_D2", "CLK_TOP_MMPLL_D4_D2", "CLK_TOP_MMPLL_D5_D2", "CLK_TOP_MMPLL_D6", "CLK_TOP_MAINPLL_D6", "CLK_TOP_UNIVPLL_D5_D2", "CLK_TOP_MAINPLL_D5_D2", "CLK_TOP_TVDPLL", "CLK_TOP_MAINPLL_D5", "CLK_TOP_NPUPLL";
		clocks = <0x2c 0x9d 0x2c 0xa3 0x2c 0x9f 0x2c 0xa0 0x2c 0xa2 0x2c 0xa1 0x2c 0xcd 0x2c 0xce 0x2c 0x9e 0x2c 0xa4 0x2c 0x2 0x2c 0x26 0x2c 0x1e 0x2c 0x27 0x2c 0x1d 0x2c 0x21 0x2c 0x40 0x2c 0x3 0x2c 0x39 0x2c 0x3c 0x2c 0x3e 0x2c 0xb 0x2c 0x22 0x2c 0x8 0x2c 0x43 0x2c 0x7 0x2c 0x42>;
		comm_freq = "disp_freq";
		compatible = "mediatek,mmdvfs_pmqos";
		disp_freq = "disp_step0", "disp_step1", "disp_step2", "disp_step3";
		disp_step0 = <0x222 0x1 0x0 0xa>;
		disp_step1 = <0x1a0 0x1 0x0 0xb>;
		disp_step2 = <0x138 0x1 0x0 0xc>;
		disp_step3 = <0xd0 0x1 0x0 0xd>;
		dpe_freq = "dpe_step0", "dpe_step1", "dpe_step2", "dpe_step3";
		dpe_step0 = <0x222 0x1 0x4 0xa>;
		dpe_step1 = <0x1ca 0x1 0x4 0x14>;
		dpe_step2 = <0x16c 0x1 0x4 0x15>;
		dpe_step3 = <0xf9 0x1 0x4 0x16>;
		img2_freq = "img2_step0", "img2_step1", "img2_step2", "img2_step3";
		img2_step0 = <0x270 0x1 0x3 0xe>;
		img2_step1 = <0x1ca 0x1 0x3 0x14>;
		img2_step2 = <0x157 0x1 0x3 0x12>;
		img2_step3 = <0xe5 0x1 0x3 0x13>;
		img_freq = "img_step0", "img_step1", "img_step2", "img_step3";
		img_step0 = <0x270 0x1 0x2 0xe>;
		img_step1 = <0x1ca 0x1 0x2 0x14>;
		img_step2 = <0x157 0x1 0x2 0x12>;
		img_step3 = <0xe5 0x1 0x2 0x13>;
		ipe_freq = "ipe_step0", "ipe_step1", "ipe_step2", "ipe_step3";
		ipe_step0 = <0x222 0x1 0x5 0xa>;
		ipe_step1 = <0x1a0 0x1 0x5 0xb>;
		ipe_step2 = <0x138 0x1 0x5 0xc>;
		ipe_step3 = <0xe5 0x1 0x5 0x13>;
		larb0 = <0x8 0x7 0x8 0x8>;
		larb1 = <0x7 0x8 0x8 0x9 0x8>;
		larb11 = <0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x7 0x7 0x8 0x9 0x8 0x6 0x6 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x7>;
		larb13 = <0x7 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x7 0x8 0x7>;
		larb14 = <0x7 0x8 0x8 0x8 0x7 0x8>;
		larb16 = <0x8 0x8 0x7 0x7 0x8 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x7>;
		larb17 = <0x8 0x8 0x7 0x7 0x8 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x7>;
		larb19 = <0x7 0x8 0x7 0x8>;
		larb2 = <0x7 0x7 0x8 0x8 0x8>;
		larb20 = <0x7 0x7 0x8 0x8 0x7 0x8>;
		larb4 = <0x3 0x7 0x4 0x7 0x7 0x7 0x7 0x7 0x7 0x6 0x7 0x4>;
		larb7 = <0x7 0x8 0x8 0x8 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x8>;
		larb9 = <0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x7 0x7 0x8 0x9 0x8 0x6 0x6 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x7>;
		larb_groups = <0x0 0x1 0x2 0x4 0x7 0x9 0xb 0xd 0xe 0x10 0x11 0x13 0x14>;
		max_ostd = <0x28>;
		max_ostd_larb = <0x0 0x1>;
		mdp_freq = "mdp_step0", "mdp_step1", "mdp_step2", "mdp_step3";
		mdp_step0 = <0x252 0x1 0x8 0x18>;
		mdp_step0_ext = <0x252 0x2 0x9 0x1a713b>;
		mdp_step1 = <0x1b4 0x1 0x8 0x19>;
		mdp_step1_ext = <0x1b4 0x2 0x9 0x1a713b>;
		mdp_step2 = <0x157 0x1 0x8 0x12>;
		mdp_step2_ext = <0x157 0x2 0x9 0x1a713b>;
		mdp_step3 = <0xe5 0x1 0x8 0x13>;
		mdp_step3_ext = <0xe5 0x2 0x9 0x1604ec>;
		vcore-supply = <0x6c>;
		vdec_freq = "vdec_step0", "vdec_step1", "vdec_step2", "vdec_step3";
		vdec_step0 = <0x222 0x1 0x7 0xa>;
		vdec_step1 = <0x1a0 0x1 0x7 0xb>;
		vdec_step2 = <0x138 0x1 0x7 0xc>;
		vdec_step3 = <0xda 0x1 0x7 0x17>;
		venc_freq = "venc_step0", "venc_step1", "venc_step2", "venc_step3";
		venc_step0 = <0x270 0x1 0x6 0xe>;
		venc_step1 = <0x1ca 0x1 0x6 0x14>;
		venc_step2 = <0x16c 0x1 0x6 0x15>;
		venc_step3 = <0xf9 0x1 0x6 0x16>;
		vopp_steps = <0x0 0x1 0x2 0x3>;
	};

	mmsys_config@14000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mmsys_config", "mediatek,mt6833-mmsys_config", "syscon";
		phandle = <0x42>;
		pwr-regmap = <0x47>;
		reg = <0x0 0x14000000 0x0 0x1000>;
	};

	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <0x0 0x53 0x1>;
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0x0 0x10018000 0x0 0x1000>;
	};

	mrdump_ext_rst {
		compatible = "mediatek, mrdump_ext_rst-eint";
		mode = "IRQ";
		phandle = <0x14d>;
		status = "okay";
	};

	msdc0_top@11f50000 {
		compatible = "mediatek,msdc0_top";
		reg = <0x0 0x11f50000 0x0 0x1000>;
	};

	msdc1_top@11c70000 {
		compatible = "mediatek,msdc1_top";
		reg = <0x0 0x11c70000 0x0 0x1000>;
	};

	msdc@11230000 {
		bootable;
		bus-width = <0x8>;
		cap-mmc-highspeed;
		clk_src = [01];
		clock-names = "msdc0-src-hclock", "msdc0-clock", "msdc0-hclock", "msdc0-aes-clock";
		clocks = <0x2c 0xb4 0x2b 0x1e 0x2b 0x1c 0x2b 0x28>;
		compatible = "mediatek,msdc";
		host_function = [00];
		index = [00];
		interrupts = <0x0 0x63 0x4>;
		max-frequency = <0xbebc200>;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		mmc-hs400-1_8v;
		no-sd;
		no-sdio;
		non-removable;
		phandle = <0x145>;
		pinctl = <0x91>;
		pinctl_hs200 = <0x93>;
		pinctl_hs400 = <0x92>;
		reg = <0x0 0x11230000 0x0 0x10000>;
		register_setting = <0x94>;
		status = "okay";
		vcore-supply = <0x6c>;
		vmmc-supply = <0x2d>;
	};

	msdc@11240000 {
		bus-width = <0x4>;
		cap-mmc-highspeed;
		cap-sd-highspeed;
		cd-gpios = <0x2 0x4 0x0>;
		cd_level = [01];
		clk_src = [02];
		clock-names = "msdc1-clock", "msdc1-hclock";
		clocks = <0x2b 0x27 0x2b 0x1d>;
		compatible = "mediatek,msdc";
		host_function = [01];
		index = [01];
		interrupts = <0x0 0x67 0x4>;
		max-frequency = <0xbebc200>;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		no-sdio;
		phandle = <0x146>;
		pinctl = <0x95>;
		pinctl_ddr50 = <0x98>;
		pinctl_hs200 = <0x99>;
		pinctl_sdr104 = <0x96>;
		pinctl_sdr50 = <0x97>;
		reg = <0x0 0x11240000 0x0 0x1000>;
		register_setting = <0x9a>;
		sd-uhs-ddr50;
		sd-uhs-sdr104;
		sd-uhs-sdr12;
		sd-uhs-sdr25;
		sd-uhs-sdr50;
		status = "okay";
		vmmc-supply = <0x9b>;
		vqmmc-supply = <0x9c>;
	};

	msf_b@15810000 {
		clock-names = "MFB_CG_IMG2_LARB11", "MFB_CG_IMG2_MSS", "MFB_CG_IMG2_MFB", "MFB_CG_IMG1_GALS";
		clocks = <0x7e 0x0 0x7e 0x4 0x7e 0x2 0x2e 0x6>;
		compatible = "mediatek,msf_b";
		interrupts = <0x0 0x1f4 0x4>;
		mboxes = <0x41 0x12 0x0 0x1>;
		msf_frame_done = [00 d6];
		msf_token = [02 9a];
		reg = <0x0 0x15810000 0x0 0x1000>;
	};

	msfdl@15810000 {
		compatible = "mediatek,msfdl";
		interrupts = <0x0 0x1f4 0x4>;
		reg = <0x0 0xf13dd0 0x0 0x1000>;
	};

	mss_b@15812000 {
		compatible = "mediatek,mss_b";
		interrupts = <0x0 0x1f5 0x4>;
		mboxes = <0x41 0x11 0x0 0x1>;
		mss_frame_done = [00 d8];
		mss_token = [02 99];
		reg = <0x0 0x15812000 0x0 0x1000>;
	};

	mssdl@15812000 {
		compatible = "mediatek,mssdl";
		interrupts = <0x0 0x1f5 0x4>;
		reg = <0x0 0x15812000 0x0 0x1000>;
	};

	mt6359_gauge {
		alias_name = "MT6359";
		compatible = "mediatek,mt6359_gauge";
		gauge_name = "gauge";
	};

	mt6359_snd {
		compatible = "mediatek,mt6359-sound";
		mediatek,pwrap-regmap = <0x38>;
		phandle = <0x61>;
	};

	mt6360_ldo_dts {
		interrupt-names = "ldo1_oc_evt", "ldo2_oc_evt", "ldo3_oc_evt", "ldo5_oc_evt", "ldo1_pgb_evt", "ldo2_pgb_evt", "ldo3_pgb_evt", "ldo5_pgb_evt";
		interrupt-parent = <0x3>;
		interrupts = <0x71 0x0 0x72 0x0 0x73 0x0 0x75 0x0 0x79 0x0 0x7a 0x0 0x7b 0x0 0x7d 0x0>;
		phandle = <0x9e>;
		status = "ok";

		ldo1 {
			phandle = <0x9f>;
			regulator-compatible = "LDO1";
			regulator-max-microvolt = <0x36ee80>;
			regulator-min-microvolt = <0x124f80>;
			regulator-name = "VFP";
		};

		ldo2 {
			phandle = <0xa0>;
			regulator-compatible = "LDO2";
			regulator-max-microvolt = <0x36ee80>;
			regulator-min-microvolt = <0x124f80>;
			regulator-name = "VTP";
		};

		ldo3 {
			phandle = <0x9c>;
			regulator-compatible = "LDO3";
			regulator-max-microvolt = <0x36ee80>;
			regulator-min-microvolt = <0x124f80>;
			regulator-name = "VMC";
		};

		ldo5 {
			phandle = <0x9b>;
			regulator-compatible = "LDO5";
			regulator-max-microvolt = <0x36ee80>;
			regulator-min-microvolt = <0x2932e0>;
			regulator-name = "VMCH";
		};
	};

	mt6360_pmic_dts {
		interrupt-names = "buck1_pgb_evt", "buck1_oc_evt", "buck1_ov_evt", "buck1_uv_evt", "buck2_pgb_evt", "buck2_oc_evt", "buck2_ov_evt", "buck2_uv_evt", "ldo6_oc_evt", "ldo7_oc_evt", "ldo6_pgb_evt", "ldo7_pgb_evt";
		interrupt-parent = <0x3>;
		interrupts = <0x60 0x0 0x64 0x0 0x65 0x0 0x66 0x0 0x68 0x0 0x6c 0x0 0x6d 0x0 0x6e 0x0 0x76 0x0 0x77 0x0 0x7e 0x0 0x7f 0x0>;
		phandle = <0x9d>;
		pwr_off_seq = <0x6040002>;
		status = "ok";

		buck1 {
			regulator-always-on;
			regulator-compatible = "BUCK1";
			regulator-max-microvolt = <0x13d620>;
			regulator-min-microvolt = <0x493e0>;
			regulator-name = "VMDLA";
		};

		buck2 {
			regulator-compatible = "BUCK2";
			regulator-max-microvolt = <0x13d620>;
			regulator-min-microvolt = <0x493e0>;
			regulator-name = "VDRAM1";
		};

		ldo6 {
			regulator-always-on;
			regulator-compatible = "LDO6";
			regulator-max-microvolt = <0x200b20>;
			regulator-min-microvolt = <0x7a120>;
			regulator-name = "VMDDR";
		};

		ldo7 {
			regulator-always-on;
			regulator-compatible = "LDO7";
			regulator-max-microvolt = <0x200b20>;
			regulator-min-microvolt = <0x7a120>;
			regulator-name = "VDRAM2";
		};
	};

	mt6360_pmu_dts {
		#interrupt-cells = <0x2>;
		interrupt-controller;
		mt6360,intr_gpio = <0x2 0x3 0x0>;
		mt6360,intr_gpio_num = <0x3>;
		phandle = <0x3>;
		status = "ok";

		adc {
			#io-channel-cells = <0x1>;
			compatible = "mediatek,mt6360_pmu_adc";
			interrupt-names = "bat_ovp_adc_evt", "adc_wakeup_evt", "adc_donei";
			interrupt-parent = <0x3>;
			interrupts = <0x29 0x0 0x2b 0x0 0x2c 0x0>;
			phandle = <0x4>;
		};

		chg {
			aicc_once = <0x1>;
			aicr = <0x7a120>;
			batoc_notify = <0x0>;
			chg_name = "primary_chg";
			compatible = "mediatek,mt6360_pmu_chg";
			cv = <0x426030>;
			en_te = <0x1>;
			en_wdt = <0x1>;
			ichg = <0x1e8480>;
			ieoc = <0x30d40>;
			interrupt-names = "chg_treg_evt", "chg_mivr_evt", "pwr_rdy_evt", "chg_batsysuv_evt", "chg_vsysuv_evt", "chg_vsysov_evt", "chg_vbatov_evt", "chg_vbusov_evt", "chg_tmri", "chg_adpbadi", "chg_aiccmeasl", "wdtmri", "pumpx_donei", "attachi", "chrdet_ext_evt";
			interrupt-parent = <0x3>;
			interrupts = <0x4 0x0 0x6 0x0 0x7 0x0 0x9 0x0 0xc 0x0 0xd 0x0 0xe 0x0 0xf 0x0 0x1b 0x0 0x1d 0x0 0x20 0x0 0x23 0x0 0x28 0x0 0x30 0x0 0x3c 0x0>;
			io-channel-names = "USBID", "VBUSDIV5", "VSYS", "VBAT", "IBUS", "IBAT", "TEMP_JC", "TS";
			io-channels = <0x4 0x0 0x4 0x1 0x4 0x3 0x4 0x4 0x4 0x5 0x4 0x6 0x4 0x8 0x4 0xa>;
			ircmp_resistor = <0x61a8>;
			ircmp_vclamp = <0xfa00>;
			mivr = <0x432380>;
			post_aicc = <0x1>;
			safety_timer = <0xc>;
			vrechg = <0x30d40>;
		};

		core {
			apwdtrst_en = <0x1>;
			cc_open_sel = <0x3>;
			compatible = "mediatek,mt6360_pmu_core";
			i2c_cc_open_tsel = <0x1>;
			interrupt-names = "ap_wdtrst_evt", "en_evt", "qonb_rst_evt", "mrstb_evt", "otp_evt", "vddaov_evt", "sysuv_evt";
			interrupt-parent = <0x3>;
			interrupts = <0x41 0x0 0x42 0x0 0x43 0x0 0x44 0x0 0x45 0x0 0x46 0x0 0x47 0x0>;
			ldo5_otp_en = <0x0>;
			mren = <0x1>;
		};

		fled {
			compatible = "mediatek,mt6360_pmu_fled";
			fled1_strb_cur = <0xb71b0>;
			fled1_tor_cur = <0x927c>;
			fled2_strb_cur = <0xc3500>;
			fled2_tor_cur = <0x927c>;
			fled_strb_tout = <0x4e0>;
			fled_vmid_track = <0x0>;
			interrupt-names = "fled_chg_vinovp_evt", "fled_tx_evt", "fled_lvf_evt", "fled2_short_evt", "fled1_short_evt";
			interrupt-parent = <0x3>;
			interrupts = <0xb 0x0 0x4a 0x0 0x4b 0x0 0x4e 0x0 0x4f 0x0>;
		};

		rgbled {
			compatible = "mediatek,mt6360_pmu_rgbled";
			mt,led_default_trigger = "cc_mode", "cc_mode", "cc_mode", "none";
			mt,led_name = "mt6360_pmu_led1", "mt6360_pmu_led2", "mt6360_pmu_led3", "mt6360_pmu_led4";
		};
	};

	mt6833-afe-pcm@11210000 {
		apmixed = <0x45>;
		clock-names = "aud_afe_clk", "aud_dac_clk", "aud_dac_predis_clk", "aud_adc_clk", "aud_adda6_adc_clk", "aud_apll22m_clk", "aud_apll24m_clk", "aud_apll1_tuner_clk", "aud_apll2_tuner_clk", "aud_tdm_clk", "aud_tml_clk", "aud_nle", "aud_dac_hires_clk", "aud_adc_hires_clk", "aud_adc_hires_tml", "aud_adda6_adc_hires_clk", "aud_3rd_dac_clk", "aud_3rd_dac_predis_clk", "aud_3rd_dac_tml", "aud_3rd_dac_hires_clk", "scp_sys_audio", "aud_infra_clk", "aud_infra_26m_clk", "top_mux_audio", "top_mux_audio_int", "top_mainpll_d4_d4", "top_mux_aud_1", "top_apll1_ck", "top_mux_aud_2", "top_apll2_ck", "top_mux_aud_eng1", "top_apll1_d8", "top_mux_aud_eng2", "top_apll2_d8", "top_i2s0_m_sel", "top_i2s1_m_sel", "top_i2s2_m_sel", "top_i2s3_m_sel", "top_i2s4_m_sel", "top_i2s5_m_sel", "top_apll12_div0", "top_apll12_div1", "top_apll12_div2", "top_apll12_div3", "top_apll12_div4", "top_apll12_divb", "top_apll12_div5", "top_mux_audio_h", "top_clk26m_clk";
		clocks = <0x48 0x0 0x48 0x7 0x48 0x8 0x48 0x6 0x48 0x15 0x48 0x1 0x48 0x2 0x48 0x4 0x48 0x3 0x48 0x5 0x48 0x9 0x48 0xa 0x48 0x12 0x48 0x13 0x48 0x14 0x48 0x16 0x48 0x17 0x48 0x18 0x48 0x19 0x48 0x1a 0x2e 0xc 0x2b 0x2e 0x2b 0x37 0x2c 0xb7 0x2c 0xb8 0x2c 0x4 0x2c 0xc9 0x2c 0x2e 0x2c 0xca 0x2c 0x32 0x2c 0xc5 0x2c 0x31 0x2c 0xc6 0x2c 0x35 0x2c 0xd7 0x2c 0xd8 0x2c 0xd9 0x2c 0xda 0x2c 0xdb 0x2c 0xdc 0x2c 0xe1 0x2c 0xe2 0x2c 0xe3 0x2c 0xe4 0x2c 0xe5 0x2c 0xe6 0x2c 0xe7 0x2c 0xd1 0x2c 0x56>;
		compatible = "mediatek,mt6833-sound";
		infracfg_ao = <0x2b>;
		interrupts = <0x0 0xca 0x4>;
		phandle = <0x62>;
		pinctrl-0 = <0x49>;
		pinctrl-1 = <0x4a>;
		pinctrl-10 = <0x53>;
		pinctrl-11 = <0x54>;
		pinctrl-12 = <0x55>;
		pinctrl-13 = <0x56>;
		pinctrl-14 = <0x57>;
		pinctrl-15 = <0x58>;
		pinctrl-16 = <0x59>;
		pinctrl-17 = <0x5a>;
		pinctrl-18 = <0x5b>;
		pinctrl-19 = <0x5c>;
		pinctrl-2 = <0x4b>;
		pinctrl-20 = <0x5d>;
		pinctrl-21 = <0x5e>;
		pinctrl-22 = <0x5f>;
		pinctrl-23 = <0x60>;
		pinctrl-3 = <0x4c>;
		pinctrl-4 = <0x4d>;
		pinctrl-5 = <0x4e>;
		pinctrl-6 = <0x4f>;
		pinctrl-7 = <0x50>;
		pinctrl-8 = <0x51>;
		pinctrl-9 = <0x52>;
		pinctrl-names = "aud_clk_mosi_off", "aud_clk_mosi_on", "aud_dat_mosi_off", "aud_dat_mosi_on", "aud_dat_miso0_off", "aud_dat_miso0_on", "aud_dat_miso1_off", "aud_dat_miso1_on", "vow_dat_miso_off", "vow_dat_miso_on", "vow_clk_miso_off", "vow_clk_miso_on", "aud_nle_mosi_off", "aud_nle_mosi_on", "aud_gpio_i2s0_off", "aud_gpio_i2s0_on", "aud_gpio_i2s1_off", "aud_gpio_i2s1_on", "aud_gpio_i2s2_off", "aud_gpio_i2s2_on", "aud_gpio_i2s3_off", "aud_gpio_i2s3_on", "aud_gpio_i2s5_off", "aud_gpio_i2s5_on";
		reg = <0x0 0x11210000 0x0 0x2000>;
		topckgen = <0x2c>;
	};

	mt_charger {
		compatible = "mediatek,mt-charger";
		phandle = <0x149>;
	};

	mt_cpufreq {
		compatible = "mediatek,mt-cpufreq";
		phandle = <0xf4>;
		proc1-supply = <0x3d>;
		proc2-supply = <0x3e>;
		sram_proc1-supply = <0x3f>;
		sram_proc2-supply = <0x40>;
	};

	mtk-btcvsd-snd@18050000 {
		compatible = "mediatek,mtk-btcvsd-snd";
		interrupts = <0x0 0x177 0x4>;
		mediatek,infracfg = <0x2b>;
		mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
		phandle = <0x10a>;
		reg = <0x0 0x18050000 0x0 0x1000 0x0 0x18080000 0x0 0x14000>;
	};

	mtk_composite_v4l2_2 {
		compatible = "mediatek,mtk_composite_v4l2_2";
		phandle = <0x123>;
	};

	mtk_lpm {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "mediatek,mtk-lpm";
		constraints = <0x22 0x23 0x24>;
		cpupm-method = "mcu";
		irq-remain = <0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c>;
		phandle = <0xa4>;
		ranges;
		resource-ctrl = <0x1d 0x1e 0x1f 0x20 0x21>;
		suspend-method = "s2idle";

		constraint-list {

			rc_bus26m {
				id = <0x0>;
				phandle = <0x22>;
				value = <0x1>;
			};

			rc_dram {
				id = <0x2>;
				phandle = <0x24>;
				value = <0x1>;
			};

			rc_syspll {
				id = <0x1>;
				phandle = <0x23>;
				value = <0x1>;
			};
		};

		cpupm-sysram@0011b000 {
			compatible = "mediatek,cpupm-sysram";
			phandle = <0xa5>;
			reg = <0x0 0x11b000 0x0 0x500>;
		};

		irq-remain-list {

			edge_keypad {
				phandle = <0x15>;
				target = <0x25>;
				value = <0x1 0x0 0x0 0x4>;
			};

			edge_mdwdt {
				phandle = <0x16>;
				target = <0x26>;
				value = <0x1 0x0 0x80000000 0x2000000>;
			};

			level_i2c0 {
				phandle = <0x1c>;
				target = <0x28>;
				value = <0x0 0x4 0x0 0x0>;
			};

			level_mali0 {
				phandle = <0x17>;
				target = <0x27>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level_mali1 {
				phandle = <0x18>;
				target = <0x27>;
				value = <0x0 0x1 0x0 0x0>;
			};

			level_mali2 {
				phandle = <0x19>;
				target = <0x27>;
				value = <0x0 0x2 0x0 0x0>;
			};

			level_mali3 {
				phandle = <0x1a>;
				target = <0x27>;
				value = <0x0 0x3 0x0 0x0>;
			};

			level_mali4 {
				phandle = <0x1b>;
				target = <0x27>;
				value = <0x0 0x4 0x0 0x0>;
			};
		};

		lpm_sysram@0011b500 {
			compatible = "mediatek,lpm-sysram";
			phandle = <0xa6>;
			reg = <0x0 0x11b500 0x0 0x300>;
		};

		resource-ctrl-list {

			bus26m {
				id = <0x0>;
				phandle = <0x1d>;
				value = <0x0>;
			};

			dram_s0 {
				id = <0x3>;
				phandle = <0x20>;
				value = <0x0>;
			};

			dram_s1 {
				id = <0x4>;
				phandle = <0x21>;
				value = <0x0>;
			};

			infra {
				id = <0x1>;
				phandle = <0x1e>;
				value = <0x0>;
			};

			syspll {
				id = <0x2>;
				phandle = <0x1f>;
				value = <0x0>;
			};
		};
	};

	mtkfb@0 {
		compatible = "mediatek,mtkfb";
		phandle = <0x10c>;
	};

	nebula {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,nebula-smc-v1";
		ranges;
		tee-id = <0x1>;
		tee-name = "nebula";

		nebula-gz-log {
			compatible = "android,nebula-gz-log-v1";
		};

		nebula-irq {
			compatible = "android,nebula-irq-v1";
			ppi-interrupt-parent = <0x1>;
		};

		nebula-virtio {
			compatible = "android,nebula-virtio-v1";
		};
	};

	odm {
		compatible = "simple-bus";
		phandle = <0x12c>;
	};

	pd_adapter {
		adapter_name = "pd_adapter";
		compatible = "mediatek,pd_adapter";
		phandle = <0x14c>;
	};

	pericfg@10003000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,pericfg", "mediatek,mt6833-pericfg", "syscon";
		phandle = <0x46>;
		reg = <0x0 0x10003000 0x0 0x1000>;
	};

	pinctrl {
		#gpio-cells = <0x2>;
		#interrupt-cells = <0x2>;
		compatible = "mediatek,mt6833-pinctrl";
		gpio-controller;
		gpio-ranges = <0x2 0x0 0x0 0xc9>;
		interrupt-controller;
		interrupt-parent = <0x1>;
		interrupts = <0x0 0xd4 0x4>;
		phandle = <0x2>;
		pins-are-numbered;
		reg_base_eint = <0x36>;
		reg_bases = <0x2f 0x30 0x31 0x32 0x33 0x34 0x35>;

		aud_clk_mosi_off {
			phandle = <0x49>;

			pins_cmd0_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9800>;
			};

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9900>;
			};
		};

		aud_clk_mosi_on {
			phandle = <0x4a>;

			pins_cmd0_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9801>;
			};

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9901>;
			};
		};

		aud_dat_miso0_off {
			phandle = <0x4d>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9f00>;
			};
		};

		aud_dat_miso0_on {
			phandle = <0x4e>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9f01>;
			};
		};

		aud_dat_miso1_off {
			phandle = <0x4f>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xa000>;
			};
		};

		aud_dat_miso1_on {
			phandle = <0x50>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xa001>;
			};
		};

		aud_dat_mosi_off {
			phandle = <0x4b>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9a00>;
			};

			pins_cmd2_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9b00>;
			};
		};

		aud_dat_mosi_on {
			phandle = <0x4c>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9a01>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9b01>;
			};
		};

		aud_gpio_i2s0_off {
			phandle = <0x57>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x2a00>;
			};
		};

		aud_gpio_i2s0_on {
			phandle = <0x58>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x2a01>;
			};
		};

		aud_gpio_i2s1_off {
			phandle = <0x59>;
		};

		aud_gpio_i2s1_on {
			phandle = <0x5a>;
		};

		aud_gpio_i2s2_off {
			phandle = <0x5b>;
		};

		aud_gpio_i2s2_on {
			phandle = <0x5c>;
		};

		aud_gpio_i2s3_off {
			phandle = <0x5d>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x2800>;
			};

			pins_cmd2_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x2900>;
			};

			pins_cmd3_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x2b00>;
			};
		};

		aud_gpio_i2s3_on {
			phandle = <0x5e>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x2801>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x2901>;
			};

			pins_cmd3_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x2b01>;
			};
		};

		aud_gpio_i2s5_off {
			phandle = <0x5f>;
		};

		aud_gpio_i2s5_on {
			phandle = <0x60>;
		};

		aud_nle_mosi_off {
			phandle = <0x55>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9e00>;
			};

			pins_cmd2_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9d00>;
			};
		};

		aud_nle_mosi_on {
			phandle = <0x56>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9e01>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9d01>;
			};
		};

		msdc0@default {
			phandle = <0x91>;

			pins_clk {
				drive-strength = [04];
			};

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};
		};

		msdc0@hs200 {
			phandle = <0x93>;

			pins_clk {
				drive-strength = [04];
			};

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};
		};

		msdc0@hs400 {
			phandle = <0x92>;

			pins_clk {
				drive-strength = [04];
			};

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};
		};

		msdc0@register_default {
			cmd_edge = [00];
			phandle = <0x94>;
			rdata_edge = [00];
			wdata_edge = [00];
		};

		msdc1@ddr50 {
			phandle = <0x98>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		msdc1@default {
			phandle = <0x95>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		msdc1@hs200 {
			phandle = <0x99>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		msdc1@register_default {
			cmd_edge = [00];
			phandle = <0x9a>;
			rdata_edge = [00];
			wdata_edge = [00];
		};

		msdc1@sdr104 {
			phandle = <0x96>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		msdc1@sdr50 {
			phandle = <0x97>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		vow_clk_miso_off {
			phandle = <0x53>;

			pins_cmd3_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xa000>;
			};
		};

		vow_clk_miso_on {
			phandle = <0x54>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xa002>;
			};
		};

		vow_dat_miso_off {
			phandle = <0x51>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9f00>;
			};
		};

		vow_dat_miso_on {
			phandle = <0x52>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9f02>;
			};
		};
	};

	pmic_clock_buffer_ctrl {
		compatible = "mediatek,pmic_clock_buffer";
		mediatek,clkbuf-config = <0x2 0x1 0x1 0x2 0x0 0x0 0x1>;
		mediatek,clkbuf-controls-for-desense = <0x0 0x4 0x0 0x4 0x0 0x0 0x0>;
		mediatek,clkbuf-output_impedance = <0x6 0x4 0x4 0x4 0x0 0x0 0x4>;
		mediatek,clkbuf-quantity = <0x7>;
		phandle = <0x147>;
		tcxo_support = "false";
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <0x1>;
		interrupts = <0x1 0x7 0x4>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	pseudo_m4u {
		compatible = "mediatek,mt-pseudo_m4u";
		iommus = <0x6e 0x3>;
	};

	pseudo_m4u-ccu0 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x6e 0x1a9 0x6e 0x1aa 0x6e 0x2c0>;
		mediatek,larbid = <0x16>;
	};

	pseudo_m4u-ccu1 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x6e 0x1c4 0x6e 0x1c5 0x6e 0x2e0>;
		mediatek,larbid = <0x17>;
	};

	pseudo_m4u-larb0 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x6e 0x0 0x6e 0x1 0x6e 0x2 0x6e 0x3>;
		mediatek,larbid = <0x0>;
	};

	pseudo_m4u-larb1 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x6e 0x20 0x6e 0x21 0x6e 0x22 0x6e 0x23 0x6e 0x24>;
		mediatek,larbid = <0x1>;
	};

	pseudo_m4u-larb11 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x6e 0x160 0x6e 0x161 0x6e 0x162 0x6e 0x163 0x6e 0x164 0x6e 0x165 0x6e 0x166 0x6e 0x167 0x6e 0x168 0x6e 0x169 0x6e 0x16a 0x6e 0x16b 0x6e 0x16c 0x6e 0x16d 0x6e 0x16e 0x6e 0x16f 0x6e 0x170 0x6e 0x171 0x6e 0x172 0x6e 0x173 0x6e 0x174 0x6e 0x175 0x6e 0x176 0x6e 0x177 0x6e 0x178 0x6e 0x179 0x6e 0x17a 0x6e 0x17b 0x6e 0x17c>;
		mediatek,larbid = <0xb>;
	};

	pseudo_m4u-larb13 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x6e 0x1a0 0x6e 0x1a1 0x6e 0x1a2 0x6e 0x1a3 0x6e 0x1a4 0x6e 0x1a5 0x6e 0x1a6 0x6e 0x1a7 0x6e 0x1a8 0x6e 0x1a9 0x6e 0x1aa 0x6e 0x1ab>;
		mediatek,larbid = <0xd>;
	};

	pseudo_m4u-larb14 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x6e 0x1c0 0x6e 0x1c1 0x6e 0x1c2 0x6e 0x1c3 0x6e 0x1c4 0x6e 0x1c5>;
		mediatek,larbid = <0xe>;
	};

	pseudo_m4u-larb16 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x6e 0x200 0x6e 0x201 0x6e 0x202 0x6e 0x203 0x6e 0x204 0x6e 0x205 0x6e 0x206 0x6e 0x207 0x6e 0x208 0x6e 0x209 0x6e 0x20a 0x6e 0x20b 0x6e 0x20c 0x6e 0x20d 0x6e 0x20e 0x6e 0x20f 0x6e 0x210>;
		mediatek,larbid = <0x10>;
	};

	pseudo_m4u-larb17 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x6e 0x220 0x6e 0x221 0x6e 0x222 0x6e 0x223 0x6e 0x224 0x6e 0x225 0x6e 0x226 0x6e 0x227 0x6e 0x228 0x6e 0x229 0x6e 0x22a 0x6e 0x22b 0x6e 0x22c 0x6e 0x22d 0x6e 0x22e 0x6e 0x22f 0x6e 0x230>;
		mediatek,larbid = <0x11>;
	};

	pseudo_m4u-larb18 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x6e 0x240 0x6e 0x241 0x6e 0x242 0x6e 0x243 0x6e 0x244 0x6e 0x245 0x6e 0x246 0x6e 0x247 0x6e 0x248 0x6e 0x249 0x6e 0x24a 0x6e 0x24b 0x6e 0x24c 0x6e 0x24d 0x6e 0x24e 0x6e 0x24f 0x6e 0x250>;
		mediatek,larbid = <0x12>;
	};

	pseudo_m4u-larb19 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x6e 0x260 0x6e 0x261 0x6e 0x262 0x6e 0x263>;
		mediatek,larbid = <0x13>;
	};

	pseudo_m4u-larb2 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x6e 0x40 0x6e 0x41 0x6e 0x42 0x6e 0x43 0x6e 0x44>;
		mediatek,larbid = <0x2>;
	};

	pseudo_m4u-larb20 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x6e 0x280 0x6e 0x281 0x6e 0x282 0x6e 0x283 0x6e 0x284 0x6e 0x285>;
		mediatek,larbid = <0x14>;
	};

	pseudo_m4u-larb4 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x6e 0x80 0x6e 0x81 0x6e 0x82 0x6e 0x83 0x6e 0x84 0x6e 0x85 0x6e 0x86 0x6e 0x87 0x6e 0x88 0x6e 0x89 0x6e 0x8b 0x6e 0x8a>;
		mediatek,larbid = <0x4>;
	};

	pseudo_m4u-larb7 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x6e 0xe0 0x6e 0xe1 0x6e 0xe2 0x6e 0xe3 0x6e 0xe4 0x6e 0xe5 0x6e 0xe6 0x6e 0xe7 0x6e 0xe8 0x6e 0xe9 0x6e 0xea 0x6e 0xeb 0x6e 0xec>;
		mediatek,larbid = <0x7>;
	};

	pseudo_m4u-larb9 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x6e 0x120 0x6e 0x121 0x6e 0x122 0x6e 0x123 0x6e 0x124 0x6e 0x125 0x6e 0x126 0x6e 0x127 0x6e 0x128 0x6e 0x129 0x6e 0x12a 0x6e 0x12b 0x6e 0x12c 0x6e 0x12d 0x6e 0x12e 0x6e 0x12f 0x6e 0x130 0x6e 0x131 0x6e 0x132 0x6e 0x133 0x6e 0x134 0x6e 0x135 0x6e 0x136 0x6e 0x137 0x6e 0x138 0x6e 0x139 0x6e 0x13a 0x6e 0x13b 0x6e 0x13c>;
		mediatek,larbid = <0x9>;
	};

	pseudo_m4u-misc {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x6e 0x3>;
		mediatek,larbid = <0x18>;
	};

	ptp3 {
		byteEn = <0x1>;
		cinst_doe_const_mode = <0x100>;
		cinst_doe_enable = <0x10000>;
		cinst_doe_ls_credit = <0x20>;
		cinst_doe_ls_idx_sel = <0x100>;
		cinst_doe_ls_low_freq_enable = <0x2>;
		cinst_doe_ls_low_freq_period = <0x8>;
		cinst_doe_ls_period = <0x8>;
		cinst_doe_vx_credit = <0x20>;
		cinst_doe_vx_low_freq_enable = <0x2>;
		cinst_doe_vx_low_freq_period = <0x8>;
		cinst_doe_vx_period = <0x8>;
		compatible = "mediatek,ptp3";
		drcc0_Code = <0xff>;
		drcc0_Hwgatepct = <0xff>;
		drcc0_Vref = <0xff>;
		drcc1_Code = <0xff>;
		drcc1_Hwgatepct = <0xff>;
		drcc1_Vref = <0xff>;
		drcc2_Code = <0xff>;
		drcc2_Hwgatepct = <0xff>;
		drcc2_Vref = <0xff>;
		drcc3_Code = <0xff>;
		drcc3_Hwgatepct = <0xff>;
		drcc3_Vref = <0xff>;
		drcc4_Code = <0xff>;
		drcc4_Hwgatepct = <0xff>;
		drcc4_Vref = <0xff>;
		drcc5_Code = <0xff>;
		drcc5_Hwgatepct = <0xff>;
		drcc5_Vref = <0xff>;
		drcc6_Code = <0xff>;
		drcc6_Hwgatepct = <0xff>;
		drcc6_Vref = <0xff>;
		drcc7_Code = <0xff>;
		drcc7_Hwgatepct = <0xff>;
		drcc7_Vref = <0xff>;
		drcc_state = <0x0>;
		fll_doe_bren = <0x100>;
		fll_doe_fll05 = <0x0>;
		fll_doe_fll06 = <0x0>;
		fll_doe_fll07 = <0x0>;
		fll_doe_fll08 = <0x0>;
		fll_doe_fll09 = <0x0>;
		fll_doe_pllclken = <0x100>;
		igEn = <0x2>;
		lreEn = <0x1>;
		phandle = <0x12a>;
		rcanEn = <0x2>;
	};

	pwm@10048000 {
		clock-names = "PWM1-main", "PWM2-main", "PWM3-main", "PWM4-main", "PWM-HCLK-main", "PWM-main";
		clocks = <0x2b 0xf 0x2b 0x10 0x2b 0x11 0x2b 0x12 0x2b 0xe 0x2b 0x13>;
		compatible = "mediatek,pwm";
		interrupts = <0x0 0xd2 0x4>;
		reg = <0x0 0x10048000 0x0 0x1000>;
	};

	pwmleds {
		compatible = "mediatek,pwm-leds";

		backlight {
			label = "lcd-backlight";
			led-bits = <0x8>;
			max-brightness = <0xff>;
			pwm-names = "lcd-backlight";
			pwms = <0x14 0x0 0x99d9>;
		};
	};

	pwrap@10026000 {
		clock-names = "spi", "wrap", "ulposc", "ulposc_osc";
		clocks = <0x2b 0x2 0x2b 0x1 0x2c 0xb9 0x2c 0x52>;
		compatible = "mediatek,mt6833-pwrap";
		interrupts = <0x0 0xdc 0x4>;
		phandle = <0x38>;
		reg = <0x0 0x10026000 0x0 0x1000 0x0 0x10028000 0x0 0x1000>;
		reg-names = "pwrap", "spi_mst";

		mt6359-pmic {
			#interrupt-cells = <0x2>;
			compatible = "mediatek,mt6359-pmic";
			interrupt-controller;
			interrupt-names = "vpu_oc", "vcore_oc", "vgpu11_oc", "vgpu12_oc", "vmodem_oc", "vproc1_oc", "vproc2_oc", "vs1_oc", "vs2_oc", "vpa_oc", "vfe28_oc", "vxo22_oc", "vrf18_oc", "vrf12_oc", "vefuse_oc", "vcn33_1_oc", "vcn33_2_oc", "vcn13_oc", "vcn18_oc", "va09_oc", "vcamio_oc", "va12_oc", "vaux18_oc", "vaud18_oc", "vio18_oc", "vsram_proc1_oc", "vsram_proc2_oc", "vsram_others_oc", "vsram_md_oc", "vemc_oc", "vsim1_oc", "vsim2_oc", "vusb_oc", "vrfck_oc", "vbbck_oc", "vbif28_oc", "vibr_oc", "vio28_oc", "vm18_oc", "vufs_oc", "pwrkey", "homekey", "pwrkey_r", "homekey_r", "ni_lbat_int", "chrdet_edge", "rtc", "fg_bat_h", "fg_bat_l", "fg_cur_h", "fg_cur_l", "fg_zcv", "fg_n_charge_l", "fg_iavg_h", "fg_iavg_l", "fg_discharge", "fg_charge", "baton_lv", "baton_bat_in", "baton_bat_out", "bif", "bat_h", "bat_l", "bat2_h", "bat2_l", "bat_temp_h", "bat_temp_l", "thr_h", "thr_l", "auxadc_imp", "nag_c_dltv", "audio", "accdet", "accdet_eint0", "accdet_eint1", "spi_cmd_alert";
			interrupt-parent = <0x2>;
			interrupts = <0x76 0x4 0x76 0x0>;
			mediatek,num-pmic-irqs = <0x91>;
			mediatek,pmic-irqs = <0x0 0x0 0x1 0x0 0x2 0x0 0x3 0x0 0x4 0x0 0x5 0x0 0x6 0x0 0x7 0x0 0x8 0x0 0x9 0x0 0x10 0x1 0x11 0x1 0x12 0x1 0x13 0x1 0x14 0x1 0x15 0x1 0x16 0x1 0x17 0x1 0x18 0x1 0x19 0x1 0x1a 0x1 0x1b 0x1 0x1c 0x1 0x1d 0x1 0x1e 0x1 0x1f 0x1 0x20 0x1 0x21 0x1 0x22 0x1 0x23 0x1 0x24 0x1 0x25 0x1 0x26 0x1 0x27 0x1 0x28 0x1 0x29 0x1 0x2a 0x1 0x2b 0x1 0x2c 0x1 0x2d 0x1 0x30 0x2 0x31 0x2 0x32 0x2 0x33 0x2 0x34 0x2 0x35 0x2 0x40 0x3 0x50 0x4 0x51 0x4 0x52 0x4 0x53 0x4 0x54 0x4 0x57 0x4 0x58 0x4 0x59 0x4 0x5b 0x4 0x5c 0x4 0x60 0x4 0x62 0x4 0x63 0x4 0x64 0x4 0x70 0x5 0x71 0x5 0x72 0x5 0x73 0x5 0x74 0x5 0x75 0x5 0x76 0x5 0x77 0x5 0x78 0x5 0x79 0x5 0x80 0x6 0x85 0x6 0x86 0x6 0x87 0x6 0x90 0x7>;
			phandle = <0xb9>;
			status = "okay";

			mt-pmic {
				compatible = "mediatek,mt-pmic";
				interrupt-names = "pwrkey", "pwrkey_r", "homekey", "homekey_r", "bat_h", "bat_l", "fg_cur_h", "fg_cur_l";
				interrupts = <0x30 0x4 0x32 0x4 0x31 0x4 0x33 0x4 0x70 0x4 0x71 0x4 0x52 0x4 0x53 0x4>;
				phandle = <0xbc>;
			};

			mt6359_misc {
				base = <0x580>;
				compatible = "mediatek,mt6359p-misc";
				phandle = <0xe1>;
			};

			mt6359_rtc {
				base = <0x580>;
				compatible = "mediatek,mt6359-rtc";
				interrupt-names = "rtc";
				interrupts = <0x40 0x0>;
				phandle = <0xe0>;
			};

			mt6359regulator {
				compatible = "mediatek,mt6359p-regulator";
				interrupt-names = "VPU", "VCORE", "VGPU11", "VMODEM", "VPROC1", "VPROC2", "VS1", "VS2", "VPA", "VFE28", "VXO22", "VRF18", "VRF12", "VEFUSE", "VCN33_1_BT", "VCN33_2_BT", "VCN13", "VCN18", "VA09", "VA12", "VAUX18", "VAUD18", "VIO18", "VSRAM_PROC1", "VSRAM_PROC2", "VSRAM_OTHERS", "VSRAM_MD", "VEMC", "VUSB", "VRFCK", "VBIF28", "VIO28", "VM18", "VUFS";
				interrupts = <0x0 0x4 0x1 0x4 0x2 0x4 0x4 0x4 0x5 0x4 0x6 0x4 0x7 0x4 0x8 0x4 0x9 0x4 0x10 0x4 0x11 0x4 0x12 0x4 0x13 0x4 0x14 0x4 0x15 0x4 0x16 0x4 0x17 0x4 0x18 0x4 0x19 0x4 0x1b 0x4 0x1c 0x4 0x1d 0x4 0x1e 0x4 0x1f 0x4 0x20 0x4 0x21 0x4 0x22 0x4 0x23 0x4 0x26 0x4 0x27 0x4 0x29 0x4 0x2b 0x4 0x2c 0x4 0x2d 0x4>;
				phandle = <0xbe>;

				buck_vcore {
					phandle = <0x6c>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0x7b98a>;
					regulator-name = "vcore";
				};

				buck_vgpu11 {
					phandle = <0x3d>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vgpu11";
				};

				buck_vmodem {
					phandle = <0xc0>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x10c8e0>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vmodem";
				};

				buck_vpa {
					phandle = <0xc3>;
					regulator-enable-ramp-delay = <0x12c>;
					regulator-max-microvolt = <0x37b1d0>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vpa";
				};

				buck_vproc1 {
					phandle = <0x65>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vproc1";
				};

				buck_vproc2 {
					phandle = <0x3e>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vproc2";
				};

				buck_vpu {
					phandle = <0xc1>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vpu";
				};

				buck_vs1 {
					phandle = <0xbf>;
					regulator-enable-ramp-delay = <0x0>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "vs1";
				};

				buck_vs2 {
					phandle = <0xc2>;
					regulator-enable-ramp-delay = <0x0>;
					regulator-max-microvolt = <0x186a00>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "vs2";
				};

				ldo_va09 {
					phandle = <0xda>;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "va09";
				};

				ldo_va12 {
					phandle = <0xd9>;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "va12";
				};

				ldo_vaud18 {
					compatible = "regulator-fixed";
					phandle = <0xc4>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vaud18";
				};

				ldo_vaux18 {
					compatible = "regulator-fixed";
					phandle = <0xd0>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vaux18";
				};

				ldo_vbbck {
					phandle = <0xde>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x10c8e0>;
					regulator-name = "vbbck";
				};

				ldo_vbif28 {
					compatible = "regulator-fixed";
					phandle = <0xd5>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vbif28";
				};

				ldo_vcamio {
					phandle = <0xca>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vcamio";
				};

				ldo_vcn13 {
					phandle = <0xcd>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "vcn13";
				};

				ldo_vcn18 {
					compatible = "regulator-fixed";
					phandle = <0xcb>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vcn18";
				};

				ldo_vcn33_1_bt {
					phandle = <0xce>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_1_bt";
				};

				ldo_vcn33_1_wifi {
					phandle = <0xcf>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_1_wifi";
				};

				ldo_vcn33_2_bt {
					phandle = <0xd7>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_2_bt";
				};

				ldo_vcn33_2_wifi {
					phandle = <0xd8>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_2_wifi";
				};

				ldo_vefuse {
					phandle = <0xd2>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vefuse";
				};

				ldo_vemc {
					phandle = <0x2d>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2625a0>;
					regulator-name = "vemc";
				};

				ldo_vfe28 {
					compatible = "regulator-fixed";
					phandle = <0xcc>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vfe28";
				};

				ldo_vibr {
					phandle = <0xc6>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "vibr";
				};

				ldo_vio18 {
					phandle = <0xc9>;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vio18";
				};

				ldo_vio28 {
					phandle = <0xd6>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-name = "vio28";
				};

				ldo_vm18 {
					phandle = <0xdd>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vm18";
				};

				ldo_vrf12 {
					phandle = <0xc7>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0x10c8e0>;
					regulator-name = "vrf12";
				};

				ldo_vrf18 {
					phandle = <0xdb>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b9e50>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vrf18";
				};

				ldo_vrfck {
					phandle = <0xd4>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x186a00>;
					regulator-min-microvolt = <0x12ebc0>;
					regulator-name = "vrfck";
				};

				ldo_vsim1 {
					phandle = <0xc5>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vsim1";
				};

				ldo_vsim2 {
					phandle = <0xdf>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vsim2";
				};

				ldo_vsram_md {
					phandle = <0x66>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_md";
				};

				ldo_vsram_others {
					phandle = <0xd1>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_others";
				};

				ldo_vsram_proc1 {
					phandle = <0x3f>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_proc1";
				};

				ldo_vsram_proc2 {
					phandle = <0x40>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_proc2";
				};

				ldo_vufs {
					phandle = <0xdc>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vufs";
				};

				ldo_vusb {
					compatible = "regulator-fixed";
					phandle = <0xc8>;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-name = "vusb";
				};

				ldo_vxo22 {
					phandle = <0xd3>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vxo22";
				};
			};

			mt635x-auxadc {
				#io-channel-cells = <0x1>;
				compatible = "mediatek,mt6359-auxadc";
				phandle = <0xbd>;

				accdet {
					channel = <0x9>;
				};

				bat_temp {
					channel = <0x3>;
					resistance-ratio = <0x5 0x2>;
				};

				batadc {
					avg-num = <0x80>;
					channel = <0x0>;
					resistance-ratio = <0x7 0x2>;
				};

				chip_temp {
					channel = <0x5>;
				};

				dcxo_temp {
					avg-num = <0x10>;
					channel = <0xd>;
				};

				dcxo_volt {
					channel = <0xa>;
					resistance-ratio = <0x3 0x2>;
				};

				hpofs_cal {
					avg-num = <0x100>;
					channel = <0xc>;
				};

				tsx_temp {
					avg-num = <0x80>;
					channel = <0xb>;
				};

				vbif {
					channel = <0xe>;
					resistance-ratio = <0x5 0x2>;
				};

				vcore_temp {
					channel = <0x6>;
				};

				vgpu_temp {
					channel = <0x8>;
				};

				vproc_temp {
					channel = <0x7>;
				};
			};

			mt635x-ot-debug {
				compatible = "mediatek,mt635x-ot-debug";
				interrupts-extended = <0x37 0x5 0x1>;
				phandle = <0xba>;
			};

			pmic-oc-debug {
				compatible = "mediatek,pmic-oc-debug";
				phandle = <0xbb>;
			};
		};
	};

	pwrap_mpu@10026000 {
		compatible = "mediatek,pwrap_mpu";
		reg = <0x0 0x10026000 0x0 0x1000>;
	};

	pwraphal@10026000 {
		compatible = "mediatek,pwraph";
		mediatek,pwrap-regmap = <0x38>;
		phandle = <0xe2>;
	};

	qos@0011bb00 {
		compatible = "mediatek,qos-2.0";
		reg = <0x0 0x11bb00 0x0 0x100>;
	};

	radio_md_cfg {
		compatible = "mediatek,radio_md_cfg";
		phandle = <0xe6>;
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		phandle = <0xa7>;
		ranges;

		consys-reserve-memory {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "mediatek,consys-reserve-memory";
			no-map;
			size = <0x0 0x500000>;
		};

		ion-carveout-heap {
			alignment = <0x0 0x1000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "mediatek,ion-carveout-heap";
			no-map;
			size = <0x0 0xc000>;
		};

		reserve-memory-mcupm_share {
			alignment = <0x0 0x10000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x60000000>;
			compatible = "mediatek,reserve-memory-mcupm_share";
			no-map;
			size = <0x0 0x610000>;
			status = "okay";
		};

		reserve-memory-scp_share {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x50000000 0x0 0x40000000>;
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0x0 0x320000>;
		};

		reserve-memory-ssmr {
			alignment = <0x0 0x1000>;
			alloc-ranges = <0x0 0xc0000000 0x4 0x0>;
			compatible = "mediatek,reserve-memory-ssmr";
			no-map;
			size = <0x0 0x1000>;
		};

		reserve-memory-sspm_share {
			alignment = <0x0 0x10000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x60000000>;
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			size = <0x0 0x510000>;
			status = "okay";
		};

		soter-shared-mem {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x50000000>;
			compatible = "microtrust,shared_mem";
			no-map;
			size = <0x0 0x800000>;
		};

		wifi-reserve-memory {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "shared-dma-pool";
			no-map;
			phandle = <0x44>;
			size = <0x0 0x600000>;
		};

		zmc-default {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0xc0000000 0x4 0x0>;
			compatible = "mediatek,zone_movable_cma";
			size = <0x0 0x35000000>;
		};
	};

	reserved@1400a000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1400a000 0x0 0x1000>;
	};

	reserved@14010000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x14010000 0x0 0x1000>;
	};

	reserved@14011000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x14011000 0x0 0x1000>;
	};

	reserved@14012000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x14012000 0x0 0x1000>;
	};

	reserved@14015000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x14015000 0x0 0x1000>;
	};

	reserved@1401d000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1401d000 0x0 0x1000>;
	};

	reserved@1401f000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1401f000 0x0 0xe1000>;
	};

	reserved@1f004000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1f004000 0x0 0x1000>;
	};

	reserved@1f006000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1f006000 0x0 0x1000>;
	};

	reserved@1f00d000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1f00d000 0x0 0x1000>;
	};

	reserved@1f00e000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1f00e000 0x0 0x1000>;
	};

	rsc@1b003000 {
		clock-names = "RSC_CLK_IPE_RSC";
		clocks = <0x6b 0x5>;
		compatible = "mediatek,rsc";
		gce-event-names = "rsc_eof";
		gce-events = <0x41 0xb3>;
		interrupts = <0x0 0x168 0x4>;
		mboxes = <0x41 0xd 0x0 0x1>;
		mediatek,larb = <0x7c>;
		reg = <0x0 0x1b003000 0x0 0x1000>;
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
	};

	scp@10500000 {
		compatible = "mediatek,scp";
		core_0 = "enable";
		interrupt-names = "ipc0", "ipc1", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
		interrupts = <0x0 0x1b2 0x4 0x0 0x1b3 0x4 0x0 0x1b4 0x4 0x0 0x1b5 0x4 0x0 0x1b6 0x4 0x0 0x1b7 0x4 0x0 0x1b8 0x4>;
		reg = <0x0 0x10500000 0x0 0xc0000 0x0 0x10724000 0x0 0x1000 0x0 0x10721000 0x0 0x1000 0x0 0x10730000 0x0 0x1000 0x0 0x10740000 0x0 0x1000 0x0 0x10752000 0x0 0x1000 0x0 0x10760000 0x0 0x40000 0x0 0x107a5000 0x0 0x4 0x0 0x107fb000 0x0 0x100 0x0 0x107fb100 0x0 0x4 0x0 0x107fb10c 0x0 0x4 0x0 0x107a5020 0x0 0x4 0x0 0x107fc000 0x0 0x100 0x0 0x107fc100 0x0 0x4 0x0 0x107fc10c 0x0 0x4 0x0 0x107a5024 0x0 0x4 0x0 0x107fd000 0x0 0x100 0x0 0x107fd100 0x0 0x4 0x0 0x107fd10c 0x0 0x4 0x0 0x107a5028 0x0 0x4 0x0 0x107fe000 0x0 0x100 0x0 0x107fe100 0x0 0x4 0x0 0x107fe10c 0x0 0x4 0x0 0x107a502c 0x0 0x4 0x0 0x107ff000 0x0 0x100 0x0 0x107ff100 0x0 0x4 0x0 0x107ff10c 0x0 0x4 0x0 0x107a5030 0x0 0x4>;
		reg-names = "scp_sram_base", "scp_cfgreg", "scp_clkreg", "scp_cfgreg_core0", "scp_cfgreg_core1", "scp_bus_tracker", "scp_l1creg", "scp_cfgreg_sec", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_init", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox1_init", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox2_init", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox3_init", "mbox4_base", "mbox4_set", "mbox4_clr", "mbox4_init";
		scp_sramSize = <0xc0000>;
		status = "okay";
	};

	scp_dvfs {
		clock-names = "clk_mux", "clk_pll_0", "clk_pll_1", "clk_pll_2", "clk_pll_3", "clk_pll_4", "clk_pll_5", "clk_pll_6", "clk_pll_7";
		clocks = <0x2c 0x9b 0x2c 0x56 0x2c 0x1d 0x2c 0x42 0x2c 0xb 0x2c 0x26 0x2c 0x3 0x2c 0x2 0x2c 0xf>;
		compatible = "mediatek,scp_dvfs";
	};

	scp_infra@10001000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,scp_infra", "syscon";
		phandle = <0xaf>;
		reg = <0x0 0x10001000 0x0 0x1000>;
	};

	scpsys@10001000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,scpsys", "mediatek,mt6833-scpsys", "syscon";
		phandle = <0x2e>;
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000 0x0 0x10215000 0x0 0x1000>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0x0 0x1001a000 0x0 0x1000>;
	};

	seninf1@1a004000 {
		compatible = "mediatek,seninf1";
		reg = <0x0 0x1a004000 0x0 0x1000>;
	};

	seninf2@1a005000 {
		compatible = "mediatek,seninf2";
		reg = <0x0 0x1a005000 0x0 0x1000>;
	};

	seninf3@1a006000 {
		compatible = "mediatek,seninf3";
		reg = <0x0 0x1a006000 0x0 0x1000>;
	};

	seninf4@1a007000 {
		compatible = "mediatek,seninf4";
		reg = <0x0 0x1a007000 0x0 0x1000>;
	};

	seninf5@1a008000 {
		compatible = "mediatek,seninf5";
		reg = <0x0 0x1a008000 0x0 0x1000>;
	};

	seninf6@1a009000 {
		compatible = "mediatek,seninf6";
		reg = <0x0 0x1a009000 0x0 0x1000>;
	};

	seninf_top@1a004000 {
		clock-names = "SCP_SYS_CAM", "CAMSYS_SENINF_CGPDN", "TOP_MUX_SENINF", "TOP_MUX_SENINF1", "TOP_MUX_SENINF2", "TOP_MUX_CAMTG", "TOP_MUX_CAMTG2", "TOP_MUX_CAMTG3", "TOP_MUX_CAMTG4", "TOP_MUX_CAMTG5", "TOP_CLK26M", "TOP_UNIVP_192M_D8", "TOP_UNIVPLL_D6_D8", "TOP_UNIVP_192M_D4", "TOP_F26M_CK_D2", "TOP_UNIVP_192M_D16", "TOP_UNIVP_192M_D32";
		clocks = <0x2e 0xd 0x63 0x5 0x2c 0xc1 0x2c 0xc2 0x2c 0xc3 0x2c 0xad 0x2c 0xae 0x2c 0xaf 0x2c 0xb0 0x2c 0xb1 0x2c 0x56 0x2c 0x17 0x2c 0x29 0x2c 0x16 0x2c 0x57 0x2c 0x18 0x2c 0x19>;
		compatible = "mediatek,seninf_top";
		reg = <0x0 0x1a004000 0x0 0x1000>;
	};

	sensor_network@13fce000 {
		compatible = "mediatek,sensor_network";
		reg = <0x0 0x13fce000 0x0 0x2000>;
	};

	serial@11002000 {
		clock-names = "baud", "bus";
		clocks = <0x29 0x2b 0x14>;
		compatible = "mediatek,mt6577-uart";
		dma-names = "tx", "rx";
		dmas = <0x3a 0x0 0x3a 0x1>;
		interrupts = <0x0 0x6d 0x4>;
		phandle = <0xed>;
		reg = <0x0 0x11002000 0x0 0x1000>;
	};

	serial@11003000 {
		clock-names = "baud", "bus";
		clocks = <0x29 0x2b 0x15>;
		compatible = "mediatek,mt6577-uart";
		dma-names = "tx", "rx";
		dmas = <0x3a 0x2 0x3a 0x3>;
		interrupts = <0x0 0x6e 0x4>;
		phandle = <0xee>;
		reg = <0x0 0x11003000 0x0 0x1000>;
	};

	simtray {
		compatible = "xiaomi,simtray-status";
		status-gpio = <0x2 0x4d 0x0>;
	};

	slbc {
		compatible = "mediatek,slbc";
		phandle = <0x148>;
	};

	sleep@10006000 {
		compatible = "mediatek,sleep", "syscon";
		interrupts = <0x0 0xde 0x4>;
		phandle = <0x47>;
		reg = <0x0 0x10006000 0x0 0x1000>;
	};

	sleep_sram@1001e000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x0 0x1001e000 0x0 0x4000>;
	};

	sleep_sram@1001f000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x0 0x1001f000 0x0 0x1000>;
	};

	sleep_sram@10020000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x0 0x10020000 0x0 0x1000>;
	};

	sleep_sram@10021000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x0 0x10021000 0x0 0x1000>;
	};

	smi_common@14002000 {
		clock-names = "scp-dis", "mm-comm", "mm-gals", "mm-infra", "mm-iommu";
		clocks = <0x2e 0xb 0x42 0x11 0x42 0x16 0x42 0xb 0x42 0x17>;
		compatible = "mediatek,disp_smi_common", "mediatek,smi_common";
		mediatek,smi-cnt = <0x1d>;
		mediatek,smi-id = <0x15>;
		mmsys_config = <0x42>;
		reg = <0x0 0x14002000 0x0 0x1000>;
	};

	smi_larb0@14003000 {
		clock-names = "scp-dis";
		clocks = <0x2e 0xb>;
		compatible = "mediatek,smi_larb0", "mediatek,smi_larb";
		interrupts = <0x0 0x115 0x4>;
		mediatek,larb-id = <0x0>;
		mediatek,smi-id = <0x0>;
		phandle = <0x6d>;
		reg = <0x0 0x14003000 0x0 0x1000>;
	};

	smi_larb10@15030000 {
		clock-names = "scp-isp";
		clocks = <0x2e 0x6>;
		compatible = "mediatek,smi_larb10", "mediatek,smi_larb";
		mediatek,larb-id = <0xa>;
		mediatek,smi-id = <0xa>;
		reg = <0x0 0x15030000 0x0 0x1000>;
	};

	smi_larb11@1582e000 {
		clock-names = "scp-isp2", "img2-larb9";
		clocks = <0x2e 0x7 0x7e 0x0>;
		compatible = "mediatek,smi_larb11", "mediatek,smi_larb";
		interrupts = <0x0 0x160 0x4>;
		mediatek,larb-id = <0xb>;
		mediatek,smi-id = <0xb>;
		phandle = <0x75>;
		reg = <0x0 0x1582e000 0x0 0x1000>;
	};

	smi_larb12@15830000 {
		clock-names = "scp-isp2";
		clocks = <0x2e 0x7>;
		compatible = "mediatek,smi_larb12", "mediatek,smi_larb";
		interrupts = <0x0 0x162 0x4>;
		mediatek,larb-id = <0xc>;
		mediatek,smi-id = <0xc>;
		reg = <0x0 0x15830000 0x0 0x1000>;
	};

	smi_larb13@1a001000 {
		clock-names = "scp-cam", "cam-larb13";
		clocks = <0x2e 0xd 0x63 0x0>;
		compatible = "mediatek,smi_larb13", "mediatek,smi_larb";
		mediatek,larb-id = <0xd>;
		mediatek,smi-id = <0xd>;
		phandle = <0x76>;
		reg = <0x0 0x1a001000 0x0 0x1000>;
	};

	smi_larb14@1a002000 {
		clock-names = "scp-cam", "cam-larb14";
		clocks = <0x2e 0xd 0x63 0x1>;
		compatible = "mediatek,smi_larb14", "mediatek,smi_larb";
		mediatek,larb-id = <0xe>;
		mediatek,smi-id = <0xe>;
		phandle = <0x77>;
		reg = <0x0 0x1a002000 0x0 0x1000>;
	};

	smi_larb15@1a003000 {
		clock-names = "scp-cam";
		clocks = <0x2e 0xd>;
		compatible = "mediatek,smi_larb15", "mediatek,smi_larb";
		mediatek,larb-id = <0xf>;
		mediatek,smi-id = <0xf>;
		reg = <0x0 0x1a003000 0x0 0x1000>;
	};

	smi_larb16@1a00f000 {
		clock-names = "scp-cam-rawa", "cam-rawa-larbx";
		clocks = <0x2e 0xe 0x69 0x0>;
		compatible = "mediatek,smi_larb16", "mediatek,smi_larb";
		mediatek,larb-id = <0x10>;
		mediatek,smi-id = <0x10>;
		phandle = <0x78>;
		reg = <0x0 0x1a00f000 0x0 0x1000>;
	};

	smi_larb17@1a010000 {
		clock-names = "scp-cam-rawb", "cam-rawb-larbx";
		clocks = <0x2e 0xf 0x6a 0x0>;
		compatible = "mediatek,smi_larb17", "mediatek,smi_larb";
		mediatek,larb-id = <0x11>;
		mediatek,smi-id = <0x11>;
		phandle = <0x79>;
		reg = <0x0 0x1a010000 0x0 0x1000>;
	};

	smi_larb18@1a011000 {
		clock-names = "scp-cam-rawb";
		clocks = <0x2e 0xf>;
		compatible = "mediatek,smi_larb18", "mediatek,smi_larb";
		mediatek,larb-id = <0x12>;
		mediatek,smi-id = <0x12>;
		phandle = <0x7a>;
		reg = <0x0 0x1a011000 0x0 0x1000>;
	};

	smi_larb19@1b10f000 {
		clock-names = "scp-ipe", "ipe-larb19";
		clocks = <0x2e 0x8 0x6b 0x0>;
		compatible = "mediatek,smi_larb19", "mediatek,smi_larb";
		mediatek,larb-id = <0x13>;
		mediatek,smi-id = <0x13>;
		phandle = <0x7b>;
		reg = <0x0 0x1b10f000 0x0 0x1000>;
	};

	smi_larb1@14004000 {
		clock-names = "scp-dis";
		clocks = <0x2e 0xb>;
		compatible = "mediatek,smi_larb1", "mediatek,smi_larb";
		interrupts = <0x0 0x114 0x4>;
		mediatek,larb-id = <0x1>;
		mediatek,smi-id = <0x1>;
		phandle = <0x6f>;
		reg = <0x0 0x14004000 0x0 0x1000>;
	};

	smi_larb20@1b00f000 {
		clock-names = "scp-ipe", "ipe-larb20";
		clocks = <0x2e 0x8 0x6b 0x1>;
		compatible = "mediatek,smi_larb20", "mediatek,smi_larb";
		mediatek,larb-id = <0x14>;
		mediatek,smi-id = <0x14>;
		phandle = <0x7c>;
		reg = <0x0 0x1b00f000 0x0 0x1000>;
	};

	smi_larb2@1f002000 {
		clock-names = "scp-dis", "mdp-smi";
		clocks = <0x2e 0xb 0x67 0x6>;
		compatible = "mediatek,smi_larb2", "mediatek,smi_larb";
		mediatek,larb-id = <0x2>;
		mediatek,smi-id = <0x2>;
		phandle = <0x71>;
		reg = <0x0 0x1f002000 0x0 0x1000>;
	};

	smi_larb3@1f00f000 {
		clock-names = "scp-dis", "mdp-smi";
		clocks = <0x2e 0xb 0x67 0x6>;
		compatible = "mediatek,smi_larb3", "mediatek,smi_larb";
		mediatek,larb-id = <0x3>;
		mediatek,smi-id = <0x3>;
		reg = <0x0 0x1f00f000 0x0 0x1000>;
	};

	smi_larb4@1602e000 {
		clock-names = "scp-vdec", "vdec-larb";
		clocks = <0x2e 0x9 0x68 0x1>;
		compatible = "mediatek,smi_larb4", "mediatek,smi_larb";
		mediatek,larb-id = <0x4>;
		mediatek,smi-id = <0x4>;
		phandle = <0x72>;
		reg = <0x0 0x1602e000 0x0 0x1000>;
	};

	smi_larb5@16030000 {
		clock-names = "scp-vdec";
		clocks = <0x2e 0x9>;
		compatible = "mediatek,smi_larb5", "mediatek,smi_larb";
		mediatek,larb-id = <0x5>;
		mediatek,smi-id = <0x5>;
		reg = <0x0 0x16030000 0x0 0x1000>;
	};

	smi_larb6@16031000 {
		clock-names = "scp-vdec";
		clocks = <0x2e 0x9>;
		compatible = "mediatek,smi_larb6", "mediatek,smi_larb";
		mediatek,larb-id = <0x6>;
		mediatek,smi-id = <0x6>;
		reg = <0x0 0x16031000 0x0 0x1000>;
	};

	smi_larb7@17010000 {
		clock-names = "scp-venc", "venc-set1", "venc-set2";
		clocks = <0x2e 0xa 0x80 0x1 0x80 0x2>;
		compatible = "mediatek,smi_larb7", "mediatek,smi_larb";
		interrupts = <0x0 0x135 0x4>;
		mediatek,larb-id = <0x7>;
		mediatek,smi-id = <0x7>;
		phandle = <0x73>;
		reg = <0x0 0x17010000 0x0 0x1000>;
	};

	smi_larb8@17011000 {
		clock-names = "scp-venc";
		clocks = <0x2e 0xa>;
		compatible = "mediatek,smi_larb8", "mediatek,smi_larb";
		mediatek,larb-id = <0x8>;
		mediatek,smi-id = <0x8>;
		reg = <0x0 0x17011000 0x0 0x1000>;
	};

	smi_larb9@1502e000 {
		clock-names = "scp-isp", "img1-larb9";
		clocks = <0x2e 0x6 0x7d 0x0>;
		compatible = "mediatek,smi_larb9", "mediatek,smi_larb";
		interrupts = <0x0 0x159 0x4>;
		mediatek,larb-id = <0x9>;
		mediatek,smi-id = <0x9>;
		phandle = <0x74>;
		reg = <0x0 0x1502e000 0x0 0x1000>;
	};

	snd_scp_ultra {
		compatible = "mediatek,snd_scp_ultra";
		phandle = <0x109>;
		scp_ultra_dl_memif_id = <0x7>;
		scp_ultra_ul_memif_id = <0xf>;
	};

	sound {
		compatible = "mediatek,mt6833-mt6359-sound";
		mediatek,audio-codec = <0x61>;
		mediatek,platform = <0x62>;
		mtk_spk_i2s_in = <0x0>;
		mtk_spk_i2s_out = <0x3>;
		phandle = <0x108>;
	};

	spi0@1100a000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x2c 0x9 0x2c 0xb3 0x2b 0x1b>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x9f 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x12e>;
		reg = <0x0 0x1100a000 0x0 0x100>;
	};

	spi1@11010000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x2c 0x9 0x2c 0xb3 0x2b 0x39>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0xa0 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x12f>;
		reg = <0x0 0x11010000 0x0 0x100>;
	};

	spi2@11012000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x2c 0x9 0x2c 0xb3 0x2b 0x3b>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0xa1 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x130>;
		reg = <0x0 0x11012000 0x0 0x100>;
	};

	spi3@11013000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x2c 0x9 0x2c 0xb3 0x2b 0x3c>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0xa2 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x131>;
		reg = <0x0 0x11013000 0x0 0x100>;
	};

	spi4@11018000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x2c 0x9 0x2c 0xb3 0x2b 0x49>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0xa3 0x4>;
		mediatek,pad-select = <0x0 0x1>;
		phandle = <0x132>;
		reg = <0x0 0x11018000 0x0 0x100>;
	};

	spi5@11019000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x2c 0x9 0x2c 0xb3 0x2b 0x4a>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0xa4 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x133>;
		reg = <0x0 0x11019000 0x0 0x100>;
	};

	spi6@1101d000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x2c 0x9 0x2c 0xb3 0x2b 0x67>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0xa5 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x134>;
		reg = <0x0 0x1101d000 0x0 0x100>;
	};

	spi7@1101e000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x2c 0x9 0x2c 0xb3 0x2b 0x68>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0xa6 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x135>;
		reg = <0x0 0x1101e000 0x0 0x100>;
	};

	spmi@10027000 {
		#address-cells = <0x2>;
		#size-cells = <0x0>;
		ap_swinf_no = <0x2>;
		clock-names = "pmif_sys_ck", "pmif_tmr_ck", "pmif_clk_mux", "pmif_clk_osc_d10", "pmif_clk26m", "spmimst_clk_mux", "spmimst_clk26m", "spmimst_clk_osc_d10";
		clocks = <0x2b 0x2 0x2b 0x1 0x2c 0xb9 0x2c 0x52 0x2c 0x56 0x2c 0xd2 0x2c 0x56 0x2c 0x52>;
		compatible = "mediatek,mt6833-pmif-m";
		grpid = <0xb>;
		interrupt-names = "pmif_irq";
		interrupts = <0x0 0xdd 0x4>;
		irq_event_en = <0x0 0x0 0x80000000 0x180000 0x0>;
		phandle = <0xfa>;
		reg = <0x0 0x10027000 0x0 0x8ff 0x0 0x10027900 0x0 0x500 0x0 0x10029000 0x0 0x100>;
		reg-names = "pmif", "pmifmpu", "spmimst";
		swinf_ch_start = <0x4>;

		mt6315@3 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "mediatek,mt6315", "mtk,spmi-pmic";
			phandle = <0xfb>;
			reg = <0x3 0x0 0xb 0x1>;

			mt6315_3_regulator {
				#interrupt-cells = <0x2>;
				compatible = "mediatek,mt6315_3-regulator";
				interrupt-controller;
				interrupt-parent = <0x2>;
				interrupts = <0x0 0x4 0x0 0x0>;
				phandle = <0x37>;

				3_vbuck1 {
					phandle = <0xfc>;
					regulator-enable-ramp-delay = <0x100>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "3_vbuck1";
				};

				3_vbuck3 {
					phandle = <0xfd>;
					regulator-enable-ramp-delay = <0x100>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "3_vbuck3";
				};

				3_vbuck4 {
					phandle = <0xfe>;
					regulator-enable-ramp-delay = <0x100>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "3_vbuck4";
				};
			};
		};
	};

	spmtwam@10006000 {
		compatible = "mediatek,spmtwam";
		interrupts = <0x0 0xde 0x4>;
		phandle = <0xa8>;
		reg = <0x0 0x10006000 0x0 0x1000>;
		spm_irq_mask = <0xb4>;
		spm_irq_sta = <0x128>;
		spm_twam_con = <0x990>;
		spm_twam_idle_sel = <0x998>;
		spm_twam_last_sta0 = <0x1d0>;
		spm_twam_last_sta1 = <0x1d4>;
		spm_twam_last_sta2 = <0x1d8>;
		spm_twam_last_sta3 = <0x1dc>;
		spm_twam_window_len = <0x994>;
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0x0 0x10214000 0x0 0x1000>;
	};

	srclken@1000f800 {
		compatible = "mediatek,srclken";
		reg = <0x0 0x1000f800 0x0 0x1000>;
	};

	sspm@10400000 {
		compatible = "mediatek,sspm";
		interrupt-names = "ipc", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
		interrupts = <0x0 0xf1 0x4 0x0 0xf4 0x4 0x0 0xf5 0x4 0x0 0xf6 0x4 0x0 0xf7 0x4 0x0 0xf8 0x4>;
		reg = <0x0 0x10400000 0x0 0x28000 0x0 0x10440000 0x0 0x10000 0x0 0x10450000 0x0 0x100 0x0 0x10451000 0x0 0x4 0x0 0x10451004 0x0 0x4 0x0 0x10460000 0x0 0x100 0x0 0x10461000 0x0 0x4 0x0 0x10461004 0x0 0x4 0x0 0x10470000 0x0 0x100 0x0 0x10471000 0x0 0x4 0x0 0x10471004 0x0 0x4 0x0 0x10480000 0x0 0x100 0x0 0x10481000 0x0 0x4 0x0 0x10481004 0x0 0x4 0x0 0x10490000 0x0 0x100 0x0 0x10491000 0x0 0x4 0x0 0x10491004 0x0 0x4>;
		reg-names = "sspm_base", "cfgreg", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox4_base", "mbox4_set", "mbox4_clr";
	};

	sub_infra_bcrm@10216000 {
		compatible = "mediatek,sub_infra_bcrm";
		reg = <0x0 0x10216000 0x0 0x1000>;
	};

	subpmic_pmu_eint {
		phandle = <0xb1>;
	};

	swtp {
		compatible = "mediatek, swtp-eint";
		phandle = <0xae>;
		swtp-gpio = <0x2 0x2d 0x0>;
	};

	sys_cirq@10204000 {
		compatible = "mediatek,sys_cirq";
		interrupts = <0x0 0x1f6 0x4>;
		reg = <0x0 0x10204000 0x0 0x1000>;
	};

	sys_cirq@10312000 {
		compatible = "mediatek,sys_cirq";
		reg = <0x0 0x10312000 0x0 0x1000>;
	};

	sys_cirq@10313000 {
		compatible = "mediatek,sys_cirq";
		reg = <0x0 0x10313000 0x0 0x1000>;
	};

	sys_cirq@10314000 {
		compatible = "mediatek,sys_cirq";
		reg = <0x0 0x10314000 0x0 0x1000>;
	};

	sys_timer@10017000 {
		clocks = <0x39>;
		compatible = "mediatek,sys_timer";
		interrupts = <0x0 0xe9 0x4>;
		reg = <0x0 0x10017000 0x0 0x1000>;
		reg-names = "sys_timer_base";
	};

	syscon@1f000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6833-mdpsys_config", "syscon";
		phandle = <0x67>;
		pwr-regmap = <0x47>;
		reg = <0x0 0x1f000000 0x0 0x1000>;
	};

	tcpc_pd {
		phandle = <0x105>;
	};

	tee_sanity {
		compatible = "mediatek,tee_sanity";
		interrupts = <0x0 0x54 0x1>;
	};

	therm_ctrl@1100b000 {
		clock-names = "therm-main";
		clocks = <0x2b 0x9>;
		compatible = "mediatek,therm_ctrl";
		interrupts = <0x0 0xa9 0x4>;
		reg = <0x0 0x1100b000 0x0 0x1000>;
	};

	thermal-sensor1 {
		compatible = "mediatek,mtboard-thermistor1";
		io-channel-names = "thermistor-ch0";
		io-channels = <0x2a 0x0>;
		phandle = <0x102>;
	};

	thermal-sensor2 {
		compatible = "mediatek,mtboard-thermistor2";
		io-channel-names = "thermistor-ch1";
		io-channels = <0x2a 0x1>;
		phandle = <0x103>;
	};

	thermal-sensor3 {
		compatible = "mediatek,mtboard-thermistor3";
		io-channel-names = "thermistor-ch2";
		io-channels = <0x2a 0x2>;
		phandle = <0x104>;
	};

	timer {
		clock-frequency = <0xc65d40>;
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x1>;
		interrupts = <0x1 0xd 0x4 0x1 0xe 0x4 0x1 0xb 0x4 0x1 0xa 0x4>;
		phandle = <0xeb>;
	};

	topckgen@10000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,topckgen", "mediatek,mt6833-topckgen", "syscon";
		phandle = <0x2c>;
		reg = <0x0 0x10000000 0x0 0x1000>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0x0 0x1001b000 0x0 0x1000>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0x0 0x10011000 0x0 0x1000>;
	};

	toprgu@10007000 {
		compatible = "mediatek,toprgu";
		interrupts = <0x0 0x1b1 0x4>;
		phandle = <0xb8>;
		reg = <0x0 0x10007000 0x0 0x1000>;
	};

	touch {
		compatible = "novatek,NVT-ts-spi";
		phandle = <0xf0>;
	};

	trng@1020f000 {
		compatible = "mediatek,trng";
		interrupts = <0x0 0xcf 0x4>;
		reg = <0x0 0x1020f000 0x0 0x1000>;
	};

	trusty {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,trusty-smc-v1";
		ranges;
		tee-id = <0x0>;
		tee-name = "trusty";

		gz-main {
			compatible = "mediatek,trusty-gz";
		};

		mtee {
			compatible = "mediatek,trusty-mtee-v1";
		};

		trusty-gz-log {
			compatible = "android,trusty-gz-log-v1";
		};

		trusty-irq {
			compatible = "android,trusty-irq-v1";
			ppi-interrupt-parent = <0x1>;
		};

		trusty-virtio {
			compatible = "android,trusty-virtio-v1";
		};
	};

	type_c_port0 {
		interrupt-names = "usbid_evt";
		interrupt-parent = <0x3>;
		interrupts = <0x40 0x0>;
		mt-tcpc,name = "type_c_port0";
		mt-tcpc,notifier_supply_num = <0x3>;
		mt-tcpc,role_def = <0x5>;
		mt-tcpc,rp_level = <0x1>;
		mt-tcpc,vconn_supply = <0x1>;
		mt6360pd,intr_gpio = <0x2 0x18 0x0>;
		mt6360pd,intr_gpio_num = <0x18>;
		mt6360pd,pcb_gpio = <0x2 0x10 0x0>;
		mt6360pd,pcb_gpio_num = <0x10>;
		mt6360pd,pcb_gpio_polarity = <0x0>;
		phandle = <0x14e>;

		displayport {
			1st_connection = "dfp_d";
			2nd_connection = "dfp_d";
			signal,dp_v13;
			typec,receptacle;

			dfp_d {
				pin_assignment,mode_c;
				pin_assignment,mode_d;
				pin_assignment,mode_e;
			};

			ufp_d {
			};
		};

		dpm_caps {
			attemp_discover_cable;
			attemp_discover_id;
			attemp_enter_dp_mode;
			dr_check = <0x0>;
			local_dr_data;
			local_dr_power;
			local_no_suspend;
			local_usb_comm;
			local_vconn_supply;
			pr_check = <0x0>;
		};

		pd-data {
			bat,nr = <0x1>;
			pd,charging_policy = <0x31>;
			pd,id-vdo-data = <0xd54029cf 0x0 0x63600000 0x41800000 0x0 0x21800000>;
			pd,id-vdo-size = <0x6>;
			pd,mfrs = "RichtekTCPC";
			pd,pid = <0x6360>;
			pd,sink-pdo-data = <0x190c8>;
			pd,sink-pdo-size = <0x1>;
			pd,source-cap-ext = <0x636029cf 0x0 0x0 0x0 0x0 0x7000000>;
			pd,source-pdo-data = <0x19096>;
			pd,source-pdo-size = <0x1>;
			pd,vid = <0x29cf>;

			bat-info0 {
				bat,design_cap = <0xbb8>;
				bat,mfrs = "bat1";
				bat,pid = <0x6360>;
				bat,vid = <0x29cf>;
			};
		};
	};

	udi@10005000 {
		compatible = "mediatek,udi";
		ecc_debug = <0x1>;
		phandle = <0xb7>;
		reg = <0x0 0x10005000 0x0 0x1000>;
		udi_offset1 = <0x3f0>;
		udi_offset2 = <0x400>;
		udi_value1 = <0x44400000>;
		udi_value2 = <0x44>;
	};

	ufs_mphy@11fa0000 {
		compatible = "mediatek,ufs_mphy";
		reg = <0x0 0x11fa0000 0x0 0xc000>;
	};

	ufshci@11270000 {
		clock-names = "ufs-clk", "ufs-unipro-clk", "ufs-mp-clk", "ufs-crypto-clk", "ufs-vendor-crypto-clk-mux", "ufs-vendor-crypto-normal-parent-clk", "ufs-vendor-crypto-perf-parent-clk";
		clocks = <0x2b 0x4c 0x2b 0x3d 0x2b 0x3f 0x2b 0x4d 0x2c 0xc7 0x2c 0x26 0x2c 0x2>;
		compatible = "mediatek,ufshci";
		freq-table-hz = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
		interrupts = <0x0 0x69 0x4>;
		lanes-per-direction = <0x2>;
		mediatek,auto-hibern8-timer = <0xa>;
		mediatek,perf-crypto-vcore = <0x2>;
		mediatek,rpm-autosuspend-delay = <0x7d0>;
		mediatek,rpm-enable = <0x1>;
		mediatek,rpm-level = <0x3>;
		mediatek,spm-level = <0x3>;
		phandle = <0xb2>;
		reg = <0x0 0x11270000 0x0 0x2300>;
		vcc-fixed-regulator;
		vcc-supply = <0x2d>;
	};

	upower {
		compatible = "mediatek,mt6833-upower";
		phandle = <0xf8>;
	};

	usb0@11200000 {
		clock-names = "usb0", "usb0_ref", "usb0_clk_top_sel", "usb0_clk_univpll5_d4";
		clocks = <0x2b 0x34 0x45 0xe 0x2c 0xbe 0x2c 0x23>;
		compatible = "mediatek,mt6833-usb20";
		infracg = <0x2b>;
		interrupts = <0x0 0x60 0x4>;
		mode = <0x2>;
		multipoint = <0x1>;
		num_eps = <0x10>;
		pericfg = <0x46>;
		reg = <0x0 0x11200000 0x0 0x10000 0x0 0x11e40000 0x0 0x10000>;
	};

	usb_phy_tuning {
		compatible = "mediatek,phy_tuning";
		u2_enhance_dev = <0x3>;
		u2_enhance_host = <0x3>;
		u2_term_ref_dev = <0x5>;
		u2_term_ref_host = <0x4>;
		u2_vrt_ref_dev = <0x5>;
		u2_vrt_ref_host = <0x7>;
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x0 0x55 0x1 0x0 0x56 0x1>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	vcu@16000000 {
		compatible = "mediatek-vcu";
		gce-event-names = "venc_eof", "venc_cmdq_pause_done", "venc_mb_done", "venc_sps_done", "venc_pps_done", "venc_128B_cnt_done", "vdec_pic_start", "vdec_decode_done", "vdec_pause", "vdec_dec_error", "vdec_mc_busy_overflow_timeout", "vdec_all_dram_req_done", "vdec_ini_fetch_rdy", "vdec_process_flag", "vdec_search_start_code_done", "vdec_ref_reorder_done", "vdec_wp_tble_done", "vdec_count_sram_clr_done", "vdec_gce_cnt_op_threshold";
		gce-events = <0x41 0x81 0x41 0x82 0x41 0x84 0x41 0x89 0x41 0x88 0x41 0x85 0x41 0xa0 0x41 0xa1 0x41 0xa2 0x41 0xa3 0x41 0xa4 0x41 0xa5 0x41 0xa6 0x41 0xa7 0x41 0xa8 0x41 0xa9 0x41 0xaa 0x41 0xab 0x41 0xaf>;
		gce-gpr = <0xa 0xb>;
		iommus = <0x6e 0x80>;
		mboxes = <0x41 0x7 0x0 0x1 0x41 0xc 0x0 0x1 0x43 0xc 0x0 0x1>;
		mediatek,dec_gce_th_num = <0x1>;
		mediatek,enc_gce_th_num = <0x1>;
		mediatek,mailbox-gce = <0x41>;
		mediatek,vcuid = <0x0>;
		mediatek,vcuname = "vcu";
		phandle = <0x7f>;
		reg = <0x0 0x16000000 0x0 0x40000 0x0 0x17020000 0x0 0x10000 0x0 0x17820000 0x0 0x10000>;
	};

	vdec@16000000 {
		clock-names = "MT_CG_VDEC";
		clocks = <0x68 0x1>;
		compatible = "mediatek,mt6833-vcodec-dec";
		interrupts = <0x0 0x1aa 0x4>;
		iommus = <0x6e 0x80>;
		mediatek,larb = <0x72>;
		mediatek,vcu = <0x7f>;
		reg = <0x0 0x1602f000 0x0 0x1000 0x0 0x16020000 0x0 0x400 0x0 0x16021000 0x0 0x1000 0x0 0x16023000 0x0 0x1000 0x0 0x16025000 0x0 0x1000>;
	};

	vdec@16020000 {
		compatible = "mediatek,vdec";
		interrupts = <0x0 0x1aa 0x4>;
		reg = <0x0 0x16020000 0x0 0xd000>;
	};

	vdec@16029800 {
		compatible = "mediatek,vdec";
		interrupts = <0x0 0x1ab 0x4>;
		reg = <0x0 0x16029800 0x0 0x0>;
	};

	vdec@16029900 {
		compatible = "mediatek,vdec";
		reg = <0x0 0x16029900 0x0 0x0>;
	};

	vdec@1602a000 {
		compatible = "mediatek,vdec";
		reg = <0x0 0x1602a000 0x0 0x0>;
	};

	vdec@1602b000 {
		compatible = "mediatek,vdec";
		reg = <0x0 0x1602b000 0x0 0x0>;
	};

	vdec@1602e000 {
		compatible = "mediatek,vdec";
		reg = <0x0 0x1602e000 0x0 0x0>;
	};

	vdec_gcon@16010000 {
		compatible = "mediatek,vdec_gcon";
		phandle = <0x125>;
		reg = <0x0 0x16010000 0x0 0x8000>;
	};

	vdec_gcon@16018000 {
		compatible = "mediatek,vdec_gcon";
		reg = <0x0 0x16018000 0x0 0x8000>;
	};

	vdec_gcon@1602f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,vdec_gcon", "mediatek,mt6833-vdec_gcon", "syscon";
		phandle = <0x68>;
		pwr-regmap = <0x47>;
		reg = <0x0 0x1602f000 0x0 0x1000>;
	};

	venc@17000000 {
		clock-names = "MT_CG_VENC";
		clocks = <0x80 0x1>;
		compatible = "mediatek,mt6833-vcodec-enc";
		interrupts = <0x0 0x136 0x4>;
		iommus = <0x6e 0xe4>;
		mediatek,larb = <0x73>;
		mediatek,vcu = <0x7f>;
		reg = <0x0 0x17020000 0x0 0x2000>;
	};

	venc@17020000 {
		compatible = "mediatek,venc";
		interrupts = <0x0 0x136 0x4>;
		reg = <0x0 0x17020000 0x0 0x10000>;
	};

	venc_gcon@17000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,venc_gcon", "mediatek,mt6833-venc_gcon", "syscon";
		phandle = <0x80>;
		pwr-regmap = <0x47>;
		reg = <0x0 0x17000000 0x0 0x10000>;
	};

	wifi@18000000 {
		compatible = "mediatek,wifi";
		interrupts = <0x0 0x179 0x4>;
		memory-region = <0x44>;
		phandle = <0x101>;
		reg = <0x0 0x18000000 0x0 0x100000>;
	};

	wpe_a@15011000 {
		compatible = "mediatek,wpe_a";
		interrupts = <0x0 0x15d 0x4>;
		reg = <0x0 0x15011000 0x0 0x1000>;
	};

	wpe_b@15811000 {
		compatible = "mediatek,wpe_b";
		reg = <0x0 0x15811000 0x0 0x1000>;
	};

	xiaomi_touch {
		compatible = "xiaomi-touch";
		status = "ok";
		touch,name = "xiaomi-touch";
	};
};
