<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Dr. Soumyadip Bandyopadhyay - Resume</title>
    <style>
        body {
            font-family: Arial, sans-serif;
            line-height: 1.6;
            margin: 20px;
            background-color: #f4f4f9; /* Light gray-blue background for better readability */
            color: #2c3e50; /* Dark text for contrast */
        }
        h1, h2 {
            color: #1a5276; /* Deep blue headings */
        }
        .section {
            margin-bottom: 20px;
            padding: 15px;
            background-color: #ffffff; /* White background for sections */
            border-radius: 8px; /* Rounded corners for sections */
            box-shadow: 0 2px 5px rgba(0, 0, 0, 0.1); /* Subtle shadow for a clean look */
        }
        .contact-info, .list {
            margin-left: 20px;
        }
        .list {
            list-style-type: disc;
        }
        .sub-list {
            list-style-type: circle;
            margin-left: 20px;
        }
        img {
            display: block;
            margin: 0 auto;
            border-radius: 50%; /* Make the image circular */
            width: 150px; /* Adjust the size of the image */
            height: 150px;
            box-shadow: 0 4px 8px rgba(0, 0, 0, 0.2); /* Add a shadow to the image */
        }
        footer {
            text-align: center;
            margin-top: 20px;
            font-size: 0.9em;
            color: #6c757d; /* Gray color for footer text */
        }
    </style>
</head>
<body>
    <!-- Profile Picture -->
    <img src="sb_pic.jpg" alt="Dr. Soumyadip Bandyopadhyay">

    <h1>Dr. Soumyadip Bandyopadhyay</h1>
    
    <div class="section">
        <h2>Contact Information</h2>
        <p><strong>Scientist</strong></p>
        <p>Mobile: +91 8900270263</p>
        <p>ABB Corporate Research<br>
        Official Email: <a href="mailto:soumyadip.bandyopadhyay@in.abb.com">soumyadip.bandyopadhyay@in.abb.com</a></p>
        <p>Country: India<br>
        Personal Email: <a href="mailto:soumyadipcse@gmail.com">soumyadipcse@gmail.com</a></p>
    </div>

    <div class="section">
        <h2>Education</h2>
        <p><strong>Indian Institute of Technology, Kharagpur, West Bengal, India</strong> (2009–2017)</p>
        <ul class="list">
            <li>Ph.D. in Computer Science and Engineering</li>
            <li>Formal Verification Research Group</li>
            <li>Thesis Title: Path Based Equivalence Checking of Petri Net Representation of Programs for Translation Validation</li>
        </ul>
        <p><strong>West Bengal University of Technology, Kolkata, West Bengal, India</strong> (2004–2008)</p>
        <ul class="list">
            <li>B.Tech in Computer Science and Engineering</li>
            <li>C.G.P.A: 8.43/10.0</li>
        </ul>
    </div>

    <div class="section">
        <h2>Work Experience</h2>
        <ul class="list">
            <li>Research Scientist, ABB Corporate Research (July 2023 – Present)</li>
            <li>Senior Formal Verification Engineer, NVIDIA (May 2022 – June 2023)</li>
            <li>Assistant Professor, BITS Pilani K K Birla Goa Campus (Dec 2018 – May 2022)</li>
            <li>Post-Doctoral Fellow, System Analysis and Modeling Group, Hasso Plattner Institute, Germany (Aug 2017 – Oct 2018)</li>
            <li>Assistant Professor, BITS Pilani K K Birla Goa Campus (Dec 2016 – July 2017)</li>
        </ul>
    </div>

    <div class="section">
        <h2>Research Interests</h2>
        <ul class="list">
            <li>Formal Methods</li>
            <li>Program Equivalence</li>
            <li>Software Verification</li>
            <li>Generative AI</li>
            <li>PLC Verification</li>
            <li>Data Path Verification</li>
            <li>High-Level Synthesis</li>
            <li>Model-Driven Engineering</li>
        </ul>
    </div>

    <div class="section">
        <h2>Honours and Awards</h2>
        <ul class="list">
            <li>Best Paper, ICSOFT 2021</li>
            <li>Selected in 7th HLF as top 50 young researcher in computer science</li>
            <li>Post-Doctoral Fellowship, Hasso Plattner Institute, Germany, 2017</li>
            <li>TCS Innovation Lab Research Fellowship, 2012</li>
            <li>Czech Republic Scholarship, 2007</li>
        </ul>
    </div>

    <div class="section">
        <h2>Professional Activities</h2>
        <ul class="list">
            <li>Reviewer at CAV-2014, EMSOFT-2015, DAC 2020, ACM TOSEAM, Acta Informatica</li>
            <li>PC member for ICSOFT 2018–2023, VLSI D 2023, INDICON 2023, MPM4CPS 2021–2023</li>
            <li>Senior IEEE Member, ACM Member, INSTICC Member</li>
            <li>Co-chair, PERR 2022 (co-located with FLOC 2022)</li>
        </ul>
    </div>

    <div class="section">
        <h2>Journals Publications</h2>
        <ul>
  <li>
    <strong>Soumyadip Badyopadhyay</strong>, Dipankar Sarkar, Chittaranjan Mandal, Holger Giese, 
    "Translation Validation of Coloured Petri Net Models of Programs on Integers", 
    <strong>Acta Informatica</strong>,Vol. 59, Issue: 3, Pages:725-759
  </li>
  <li>
    <strong>Soumyadip Badyopadhyay</strong>, Dipankar Sarkar, Chittaranjan Mandal, 
    "Equivalence checking of Petri net models of programs using static and dynamic cut-points", 
    <strong>Acta Informatica</strong>,Vol. 54, Issue: 4, Pages:321-381
  </li>
  <li>
    <strong>Soumyadip Bandyopadhyay</strong>, Dipankar Sarkar, Kunal Banerjee, Chittaranjan A. Mandal, Krishnam Raju, 
    "A Path Construction Algorithm for Translation Validation using PRES+ Models", 
    <strong>Parallel Processing Letters</strong>,Vol. 26, Issue:2, Pages:1-18
  </li>
</ul>

          <h2>Conference and Workshop Publications</h2>
    <ul>
        <li><strong>Soumyadip Bandyopadhyay</strong> and Raoul Jetley, "Pn4PLC: Verification of Software Upgrade for PLC Code", <strong>FSE 2025</strong> (Core rank <strong>A*</strong>)</li>
        <li>Md Tauseef Alam, Sorbajit Goswami, Khushi Singh, Raju Halder, Abyayananda Maiti, <strong>Soumyadip Bandyopadhyay</strong>, "SolGen: Secure Smart Contract Code Generation Using Large Language Models Via Masked Prompting", <strong>ISEC 2025</strong></li>
        <li>Heiko Koziolek, Virendra Ashiwal, <strong>Soumyadip Bandyopadhyay</strong>, Chandrika K R, "Automated Control Logic Test Case Generation using Large Language Models", <strong>ETFA 2024</strong></li>
        <li>Rakshit Mittal, Dominique Blouin, Anish Bhobe, and <strong>Soumyadip Bandyopadhyay</strong>, "Solving the Instance Model-View Update Problem in AADL", <strong>MODELS 2022</strong> (Core rank A)</li>
        <li>Rakshit Mittal, Dominique Blouin, <strong>Soumyadip Bandyopadhyay</strong>, "PNPEq: Verification of Scheduled Conditional Behavior in Embedded Software", <strong>APSEC 2021</strong> (during publication Core rank B)</li>
        <li>Rakshit Mittal, Rochishnu Banerjee, Dominique Blouin, <strong>Soumyadip Bandyopadhyay</strong>, "Towards an Approach for Translation Validation of Thread-level Parallelizing Transformations using Colored Petri Nets", <strong>ICSOFT 2021</strong> (Best Paper) (during publication Core rank B)</li>
        <li>Rakshit Mittal, Rochisnu Banerjee, Santonu Sarkar, <strong>Soumyadip Bandyopadhyay</strong>, "Translation Validation of Loop involving Code Optimizing Transformations using Petri Net based Models of Programs", <strong>Petri Nets workshop 2020</strong></li>
        <li>Shivam, Nilanjana Goswami, Veeky Baths, <strong>Soumyadip Bandyopadhyay</strong>, "AES: Automated Evaluation Systems for Computer Programming Course", <strong>ICSOFT 2019</strong> (during publication Core rank B)</li>
        <li><strong>Soumyadip Bandyopadhyay</strong>, Dipankar Sarkar, Chittaranjan Mandal, "SamaTulyataOne: A Path Based Equivalence Checker", <strong>ISEC 2019</strong></li>
        <li>Santonu Sarkar, Prateek Kandelwal, <strong>Soumyadip Bandyopadhyay</strong>, Holger Giese, "Analysis of GPGPU Programs for Data-race and Barrier Divergence", <strong>ICSOFT 2018</strong> (during publication Core rank B)</li>
        <li><strong>Soumyadip Bandyopadhyay</strong>, Santonu Sarkar, Dipankar Sarkar, and Chittaranjan Mandal, "SamaTulyata, An Efficient Path Based Equivalence Checking Tool", <strong>ATVA 2017</strong> (during publication Core rank A)</li>
        <li><strong>Soumyadip Bandyopadhyay</strong>, Santonu Sarkar, and Kunal Banerjee, "An End-to-End Formal Verifier for Parallel Programs", <strong>ICSOFT 2017</strong> (during publication Core rank B)</li>
        <li><strong>Soumyadip Bandyopadhyay</strong> and Kunal Banerjee, "PRESGen: A Fully Automatic Equivalence Checker for Validating Optimizing and Parallelizing Transformations", <strong>HPDC workshop 17</strong></li>
        <li><strong>Soumyadip Bandyopadhyay</strong>, Dipankar Sarkar, and Chittaranjan Mandal, "An efficient path based equivalence checking for Petri net based models of programs", <strong>ISEC-2016</strong></li>
        <li><strong>Soumyadip Bandyopadhyay</strong> and Kunal Banerjee, "Implementing an Efficient Path Based Equivalence Checker for Parallel Programs", <strong>HPDC workshop 16</strong></li>
        <li>Kunal Banerjee, <strong>Soumyadip Bandyopadhyay</strong>, and Santonu Sarkar, "Data-Race Detection: The Missing Piece for an End-to-End Semantic Equivalence Checker for Parallelizing Transformations of Array-Intensive Programs", <strong>PLDI workshop 2016</strong></li>
        <li><strong>Soumyadip Bandyopadhyay</strong>, Dipankar Sarkar, and Chittaranjan Mandal, "Validating SPARK: High Level Synthesis compiler", <strong>ISVLSI-2015</strong></li>
        <li><strong>Soumyadip Bandyopadhyay</strong>, Dipankar Sarkar, and Chittaranjan Mandal, "A Path-Based Equivalence Checking Method for Petri net based Models of Programs", <strong>ICSOFT-EA-2015</strong> (during publication Core rank B)</li>
        <li><strong>Soumyadip Bandyopadhyay</strong>, Dipankar Sarkar, Chittaranjan A. Mandal, "An Efficient Equivalence Checking Method for Petri net based Models of Programs", <strong>ICSE 2015</strong> (Core rank <strong>A*</strong>)</li>
        <li><strong>Soumyadip Bandyopadhyay</strong>, Kunal Banerjee, Dipankar Sarkar, Chittaranjan A. Mandal, "Translation Validation for PRES+ Models of Parallel Behaviours via an FSMD Equivalence Checker", <strong>VDAT 2012</strong></li>
    </ul>
    <h2>Poster Publications</h2>
    <ul>
        <li><strong>Soumyadip Bandyopadhyay</strong>, "Behavioural verification using Petri net based models of programs", <strong>POPL-2015 (ACM student research competition)</strong></li>
        <li><strong>Soumyadip Bandyopadhyay</strong>, Dipankar Sarkar, Chittaranjan A. Mandal, "Translation Validation using Path-Based Equivalence Checking of Petri net based Models of Programs", <strong>WEPL 2015</strong></li>
    </ul>

    <h2>Book Chapters</h2>
    <ul>
        <li>Bedir Tekinerdogan, Rakshit Mittal, Rima Al-Ali, Mauro Iaconod, Eva Navarroe, <strong>Soumyadip Bandyopadhyay</strong>, Ken Vanherpen, and Ankica Barisic, "A feature-based ontology for cyber physical systems", <strong>Chapter 3, Book Title: Multi-Paradigm Modelling Approaches for Cyber-Physical, Elsevier Press</strong>. ISBN No. 9780128191064</li>
        <li>Holger Giese, Dominique Blouin, Rima Al-Ali, Hana Mkaoua, <strong>Soumyadip Bandyopadhyay</strong>, Mauro Iacono, Moussa Amrani, Stefan Klikovits, and Ferhat Erata, "An ontology for multiparadigm modelling", <strong>Chapter 4, Book Title: Multi-Paradigm Modelling Approaches for Cyber-Physical, Elsevier Press</strong>. ISBN No. 9780128191064</li>
        <li>Dominique Blouin, Rima Al-Ali, Holger Giese, Stefan Klikovits, <strong>Soumyadip Bandyopadhyay</strong>, Ankica Barisic, and Ferhat Erata, "An integrated ontology for multi-paradigm modelling for cyber-physical systems", <strong>Chapter 5, Book Title: Multi-Paradigm Modelling Approaches for Cyber-Physical, Elsevier Press</strong>. ISBN No. 9780128191064</li>
    </ul>
    </div>

    <div class="section">
        <h2>Teaching at BITS Goa</h2>
        <ul class="list">
            <li>Compiler Construction (Spring 2019, 2020, 2022)</li>
            <li>Theory of Computation (Autumn 2019)</li>
            <li>Parallel Computing (Spring 2022)</li>
            <li>Data Structure and Algorithm (Spring 2022)</li>
            <li>Computer Architecture (Autumn 2020)</li>
        </ul>
    </div>

    <div class="section">
         <h2>Sponsored and Consultancy Projects</h2>
    <ul>
        <li>"APP based learning for Python program"  
            <br>Funding Agency: 6th Sense and AGH advisor  
            <br>Duration: 2021-2023  
            <br>Amount: 15.81L
        </li>
        <li>"Modelling and Verification of Bio-Inspired system"  
            <br>Funding Agency: DST under BIO-CPS incubation  
            <br>Duration: 2020-2025  
            <br>Amount: 40L
        </li>
        <li>"AES: Automated Evaluation Systems for Computer Programming Course in Any University"  
            <br>Funding Agency: BITS Pilani  
            <br>Duration: 2018-2021  
            <br>Project Amount: 2L
        </li>
        <li>“SamaTulyata: Automated Evaluation for Computer Programming Course”  
            <br>Funding Agency: TLC BITS Goa  
            <br>Duration: 2019-2020  
            <br>Project Amount: 1L
        </li>
        <li>"Verification of Industrial control systems"  
            <br>Funding Agency: ABB Corporate Research  
            <br>Amount: 20L
        </li>
    </ul>
        <h2>Industrial Projects</h2>
        <ul class="list">
            <li><strong>CodeGenAI:</strong> Explore potential of Generative AI and Large Language Model (LLM) to support engineering:
                <ul class="sub-list">
                    <li>Generation of control logic utilizing ABB control libraries and ABB notations.</li>
                    <li>Generation of test code to improve quality and save efforts in FAT.</li>
                    <li>Streamlined and integrated user interface to let control engineer interact with GenAI.</li>
                </ul>
            </li>
            <li><strong>SamaTulyata4PLC:</strong> Proving the modern system to be functionally equivalent to the Heritage systems:
                <ul class="sub-list">
                    <li>Building a tool for equivalence checking between modern systems vs heritage systems.</li>
                    <li>Model constructor carried out by LLM and verified for correctness using formal verification tools.</li>
                </ul>
            </li>
        </ul>
    </div>

    <footer>
      <p>© 2025 Dr. Soumyadip Bandyopadhyay. All Rights Reserved.</p>
    </footer>
</body>
</html>
