Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec  4 17:50:20 2024
| Host         : GOSU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SSD_toplevel_timing_summary_routed.rpt -pb SSD_toplevel_timing_summary_routed.pb -rpx SSD_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : SSD_toplevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     14          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   7           
TIMING-20  Warning           Non-clocked latch               25          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (102)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (53)
5. checking no_input_delay (3)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (102)
--------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: CLK_DIV_2/sclki_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (53)
-------------------------------------------------
 There are 53 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.810        0.000                      0                  288        0.201        0.000                      0                  288        4.500        0.000                       0                   155  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.810        0.000                      0                  247        0.201        0.000                      0                  247        4.500        0.000                       0                   155  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.235        0.000                      0                   41        0.874        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.810ns  (required time - arrival time)
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.181ns  (logic 3.386ns (47.154%)  route 3.795ns (52.846%))
  Logic Levels:           16  (CARRY4=12 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.691     5.293    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y122         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDCE (Prop_fdce_C_Q)         0.456     5.749 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          1.358     7.107    ADT/counter_reg[2]
    SLICE_X8Y124         LUT2 (Prop_lut2_I0_O)        0.124     7.231 r  ADT/FSM_onehot_next_state_reg[4]_i_35/O
                         net (fo=1, routed)           0.000     7.231    ADT/FSM_onehot_next_state_reg[4]_i_35_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.764 r  ADT/FSM_onehot_next_state_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.009     7.773    ADT/FSM_onehot_next_state_reg[4]_i_21_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.890 r  ADT/FSM_onehot_next_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.890    ADT/FSM_onehot_next_state_reg[4]_i_12_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.007 r  ADT/FSM_onehot_next_state_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.007    ADT/FSM_onehot_next_state_reg[4]_i_3_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.124 f  ADT/FSM_onehot_next_state_reg[4]_i_2/CO[3]
                         net (fo=3, routed)           0.896     9.020    ADT/FSM_onehot_next_state_reg[4]_i_2_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I5_O)        0.124     9.144 f  ADT/counter[0]_i_8/O
                         net (fo=1, routed)           0.407     9.551    ADT/counter[0]_i_8_n_0
    SLICE_X6Y129         LUT6 (Prop_lut6_I0_O)        0.124     9.675 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          1.116    10.791    ADT/counter[0]_i_7_n_0
    SLICE_X4Y122         LUT2 (Prop_lut2_I1_O)        0.124    10.915 r  ADT/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    10.915    ADT/counter[0]_i_6_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.447 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.447    ADT/counter_reg[0]_i_1_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.561 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.561    ADT/counter_reg[4]_i_1_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.675 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.684    ADT/counter_reg[8]_i_1_n_0
    SLICE_X4Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.798 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.798    ADT/counter_reg[12]_i_1_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.912 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.912    ADT/counter_reg[16]_i_1_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.026 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.026    ADT/counter_reg[20]_i_1_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.140 r  ADT/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.140    ADT/counter_reg[24]_i_1_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.474 r  ADT/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.474    ADT/counter_reg[28]_i_1_n_6
    SLICE_X4Y129         FDCE                                         r  ADT/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.576    14.998    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y129         FDCE                                         r  ADT/counter_reg[29]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X4Y129         FDCE (Setup_fdce_C_D)        0.062    15.284    ADT/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -12.474    
  -------------------------------------------------------------------
                         slack                                  2.810    

Slack (MET) :             2.831ns  (required time - arrival time)
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.160ns  (logic 3.365ns (46.999%)  route 3.795ns (53.001%))
  Logic Levels:           16  (CARRY4=12 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.691     5.293    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y122         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDCE (Prop_fdce_C_Q)         0.456     5.749 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          1.358     7.107    ADT/counter_reg[2]
    SLICE_X8Y124         LUT2 (Prop_lut2_I0_O)        0.124     7.231 r  ADT/FSM_onehot_next_state_reg[4]_i_35/O
                         net (fo=1, routed)           0.000     7.231    ADT/FSM_onehot_next_state_reg[4]_i_35_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.764 r  ADT/FSM_onehot_next_state_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.009     7.773    ADT/FSM_onehot_next_state_reg[4]_i_21_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.890 r  ADT/FSM_onehot_next_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.890    ADT/FSM_onehot_next_state_reg[4]_i_12_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.007 r  ADT/FSM_onehot_next_state_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.007    ADT/FSM_onehot_next_state_reg[4]_i_3_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.124 f  ADT/FSM_onehot_next_state_reg[4]_i_2/CO[3]
                         net (fo=3, routed)           0.896     9.020    ADT/FSM_onehot_next_state_reg[4]_i_2_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I5_O)        0.124     9.144 f  ADT/counter[0]_i_8/O
                         net (fo=1, routed)           0.407     9.551    ADT/counter[0]_i_8_n_0
    SLICE_X6Y129         LUT6 (Prop_lut6_I0_O)        0.124     9.675 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          1.116    10.791    ADT/counter[0]_i_7_n_0
    SLICE_X4Y122         LUT2 (Prop_lut2_I1_O)        0.124    10.915 r  ADT/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    10.915    ADT/counter[0]_i_6_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.447 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.447    ADT/counter_reg[0]_i_1_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.561 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.561    ADT/counter_reg[4]_i_1_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.675 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.684    ADT/counter_reg[8]_i_1_n_0
    SLICE_X4Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.798 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.798    ADT/counter_reg[12]_i_1_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.912 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.912    ADT/counter_reg[16]_i_1_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.026 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.026    ADT/counter_reg[20]_i_1_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.140 r  ADT/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.140    ADT/counter_reg[24]_i_1_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.453 r  ADT/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.453    ADT/counter_reg[28]_i_1_n_4
    SLICE_X4Y129         FDCE                                         r  ADT/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.576    14.998    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y129         FDCE                                         r  ADT/counter_reg[31]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X4Y129         FDCE (Setup_fdce_C_D)        0.062    15.284    ADT/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -12.453    
  -------------------------------------------------------------------
                         slack                                  2.831    

Slack (MET) :             2.905ns  (required time - arrival time)
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.086ns  (logic 3.291ns (46.446%)  route 3.795ns (53.554%))
  Logic Levels:           16  (CARRY4=12 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.691     5.293    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y122         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDCE (Prop_fdce_C_Q)         0.456     5.749 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          1.358     7.107    ADT/counter_reg[2]
    SLICE_X8Y124         LUT2 (Prop_lut2_I0_O)        0.124     7.231 r  ADT/FSM_onehot_next_state_reg[4]_i_35/O
                         net (fo=1, routed)           0.000     7.231    ADT/FSM_onehot_next_state_reg[4]_i_35_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.764 r  ADT/FSM_onehot_next_state_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.009     7.773    ADT/FSM_onehot_next_state_reg[4]_i_21_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.890 r  ADT/FSM_onehot_next_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.890    ADT/FSM_onehot_next_state_reg[4]_i_12_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.007 r  ADT/FSM_onehot_next_state_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.007    ADT/FSM_onehot_next_state_reg[4]_i_3_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.124 f  ADT/FSM_onehot_next_state_reg[4]_i_2/CO[3]
                         net (fo=3, routed)           0.896     9.020    ADT/FSM_onehot_next_state_reg[4]_i_2_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I5_O)        0.124     9.144 f  ADT/counter[0]_i_8/O
                         net (fo=1, routed)           0.407     9.551    ADT/counter[0]_i_8_n_0
    SLICE_X6Y129         LUT6 (Prop_lut6_I0_O)        0.124     9.675 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          1.116    10.791    ADT/counter[0]_i_7_n_0
    SLICE_X4Y122         LUT2 (Prop_lut2_I1_O)        0.124    10.915 r  ADT/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    10.915    ADT/counter[0]_i_6_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.447 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.447    ADT/counter_reg[0]_i_1_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.561 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.561    ADT/counter_reg[4]_i_1_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.675 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.684    ADT/counter_reg[8]_i_1_n_0
    SLICE_X4Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.798 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.798    ADT/counter_reg[12]_i_1_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.912 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.912    ADT/counter_reg[16]_i_1_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.026 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.026    ADT/counter_reg[20]_i_1_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.140 r  ADT/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.140    ADT/counter_reg[24]_i_1_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.379 r  ADT/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.379    ADT/counter_reg[28]_i_1_n_5
    SLICE_X4Y129         FDCE                                         r  ADT/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.576    14.998    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y129         FDCE                                         r  ADT/counter_reg[30]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X4Y129         FDCE (Setup_fdce_C_D)        0.062    15.284    ADT/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -12.379    
  -------------------------------------------------------------------
                         slack                                  2.905    

Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.070ns  (logic 3.275ns (46.325%)  route 3.795ns (53.675%))
  Logic Levels:           16  (CARRY4=12 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.691     5.293    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y122         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDCE (Prop_fdce_C_Q)         0.456     5.749 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          1.358     7.107    ADT/counter_reg[2]
    SLICE_X8Y124         LUT2 (Prop_lut2_I0_O)        0.124     7.231 r  ADT/FSM_onehot_next_state_reg[4]_i_35/O
                         net (fo=1, routed)           0.000     7.231    ADT/FSM_onehot_next_state_reg[4]_i_35_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.764 r  ADT/FSM_onehot_next_state_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.009     7.773    ADT/FSM_onehot_next_state_reg[4]_i_21_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.890 r  ADT/FSM_onehot_next_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.890    ADT/FSM_onehot_next_state_reg[4]_i_12_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.007 r  ADT/FSM_onehot_next_state_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.007    ADT/FSM_onehot_next_state_reg[4]_i_3_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.124 f  ADT/FSM_onehot_next_state_reg[4]_i_2/CO[3]
                         net (fo=3, routed)           0.896     9.020    ADT/FSM_onehot_next_state_reg[4]_i_2_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I5_O)        0.124     9.144 f  ADT/counter[0]_i_8/O
                         net (fo=1, routed)           0.407     9.551    ADT/counter[0]_i_8_n_0
    SLICE_X6Y129         LUT6 (Prop_lut6_I0_O)        0.124     9.675 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          1.116    10.791    ADT/counter[0]_i_7_n_0
    SLICE_X4Y122         LUT2 (Prop_lut2_I1_O)        0.124    10.915 r  ADT/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    10.915    ADT/counter[0]_i_6_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.447 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.447    ADT/counter_reg[0]_i_1_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.561 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.561    ADT/counter_reg[4]_i_1_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.675 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.684    ADT/counter_reg[8]_i_1_n_0
    SLICE_X4Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.798 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.798    ADT/counter_reg[12]_i_1_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.912 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.912    ADT/counter_reg[16]_i_1_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.026 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.026    ADT/counter_reg[20]_i_1_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.140 r  ADT/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.140    ADT/counter_reg[24]_i_1_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.363 r  ADT/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.363    ADT/counter_reg[28]_i_1_n_7
    SLICE_X4Y129         FDCE                                         r  ADT/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.576    14.998    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y129         FDCE                                         r  ADT/counter_reg[28]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X4Y129         FDCE (Setup_fdce_C_D)        0.062    15.284    ADT/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -12.363    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             2.923ns  (required time - arrival time)
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.067ns  (logic 3.272ns (46.302%)  route 3.795ns (53.698%))
  Logic Levels:           15  (CARRY4=11 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.691     5.293    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y122         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDCE (Prop_fdce_C_Q)         0.456     5.749 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          1.358     7.107    ADT/counter_reg[2]
    SLICE_X8Y124         LUT2 (Prop_lut2_I0_O)        0.124     7.231 r  ADT/FSM_onehot_next_state_reg[4]_i_35/O
                         net (fo=1, routed)           0.000     7.231    ADT/FSM_onehot_next_state_reg[4]_i_35_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.764 r  ADT/FSM_onehot_next_state_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.009     7.773    ADT/FSM_onehot_next_state_reg[4]_i_21_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.890 r  ADT/FSM_onehot_next_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.890    ADT/FSM_onehot_next_state_reg[4]_i_12_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.007 r  ADT/FSM_onehot_next_state_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.007    ADT/FSM_onehot_next_state_reg[4]_i_3_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.124 f  ADT/FSM_onehot_next_state_reg[4]_i_2/CO[3]
                         net (fo=3, routed)           0.896     9.020    ADT/FSM_onehot_next_state_reg[4]_i_2_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I5_O)        0.124     9.144 f  ADT/counter[0]_i_8/O
                         net (fo=1, routed)           0.407     9.551    ADT/counter[0]_i_8_n_0
    SLICE_X6Y129         LUT6 (Prop_lut6_I0_O)        0.124     9.675 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          1.116    10.791    ADT/counter[0]_i_7_n_0
    SLICE_X4Y122         LUT2 (Prop_lut2_I1_O)        0.124    10.915 r  ADT/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    10.915    ADT/counter[0]_i_6_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.447 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.447    ADT/counter_reg[0]_i_1_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.561 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.561    ADT/counter_reg[4]_i_1_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.675 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.684    ADT/counter_reg[8]_i_1_n_0
    SLICE_X4Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.798 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.798    ADT/counter_reg[12]_i_1_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.912 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.912    ADT/counter_reg[16]_i_1_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.026 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.026    ADT/counter_reg[20]_i_1_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.360 r  ADT/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.360    ADT/counter_reg[24]_i_1_n_6
    SLICE_X4Y128         FDCE                                         r  ADT/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.575    14.997    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y128         FDCE                                         r  ADT/counter_reg[25]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X4Y128         FDCE (Setup_fdce_C_D)        0.062    15.283    ADT/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -12.360    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             2.944ns  (required time - arrival time)
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.046ns  (logic 3.251ns (46.142%)  route 3.795ns (53.858%))
  Logic Levels:           15  (CARRY4=11 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.691     5.293    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y122         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDCE (Prop_fdce_C_Q)         0.456     5.749 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          1.358     7.107    ADT/counter_reg[2]
    SLICE_X8Y124         LUT2 (Prop_lut2_I0_O)        0.124     7.231 r  ADT/FSM_onehot_next_state_reg[4]_i_35/O
                         net (fo=1, routed)           0.000     7.231    ADT/FSM_onehot_next_state_reg[4]_i_35_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.764 r  ADT/FSM_onehot_next_state_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.009     7.773    ADT/FSM_onehot_next_state_reg[4]_i_21_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.890 r  ADT/FSM_onehot_next_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.890    ADT/FSM_onehot_next_state_reg[4]_i_12_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.007 r  ADT/FSM_onehot_next_state_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.007    ADT/FSM_onehot_next_state_reg[4]_i_3_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.124 f  ADT/FSM_onehot_next_state_reg[4]_i_2/CO[3]
                         net (fo=3, routed)           0.896     9.020    ADT/FSM_onehot_next_state_reg[4]_i_2_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I5_O)        0.124     9.144 f  ADT/counter[0]_i_8/O
                         net (fo=1, routed)           0.407     9.551    ADT/counter[0]_i_8_n_0
    SLICE_X6Y129         LUT6 (Prop_lut6_I0_O)        0.124     9.675 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          1.116    10.791    ADT/counter[0]_i_7_n_0
    SLICE_X4Y122         LUT2 (Prop_lut2_I1_O)        0.124    10.915 r  ADT/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    10.915    ADT/counter[0]_i_6_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.447 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.447    ADT/counter_reg[0]_i_1_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.561 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.561    ADT/counter_reg[4]_i_1_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.675 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.684    ADT/counter_reg[8]_i_1_n_0
    SLICE_X4Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.798 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.798    ADT/counter_reg[12]_i_1_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.912 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.912    ADT/counter_reg[16]_i_1_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.026 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.026    ADT/counter_reg[20]_i_1_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.339 r  ADT/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.339    ADT/counter_reg[24]_i_1_n_4
    SLICE_X4Y128         FDCE                                         r  ADT/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.575    14.997    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y128         FDCE                                         r  ADT/counter_reg[27]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X4Y128         FDCE (Setup_fdce_C_D)        0.062    15.283    ADT/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -12.339    
  -------------------------------------------------------------------
                         slack                                  2.944    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.972ns  (logic 3.177ns (45.570%)  route 3.795ns (54.430%))
  Logic Levels:           15  (CARRY4=11 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.691     5.293    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y122         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDCE (Prop_fdce_C_Q)         0.456     5.749 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          1.358     7.107    ADT/counter_reg[2]
    SLICE_X8Y124         LUT2 (Prop_lut2_I0_O)        0.124     7.231 r  ADT/FSM_onehot_next_state_reg[4]_i_35/O
                         net (fo=1, routed)           0.000     7.231    ADT/FSM_onehot_next_state_reg[4]_i_35_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.764 r  ADT/FSM_onehot_next_state_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.009     7.773    ADT/FSM_onehot_next_state_reg[4]_i_21_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.890 r  ADT/FSM_onehot_next_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.890    ADT/FSM_onehot_next_state_reg[4]_i_12_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.007 r  ADT/FSM_onehot_next_state_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.007    ADT/FSM_onehot_next_state_reg[4]_i_3_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.124 f  ADT/FSM_onehot_next_state_reg[4]_i_2/CO[3]
                         net (fo=3, routed)           0.896     9.020    ADT/FSM_onehot_next_state_reg[4]_i_2_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I5_O)        0.124     9.144 f  ADT/counter[0]_i_8/O
                         net (fo=1, routed)           0.407     9.551    ADT/counter[0]_i_8_n_0
    SLICE_X6Y129         LUT6 (Prop_lut6_I0_O)        0.124     9.675 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          1.116    10.791    ADT/counter[0]_i_7_n_0
    SLICE_X4Y122         LUT2 (Prop_lut2_I1_O)        0.124    10.915 r  ADT/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    10.915    ADT/counter[0]_i_6_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.447 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.447    ADT/counter_reg[0]_i_1_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.561 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.561    ADT/counter_reg[4]_i_1_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.675 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.684    ADT/counter_reg[8]_i_1_n_0
    SLICE_X4Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.798 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.798    ADT/counter_reg[12]_i_1_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.912 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.912    ADT/counter_reg[16]_i_1_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.026 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.026    ADT/counter_reg[20]_i_1_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.265 r  ADT/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.265    ADT/counter_reg[24]_i_1_n_5
    SLICE_X4Y128         FDCE                                         r  ADT/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.575    14.997    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y128         FDCE                                         r  ADT/counter_reg[26]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X4Y128         FDCE (Setup_fdce_C_D)        0.062    15.283    ADT/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.956ns  (logic 3.161ns (45.445%)  route 3.795ns (54.555%))
  Logic Levels:           15  (CARRY4=11 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.691     5.293    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y122         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDCE (Prop_fdce_C_Q)         0.456     5.749 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          1.358     7.107    ADT/counter_reg[2]
    SLICE_X8Y124         LUT2 (Prop_lut2_I0_O)        0.124     7.231 r  ADT/FSM_onehot_next_state_reg[4]_i_35/O
                         net (fo=1, routed)           0.000     7.231    ADT/FSM_onehot_next_state_reg[4]_i_35_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.764 r  ADT/FSM_onehot_next_state_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.009     7.773    ADT/FSM_onehot_next_state_reg[4]_i_21_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.890 r  ADT/FSM_onehot_next_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.890    ADT/FSM_onehot_next_state_reg[4]_i_12_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.007 r  ADT/FSM_onehot_next_state_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.007    ADT/FSM_onehot_next_state_reg[4]_i_3_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.124 f  ADT/FSM_onehot_next_state_reg[4]_i_2/CO[3]
                         net (fo=3, routed)           0.896     9.020    ADT/FSM_onehot_next_state_reg[4]_i_2_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I5_O)        0.124     9.144 f  ADT/counter[0]_i_8/O
                         net (fo=1, routed)           0.407     9.551    ADT/counter[0]_i_8_n_0
    SLICE_X6Y129         LUT6 (Prop_lut6_I0_O)        0.124     9.675 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          1.116    10.791    ADT/counter[0]_i_7_n_0
    SLICE_X4Y122         LUT2 (Prop_lut2_I1_O)        0.124    10.915 r  ADT/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    10.915    ADT/counter[0]_i_6_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.447 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.447    ADT/counter_reg[0]_i_1_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.561 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.561    ADT/counter_reg[4]_i_1_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.675 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.684    ADT/counter_reg[8]_i_1_n_0
    SLICE_X4Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.798 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.798    ADT/counter_reg[12]_i_1_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.912 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.912    ADT/counter_reg[16]_i_1_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.026 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.026    ADT/counter_reg[20]_i_1_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.249 r  ADT/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.249    ADT/counter_reg[24]_i_1_n_7
    SLICE_X4Y128         FDCE                                         r  ADT/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.575    14.997    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y128         FDCE                                         r  ADT/counter_reg[24]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X4Y128         FDCE (Setup_fdce_C_D)        0.062    15.283    ADT/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.035ns  (required time - arrival time)
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.953ns  (logic 3.158ns (45.421%)  route 3.795ns (54.579%))
  Logic Levels:           14  (CARRY4=10 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.691     5.293    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y122         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDCE (Prop_fdce_C_Q)         0.456     5.749 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          1.358     7.107    ADT/counter_reg[2]
    SLICE_X8Y124         LUT2 (Prop_lut2_I0_O)        0.124     7.231 r  ADT/FSM_onehot_next_state_reg[4]_i_35/O
                         net (fo=1, routed)           0.000     7.231    ADT/FSM_onehot_next_state_reg[4]_i_35_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.764 r  ADT/FSM_onehot_next_state_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.009     7.773    ADT/FSM_onehot_next_state_reg[4]_i_21_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.890 r  ADT/FSM_onehot_next_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.890    ADT/FSM_onehot_next_state_reg[4]_i_12_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.007 r  ADT/FSM_onehot_next_state_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.007    ADT/FSM_onehot_next_state_reg[4]_i_3_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.124 f  ADT/FSM_onehot_next_state_reg[4]_i_2/CO[3]
                         net (fo=3, routed)           0.896     9.020    ADT/FSM_onehot_next_state_reg[4]_i_2_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I5_O)        0.124     9.144 f  ADT/counter[0]_i_8/O
                         net (fo=1, routed)           0.407     9.551    ADT/counter[0]_i_8_n_0
    SLICE_X6Y129         LUT6 (Prop_lut6_I0_O)        0.124     9.675 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          1.116    10.791    ADT/counter[0]_i_7_n_0
    SLICE_X4Y122         LUT2 (Prop_lut2_I1_O)        0.124    10.915 r  ADT/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    10.915    ADT/counter[0]_i_6_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.447 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.447    ADT/counter_reg[0]_i_1_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.561 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.561    ADT/counter_reg[4]_i_1_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.675 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.684    ADT/counter_reg[8]_i_1_n_0
    SLICE_X4Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.798 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.798    ADT/counter_reg[12]_i_1_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.912 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.912    ADT/counter_reg[16]_i_1_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.246 r  ADT/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.246    ADT/counter_reg[20]_i_1_n_6
    SLICE_X4Y127         FDCE                                         r  ADT/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.573    14.995    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y127         FDCE                                         r  ADT/counter_reg[21]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X4Y127         FDCE (Setup_fdce_C_D)        0.062    15.281    ADT/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -12.246    
  -------------------------------------------------------------------
                         slack                                  3.035    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.932ns  (logic 3.137ns (45.256%)  route 3.795ns (54.744%))
  Logic Levels:           14  (CARRY4=10 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.691     5.293    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y122         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDCE (Prop_fdce_C_Q)         0.456     5.749 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          1.358     7.107    ADT/counter_reg[2]
    SLICE_X8Y124         LUT2 (Prop_lut2_I0_O)        0.124     7.231 r  ADT/FSM_onehot_next_state_reg[4]_i_35/O
                         net (fo=1, routed)           0.000     7.231    ADT/FSM_onehot_next_state_reg[4]_i_35_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.764 r  ADT/FSM_onehot_next_state_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.009     7.773    ADT/FSM_onehot_next_state_reg[4]_i_21_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.890 r  ADT/FSM_onehot_next_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.890    ADT/FSM_onehot_next_state_reg[4]_i_12_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.007 r  ADT/FSM_onehot_next_state_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.007    ADT/FSM_onehot_next_state_reg[4]_i_3_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.124 f  ADT/FSM_onehot_next_state_reg[4]_i_2/CO[3]
                         net (fo=3, routed)           0.896     9.020    ADT/FSM_onehot_next_state_reg[4]_i_2_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I5_O)        0.124     9.144 f  ADT/counter[0]_i_8/O
                         net (fo=1, routed)           0.407     9.551    ADT/counter[0]_i_8_n_0
    SLICE_X6Y129         LUT6 (Prop_lut6_I0_O)        0.124     9.675 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          1.116    10.791    ADT/counter[0]_i_7_n_0
    SLICE_X4Y122         LUT2 (Prop_lut2_I1_O)        0.124    10.915 r  ADT/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    10.915    ADT/counter[0]_i_6_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.447 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.447    ADT/counter_reg[0]_i_1_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.561 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.561    ADT/counter_reg[4]_i_1_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.675 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.684    ADT/counter_reg[8]_i_1_n_0
    SLICE_X4Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.798 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.798    ADT/counter_reg[12]_i_1_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.912 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.912    ADT/counter_reg[16]_i_1_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.225 r  ADT/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.225    ADT/counter_reg[20]_i_1_n_4
    SLICE_X4Y127         FDCE                                         r  ADT/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.573    14.995    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y127         FDCE                                         r  ADT/counter_reg[23]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X4Y127         FDCE (Setup_fdce_C_D)        0.062    15.281    ADT/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -12.225    
  -------------------------------------------------------------------
                         slack                                  3.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 TWICtl/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/ddSda_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.255%)  route 0.145ns (50.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.586     1.505    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  TWICtl/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  TWICtl/dSda_reg/Q
                         net (fo=10, routed)          0.145     1.792    TWICtl/p_0_in[0]
    SLICE_X1Y127         FDRE                                         r  TWICtl/ddSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.858     2.023    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  TWICtl/ddSda_reg/C
                         clock pessimism             -0.502     1.520    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.070     1.590    TWICtl/ddSda_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 TWICtl/subState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/rScl_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.212ns (64.344%)  route 0.117ns (35.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.588     1.507    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y128         FDRE                                         r  TWICtl/subState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  TWICtl/subState_reg[1]/Q
                         net (fo=11, routed)          0.117     1.789    TWICtl/subState_reg_n_0_[1]
    SLICE_X3Y128         LUT4 (Prop_lut4_I2_O)        0.048     1.837 r  TWICtl/rScl_i_1/O
                         net (fo=1, routed)           0.000     1.837    TWICtl/rScl_i_1_n_0
    SLICE_X3Y128         FDRE                                         r  TWICtl/rScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.859     2.024    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y128         FDRE                                         r  TWICtl/rScl_reg/C
                         clock pessimism             -0.503     1.520    
    SLICE_X3Y128         FDRE (Hold_fdre_C_D)         0.105     1.625    TWICtl/rScl_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 TWICtl/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/busState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.371%)  route 0.163ns (46.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.588     1.507    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  TWICtl/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  TWICtl/ddSda_reg/Q
                         net (fo=3, routed)           0.163     1.811    TWICtl/ddSda
    SLICE_X1Y128         LUT6 (Prop_lut6_I3_O)        0.045     1.856 r  TWICtl/busState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.856    TWICtl/busState[1]_i_1_n_0
    SLICE_X1Y128         FDRE                                         r  TWICtl/busState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.859     2.024    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  TWICtl/busState_reg[1]/C
                         clock pessimism             -0.502     1.521    
    SLICE_X1Y128         FDRE (Hold_fdre_C_D)         0.091     1.612    TWICtl/busState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 CLK_DIV_1/div_clk.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV_1/sclki_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.562%)  route 0.205ns (52.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  CLK_DIV_1/div_clk.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV_1/div_clk.count_reg[22]/Q
                         net (fo=3, routed)           0.205     1.868    CLK_DIV_1/count[22]
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.045     1.913 r  CLK_DIV_1/sclki_i_1__0/O
                         net (fo=1, routed)           0.000     1.913    CLK_DIV_1/sclki_i_1__0_n_0
    SLICE_X2Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.876     2.041    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.120     1.658    CLK_DIV_1/sclki_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK_DIV_1/div_clk.count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV_1/div_clk.count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.602     1.521    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  CLK_DIV_1/div_clk.count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  CLK_DIV_1/div_clk.count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.780    CLK_DIV_1/count[16]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  CLK_DIV_1/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.888    CLK_DIV_1/p_1_in[16]
    SLICE_X3Y89          FDRE                                         r  CLK_DIV_1/div_clk.count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.875     2.040    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  CLK_DIV_1/div_clk.count_reg[16]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    CLK_DIV_1/div_clk.count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK_DIV_1/div_clk.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV_1/div_clk.count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.601     1.520    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  CLK_DIV_1/div_clk.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  CLK_DIV_1/div_clk.count_reg[8]/Q
                         net (fo=2, routed)           0.117     1.779    CLK_DIV_1/count[8]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  CLK_DIV_1/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.887    CLK_DIV_1/p_1_in[8]
    SLICE_X3Y87          FDRE                                         r  CLK_DIV_1/div_clk.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.873     2.038    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  CLK_DIV_1/div_clk.count_reg[8]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    CLK_DIV_1/div_clk.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CLK_DIV_1/div_clk.count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV_1/div_clk.count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  CLK_DIV_1/div_clk.count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV_1/div_clk.count_reg[24]/Q
                         net (fo=2, routed)           0.118     1.781    CLK_DIV_1/count[24]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  CLK_DIV_1/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.889    CLK_DIV_1/p_1_in[24]
    SLICE_X3Y91          FDRE                                         r  CLK_DIV_1/div_clk.count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.876     2.041    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  CLK_DIV_1/div_clk.count_reg[24]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    CLK_DIV_1/div_clk.count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 TWICtl/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/dataByte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.526%)  route 0.174ns (45.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.587     1.506    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X6Y128         FDRE                                         r  TWICtl/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y128         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  TWICtl/dataByte_reg[6]/Q
                         net (fo=3, routed)           0.174     1.845    TWICtl/Q[6]
    SLICE_X6Y128         LUT6 (Prop_lut6_I0_O)        0.045     1.890 r  TWICtl/dataByte[7]_i_2/O
                         net (fo=1, routed)           0.000     1.890    TWICtl/dataByte[7]
    SLICE_X6Y128         FDRE                                         r  TWICtl/dataByte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.855     2.021    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X6Y128         FDRE                                         r  TWICtl/dataByte_reg[7]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X6Y128         FDRE (Hold_fdre_C_D)         0.121     1.627    TWICtl/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TWICtl/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.600%)  route 0.213ns (53.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.589     1.508    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y129         FDRE                                         r  TWICtl/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  TWICtl/rSda_reg/Q
                         net (fo=5, routed)           0.213     1.863    TWICtl/AD2_SDA_TRI
    SLICE_X2Y130         LUT6 (Prop_lut6_I4_O)        0.045     1.908 r  TWICtl/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.908    TWICtl/FSM_gray_state[0]_i_1_n_0
    SLICE_X2Y130         FDRE                                         r  TWICtl/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.860     2.026    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  TWICtl/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y130         FDRE (Hold_fdre_C_D)         0.121     1.644    TWICtl/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TWICtl/dataByte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/dataByte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.587     1.506    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X6Y128         FDRE                                         r  TWICtl/dataByte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y128         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  TWICtl/dataByte_reg[3]/Q
                         net (fo=3, routed)           0.175     1.846    TWICtl/Q[3]
    SLICE_X6Y128         LUT6 (Prop_lut6_I0_O)        0.045     1.891 r  TWICtl/dataByte[4]_i_1/O
                         net (fo=1, routed)           0.000     1.891    TWICtl/dataByte[4]
    SLICE_X6Y128         FDRE                                         r  TWICtl/dataByte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.855     2.021    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X6Y128         FDRE                                         r  TWICtl/dataByte_reg[4]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X6Y128         FDRE (Hold_fdre_C_D)         0.121     1.627    TWICtl/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SYS_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SYS_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X8Y129    ADT/FSM_onehot_present_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y129    ADT/FSM_onehot_present_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y129    ADT/FSM_onehot_present_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y129    ADT/FSM_onehot_present_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y129    ADT/FSM_onehot_present_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y129    ADT/FSM_onehot_present_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y129    ADT/FSM_onehot_present_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y129    ADT/FSM_onehot_present_state_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y127    ADT/FSM_onehot_present_state_reg[8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129    ADT/FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129    ADT/FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129    ADT/FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129    ADT/FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129    ADT/FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129    ADT/FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y129    ADT/FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y129    ADT/FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129    ADT/FSM_onehot_present_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129    ADT/FSM_onehot_present_state_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129    ADT/FSM_onehot_present_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129    ADT/FSM_onehot_present_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129    ADT/FSM_onehot_present_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129    ADT/FSM_onehot_present_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129    ADT/FSM_onehot_present_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129    ADT/FSM_onehot_present_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y129    ADT/FSM_onehot_present_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y129    ADT/FSM_onehot_present_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129    ADT/FSM_onehot_present_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129    ADT/FSM_onehot_present_state_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.874ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_present_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.642ns (15.499%)  route 3.500ns (84.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           1.032     6.876    CLK_DIV_1/LED17_R_OBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I1_O)        0.124     7.000 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          2.468     9.468    ADT/AS[0]
    SLICE_X8Y129         FDPE                                         f  ADT/FSM_onehot_present_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.497    14.919    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y129         FDPE                                         r  ADT/FSM_onehot_present_state_reg[0]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X8Y129         FDPE (Recov_fdpe_C_PRE)     -0.361    14.703    ADT/FSM_onehot_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_present_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.642ns (15.499%)  route 3.500ns (84.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           1.032     6.876    CLK_DIV_1/LED17_R_OBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I1_O)        0.124     7.000 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          2.468     9.468    ADT/AS[0]
    SLICE_X8Y129         FDCE                                         f  ADT/FSM_onehot_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.497    14.919    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y129         FDCE                                         r  ADT/FSM_onehot_present_state_reg[1]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X8Y129         FDCE (Recov_fdce_C_CLR)     -0.319    14.745    ADT/FSM_onehot_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_present_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.642ns (15.499%)  route 3.500ns (84.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           1.032     6.876    CLK_DIV_1/LED17_R_OBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I1_O)        0.124     7.000 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          2.468     9.468    ADT/AS[0]
    SLICE_X8Y129         FDCE                                         f  ADT/FSM_onehot_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.497    14.919    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y129         FDCE                                         r  ADT/FSM_onehot_present_state_reg[2]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X8Y129         FDCE (Recov_fdce_C_CLR)     -0.319    14.745    ADT/FSM_onehot_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_present_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.642ns (15.499%)  route 3.500ns (84.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           1.032     6.876    CLK_DIV_1/LED17_R_OBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I1_O)        0.124     7.000 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          2.468     9.468    ADT/AS[0]
    SLICE_X8Y129         FDCE                                         f  ADT/FSM_onehot_present_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.497    14.919    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y129         FDCE                                         r  ADT/FSM_onehot_present_state_reg[4]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X8Y129         FDCE (Recov_fdce_C_CLR)     -0.319    14.745    ADT/FSM_onehot_present_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.642ns (16.388%)  route 3.276ns (83.612%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           1.032     6.876    CLK_DIV_1/LED17_R_OBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I1_O)        0.124     7.000 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          2.244     9.243    ADT/AS[0]
    SLICE_X4Y129         FDCE                                         f  ADT/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.576    14.998    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y129         FDCE                                         r  ADT/counter_reg[28]/C
                         clock pessimism              0.180    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X4Y129         FDCE (Recov_fdce_C_CLR)     -0.405    14.738    ADT/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.642ns (16.388%)  route 3.276ns (83.612%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           1.032     6.876    CLK_DIV_1/LED17_R_OBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I1_O)        0.124     7.000 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          2.244     9.243    ADT/AS[0]
    SLICE_X4Y129         FDCE                                         f  ADT/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.576    14.998    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y129         FDCE                                         r  ADT/counter_reg[29]/C
                         clock pessimism              0.180    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X4Y129         FDCE (Recov_fdce_C_CLR)     -0.405    14.738    ADT/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.642ns (16.388%)  route 3.276ns (83.612%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           1.032     6.876    CLK_DIV_1/LED17_R_OBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I1_O)        0.124     7.000 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          2.244     9.243    ADT/AS[0]
    SLICE_X4Y129         FDCE                                         f  ADT/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.576    14.998    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y129         FDCE                                         r  ADT/counter_reg[30]/C
                         clock pessimism              0.180    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X4Y129         FDCE (Recov_fdce_C_CLR)     -0.405    14.738    ADT/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.642ns (16.388%)  route 3.276ns (83.612%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           1.032     6.876    CLK_DIV_1/LED17_R_OBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I1_O)        0.124     7.000 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          2.244     9.243    ADT/AS[0]
    SLICE_X4Y129         FDCE                                         f  ADT/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.576    14.998    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y129         FDCE                                         r  ADT/counter_reg[31]/C
                         clock pessimism              0.180    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X4Y129         FDCE (Recov_fdce_C_CLR)     -0.405    14.738    ADT/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_present_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.642ns (16.322%)  route 3.291ns (83.678%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           1.032     6.876    CLK_DIV_1/LED17_R_OBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I1_O)        0.124     7.000 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          2.260     9.259    ADT/AS[0]
    SLICE_X6Y129         FDCE                                         f  ADT/FSM_onehot_present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.576    14.998    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y129         FDCE                                         r  ADT/FSM_onehot_present_state_reg[3]/C
                         clock pessimism              0.180    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X6Y129         FDCE (Recov_fdce_C_CLR)     -0.319    14.824    ADT/FSM_onehot_present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_present_state_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.642ns (16.322%)  route 3.291ns (83.678%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           1.032     6.876    CLK_DIV_1/LED17_R_OBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I1_O)        0.124     7.000 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          2.260     9.259    ADT/AS[0]
    SLICE_X6Y129         FDCE                                         f  ADT/FSM_onehot_present_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.576    14.998    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y129         FDCE                                         r  ADT/FSM_onehot_present_state_reg[5]/C
                         clock pessimism              0.180    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X6Y129         FDCE (Recov_fdce_C_CLR)     -0.319    14.824    ADT/FSM_onehot_present_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.209ns (20.206%)  route 0.825ns (79.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           0.419     2.105    CLK_DIV_1/LED17_R_OBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I1_O)        0.045     2.150 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.406     2.557    ADT/AS[0]
    SLICE_X4Y122         FDCE                                         f  ADT/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.854     2.020    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y122         FDCE                                         r  ADT/counter_reg[0]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y122         FDCE (Remov_fdce_C_CLR)     -0.092     1.682    ADT/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.209ns (20.206%)  route 0.825ns (79.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           0.419     2.105    CLK_DIV_1/LED17_R_OBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I1_O)        0.045     2.150 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.406     2.557    ADT/AS[0]
    SLICE_X4Y122         FDCE                                         f  ADT/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.854     2.020    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y122         FDCE                                         r  ADT/counter_reg[1]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y122         FDCE (Remov_fdce_C_CLR)     -0.092     1.682    ADT/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.209ns (20.206%)  route 0.825ns (79.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           0.419     2.105    CLK_DIV_1/LED17_R_OBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I1_O)        0.045     2.150 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.406     2.557    ADT/AS[0]
    SLICE_X4Y122         FDCE                                         f  ADT/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.854     2.020    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y122         FDCE                                         r  ADT/counter_reg[2]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y122         FDCE (Remov_fdce_C_CLR)     -0.092     1.682    ADT/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.209ns (20.206%)  route 0.825ns (79.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           0.419     2.105    CLK_DIV_1/LED17_R_OBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I1_O)        0.045     2.150 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.406     2.557    ADT/AS[0]
    SLICE_X4Y122         FDCE                                         f  ADT/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.854     2.020    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y122         FDCE                                         r  ADT/counter_reg[3]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y122         FDCE (Remov_fdce_C_CLR)     -0.092     1.682    ADT/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.209ns (19.041%)  route 0.889ns (80.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           0.419     2.105    CLK_DIV_1/LED17_R_OBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I1_O)        0.045     2.150 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.470     2.620    ADT/AS[0]
    SLICE_X4Y123         FDCE                                         f  ADT/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.852     2.018    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y123         FDCE                                         r  ADT/counter_reg[4]/C
                         clock pessimism             -0.245     1.772    
    SLICE_X4Y123         FDCE (Remov_fdce_C_CLR)     -0.092     1.680    ADT/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.209ns (19.041%)  route 0.889ns (80.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           0.419     2.105    CLK_DIV_1/LED17_R_OBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I1_O)        0.045     2.150 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.470     2.620    ADT/AS[0]
    SLICE_X4Y123         FDCE                                         f  ADT/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.852     2.018    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y123         FDCE                                         r  ADT/counter_reg[5]/C
                         clock pessimism             -0.245     1.772    
    SLICE_X4Y123         FDCE (Remov_fdce_C_CLR)     -0.092     1.680    ADT/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.209ns (19.041%)  route 0.889ns (80.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           0.419     2.105    CLK_DIV_1/LED17_R_OBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I1_O)        0.045     2.150 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.470     2.620    ADT/AS[0]
    SLICE_X4Y123         FDCE                                         f  ADT/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.852     2.018    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y123         FDCE                                         r  ADT/counter_reg[6]/C
                         clock pessimism             -0.245     1.772    
    SLICE_X4Y123         FDCE (Remov_fdce_C_CLR)     -0.092     1.680    ADT/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.209ns (19.041%)  route 0.889ns (80.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           0.419     2.105    CLK_DIV_1/LED17_R_OBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I1_O)        0.045     2.150 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.470     2.620    ADT/AS[0]
    SLICE_X4Y123         FDCE                                         f  ADT/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.852     2.018    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y123         FDCE                                         r  ADT/counter_reg[7]/C
                         clock pessimism             -0.245     1.772    
    SLICE_X4Y123         FDCE (Remov_fdce_C_CLR)     -0.092     1.680    ADT/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.209ns (18.003%)  route 0.952ns (81.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           0.419     2.105    CLK_DIV_1/LED17_R_OBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I1_O)        0.045     2.150 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.533     2.683    ADT/AS[0]
    SLICE_X4Y124         FDCE                                         f  ADT/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.851     2.017    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y124         FDCE                                         r  ADT/counter_reg[10]/C
                         clock pessimism             -0.245     1.771    
    SLICE_X4Y124         FDCE (Remov_fdce_C_CLR)     -0.092     1.679    ADT/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.209ns (18.003%)  route 0.952ns (81.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           0.419     2.105    CLK_DIV_1/LED17_R_OBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I1_O)        0.045     2.150 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.533     2.683    ADT/AS[0]
    SLICE_X4Y124         FDCE                                         f  ADT/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.851     2.017    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y124         FDCE                                         r  ADT/counter_reg[11]/C
                         clock pessimism             -0.245     1.771    
    SLICE_X4Y124         FDCE (Remov_fdce_C_CLR)     -0.092     1.679    ADT/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  1.004    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            SEVENSEGMENTDISPLAY/CG2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.165ns  (logic 8.889ns (33.973%)  route 17.276ns (66.027%))
  Logic Levels:           30  (CARRY4=16 LDCE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[3]/G
    SLICE_X5Y126         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  ADT/DATA_OUT_reg[3]/Q
                         net (fo=40, routed)          3.825     4.384    ADT/dataByte_reg[7][3]
    SLICE_X2Y68          LUT1 (Prop_lut1_I0_O)        0.124     4.508 r  ADT/i__carry_i_1__1/O
                         net (fo=3, routed)           0.724     5.232    TEMPDECODER/p_0_out[0]
    SLICE_X6Y75          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     5.862 r  TEMPDECODER/_inferred__0/i__carry/O[1]
                         net (fo=19, routed)          1.383     7.245    ADT/DATA_OUT3[1]
    SLICE_X2Y69          LUT3 (Prop_lut3_I0_O)        0.306     7.551 r  ADT/DATA_OUT3__0_carry_i_8/O
                         net (fo=21, routed)          1.202     8.753    ADT/dataByte_reg[7]_1
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     8.877 r  ADT/DATA_OUT3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.877    TEMPDECODER/i___31_carry__0_i_7[3]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.278 r  TEMPDECODER/DATA_OUT3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.278    TEMPDECODER/DATA_OUT3__0_carry_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.500 r  TEMPDECODER/DATA_OUT3__0_carry__0/O[0]
                         net (fo=37, routed)          0.980    10.480    ADT/DATA_OUT1_inferred__0/i___55_carry__1_0[0]
    SLICE_X7Y72          LUT5 (Prop_lut5_I0_O)        0.299    10.779 r  ADT/i___31_carry__0_i_3/O
                         net (fo=2, routed)           0.648    11.428    TEMPDECODER/i___115_carry__0_i_6_0[0]
    SLICE_X3Y71          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.935 r  TEMPDECODER/DATA_OUT1_inferred__0/i___31_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.935    TEMPDECODER/DATA_OUT1_inferred__0/i___31_carry__0_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.049 r  TEMPDECODER/DATA_OUT1_inferred__0/i___31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.049    ADT/i___115_carry__4_i_10[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.320 r  ADT/i___115_carry__2_i_10/CO[0]
                         net (fo=72, routed)          1.498    13.817    ADT/DATA_OUT1_inferred__0/i___31_carry__1[0]
    SLICE_X6Y74          LUT3 (Prop_lut3_I0_O)        0.401    14.218 r  ADT/i___115_carry__4_i_11/O
                         net (fo=1, routed)           0.771    14.989    ADT/i___115_carry__4_i_11_n_0
    SLICE_X5Y74          LUT6 (Prop_lut6_I4_O)        0.348    15.337 r  ADT/i___115_carry__4_i_8/O
                         net (fo=1, routed)           0.000    15.337    TEMPDECODER/i___212_carry_i_3_1[0]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.869 r  TEMPDECODER/DATA_OUT1_inferred__0/i___115_carry__4/CO[3]
                         net (fo=1, routed)           0.009    15.878    TEMPDECODER/DATA_OUT1_inferred__0/i___115_carry__4_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.212 r  TEMPDECODER/DATA_OUT1_inferred__0/i___115_carry__5/O[1]
                         net (fo=3, routed)           0.872    17.084    TEMPDECODER/DATA_OUT1_inferred__0/i___115_carry__5_n_6
    SLICE_X3Y74          LUT2 (Prop_lut2_I0_O)        0.303    17.387 r  TEMPDECODER/i___212_carry_i_1/O
                         net (fo=1, routed)           0.000    17.387    TEMPDECODER/i___212_carry_i_1_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.788 r  TEMPDECODER/DATA_OUT1_inferred__0/i___212_carry/CO[3]
                         net (fo=1, routed)           0.009    17.797    TEMPDECODER/DATA_OUT1_inferred__0/i___212_carry_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.131 r  TEMPDECODER/DATA_OUT1_inferred__0/i___212_carry__0/O[1]
                         net (fo=3, routed)           1.215    19.346    TEMPDECODER/DATA_OUT1_inferred__0/i___212_carry__0_n_6
    SLICE_X2Y75          LUT3 (Prop_lut3_I2_O)        0.303    19.649 r  TEMPDECODER/i___283_carry__0_i_5/O
                         net (fo=1, routed)           0.000    19.649    TEMPDECODER/i___283_carry__0_i_5_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.182 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.182    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__0_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.299 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.299    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.416 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.416    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.533 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.533    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__3_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.650 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.650    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__4_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.904 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__5/CO[0]
                         net (fo=7, routed)           1.140    22.044    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__5_n_3
    SLICE_X9Y77          LUT2 (Prop_lut2_I0_O)        0.393    22.437 r  TEMPDECODER/CA2_i_39/O
                         net (fo=2, routed)           0.874    23.311    TEMPDECODER/CA2_i_39_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.326    23.637 r  TEMPDECODER/CA2_i_29/O
                         net (fo=1, routed)           0.867    24.504    TEMPDECODER/CA2_i_29_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I3_O)        0.124    24.628 r  TEMPDECODER/CA2_i_12/O
                         net (fo=1, routed)           0.420    25.048    SEVENSEGMENTDISPLAY/CG2_reg_0
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.124    25.172 r  SEVENSEGMENTDISPLAY/CA2_i_4/O
                         net (fo=7, routed)           0.839    26.011    ADT/CG2_reg[0]
    SLICE_X4Y79          LUT4 (Prop_lut4_I0_O)        0.154    26.165 r  ADT/CG2_i_1/O
                         net (fo=1, routed)           0.000    26.165    SEVENSEGMENTDISPLAY/BCD_lookup[0]_0[0]
    SLICE_X4Y79          FDPE                                         r  SEVENSEGMENTDISPLAY/CG2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            SEVENSEGMENTDISPLAY/CF2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.135ns  (logic 8.859ns (33.898%)  route 17.276ns (66.102%))
  Logic Levels:           30  (CARRY4=16 LDCE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[3]/G
    SLICE_X5Y126         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  ADT/DATA_OUT_reg[3]/Q
                         net (fo=40, routed)          3.825     4.384    ADT/dataByte_reg[7][3]
    SLICE_X2Y68          LUT1 (Prop_lut1_I0_O)        0.124     4.508 r  ADT/i__carry_i_1__1/O
                         net (fo=3, routed)           0.724     5.232    TEMPDECODER/p_0_out[0]
    SLICE_X6Y75          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     5.862 r  TEMPDECODER/_inferred__0/i__carry/O[1]
                         net (fo=19, routed)          1.383     7.245    ADT/DATA_OUT3[1]
    SLICE_X2Y69          LUT3 (Prop_lut3_I0_O)        0.306     7.551 r  ADT/DATA_OUT3__0_carry_i_8/O
                         net (fo=21, routed)          1.202     8.753    ADT/dataByte_reg[7]_1
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     8.877 r  ADT/DATA_OUT3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.877    TEMPDECODER/i___31_carry__0_i_7[3]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.278 r  TEMPDECODER/DATA_OUT3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.278    TEMPDECODER/DATA_OUT3__0_carry_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.500 r  TEMPDECODER/DATA_OUT3__0_carry__0/O[0]
                         net (fo=37, routed)          0.980    10.480    ADT/DATA_OUT1_inferred__0/i___55_carry__1_0[0]
    SLICE_X7Y72          LUT5 (Prop_lut5_I0_O)        0.299    10.779 r  ADT/i___31_carry__0_i_3/O
                         net (fo=2, routed)           0.648    11.428    TEMPDECODER/i___115_carry__0_i_6_0[0]
    SLICE_X3Y71          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.935 r  TEMPDECODER/DATA_OUT1_inferred__0/i___31_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.935    TEMPDECODER/DATA_OUT1_inferred__0/i___31_carry__0_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.049 r  TEMPDECODER/DATA_OUT1_inferred__0/i___31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.049    ADT/i___115_carry__4_i_10[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.320 r  ADT/i___115_carry__2_i_10/CO[0]
                         net (fo=72, routed)          1.498    13.817    ADT/DATA_OUT1_inferred__0/i___31_carry__1[0]
    SLICE_X6Y74          LUT3 (Prop_lut3_I0_O)        0.401    14.218 r  ADT/i___115_carry__4_i_11/O
                         net (fo=1, routed)           0.771    14.989    ADT/i___115_carry__4_i_11_n_0
    SLICE_X5Y74          LUT6 (Prop_lut6_I4_O)        0.348    15.337 r  ADT/i___115_carry__4_i_8/O
                         net (fo=1, routed)           0.000    15.337    TEMPDECODER/i___212_carry_i_3_1[0]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.869 r  TEMPDECODER/DATA_OUT1_inferred__0/i___115_carry__4/CO[3]
                         net (fo=1, routed)           0.009    15.878    TEMPDECODER/DATA_OUT1_inferred__0/i___115_carry__4_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.212 r  TEMPDECODER/DATA_OUT1_inferred__0/i___115_carry__5/O[1]
                         net (fo=3, routed)           0.872    17.084    TEMPDECODER/DATA_OUT1_inferred__0/i___115_carry__5_n_6
    SLICE_X3Y74          LUT2 (Prop_lut2_I0_O)        0.303    17.387 r  TEMPDECODER/i___212_carry_i_1/O
                         net (fo=1, routed)           0.000    17.387    TEMPDECODER/i___212_carry_i_1_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.788 r  TEMPDECODER/DATA_OUT1_inferred__0/i___212_carry/CO[3]
                         net (fo=1, routed)           0.009    17.797    TEMPDECODER/DATA_OUT1_inferred__0/i___212_carry_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.131 r  TEMPDECODER/DATA_OUT1_inferred__0/i___212_carry__0/O[1]
                         net (fo=3, routed)           1.215    19.346    TEMPDECODER/DATA_OUT1_inferred__0/i___212_carry__0_n_6
    SLICE_X2Y75          LUT3 (Prop_lut3_I2_O)        0.303    19.649 r  TEMPDECODER/i___283_carry__0_i_5/O
                         net (fo=1, routed)           0.000    19.649    TEMPDECODER/i___283_carry__0_i_5_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.182 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.182    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__0_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.299 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.299    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.416 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.416    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.533 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.533    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__3_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.650 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.650    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__4_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.904 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__5/CO[0]
                         net (fo=7, routed)           1.140    22.044    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__5_n_3
    SLICE_X9Y77          LUT2 (Prop_lut2_I0_O)        0.393    22.437 r  TEMPDECODER/CA2_i_39/O
                         net (fo=2, routed)           0.874    23.311    TEMPDECODER/CA2_i_39_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.326    23.637 r  TEMPDECODER/CA2_i_29/O
                         net (fo=1, routed)           0.867    24.504    TEMPDECODER/CA2_i_29_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I3_O)        0.124    24.628 r  TEMPDECODER/CA2_i_12/O
                         net (fo=1, routed)           0.420    25.048    SEVENSEGMENTDISPLAY/CG2_reg_0
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.124    25.172 r  SEVENSEGMENTDISPLAY/CA2_i_4/O
                         net (fo=7, routed)           0.839    26.011    ADT/CG2_reg[0]
    SLICE_X4Y79          LUT4 (Prop_lut4_I2_O)        0.124    26.135 r  ADT/CF2_i_1/O
                         net (fo=1, routed)           0.000    26.135    SEVENSEGMENTDISPLAY/BCD_lookup[0]_0[1]
    SLICE_X4Y79          FDPE                                         r  SEVENSEGMENTDISPLAY/CF2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            SEVENSEGMENTDISPLAY/CC2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.745ns  (logic 8.859ns (34.411%)  route 16.886ns (65.589%))
  Logic Levels:           30  (CARRY4=16 LDCE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[3]/G
    SLICE_X5Y126         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  ADT/DATA_OUT_reg[3]/Q
                         net (fo=40, routed)          3.825     4.384    ADT/dataByte_reg[7][3]
    SLICE_X2Y68          LUT1 (Prop_lut1_I0_O)        0.124     4.508 r  ADT/i__carry_i_1__1/O
                         net (fo=3, routed)           0.724     5.232    TEMPDECODER/p_0_out[0]
    SLICE_X6Y75          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     5.862 r  TEMPDECODER/_inferred__0/i__carry/O[1]
                         net (fo=19, routed)          1.383     7.245    ADT/DATA_OUT3[1]
    SLICE_X2Y69          LUT3 (Prop_lut3_I0_O)        0.306     7.551 r  ADT/DATA_OUT3__0_carry_i_8/O
                         net (fo=21, routed)          1.202     8.753    ADT/dataByte_reg[7]_1
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     8.877 r  ADT/DATA_OUT3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.877    TEMPDECODER/i___31_carry__0_i_7[3]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.278 r  TEMPDECODER/DATA_OUT3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.278    TEMPDECODER/DATA_OUT3__0_carry_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.500 r  TEMPDECODER/DATA_OUT3__0_carry__0/O[0]
                         net (fo=37, routed)          0.980    10.480    ADT/DATA_OUT1_inferred__0/i___55_carry__1_0[0]
    SLICE_X7Y72          LUT5 (Prop_lut5_I0_O)        0.299    10.779 r  ADT/i___31_carry__0_i_3/O
                         net (fo=2, routed)           0.648    11.428    TEMPDECODER/i___115_carry__0_i_6_0[0]
    SLICE_X3Y71          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.935 r  TEMPDECODER/DATA_OUT1_inferred__0/i___31_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.935    TEMPDECODER/DATA_OUT1_inferred__0/i___31_carry__0_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.049 r  TEMPDECODER/DATA_OUT1_inferred__0/i___31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.049    ADT/i___115_carry__4_i_10[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.320 r  ADT/i___115_carry__2_i_10/CO[0]
                         net (fo=72, routed)          1.498    13.817    ADT/DATA_OUT1_inferred__0/i___31_carry__1[0]
    SLICE_X6Y74          LUT3 (Prop_lut3_I0_O)        0.401    14.218 r  ADT/i___115_carry__4_i_11/O
                         net (fo=1, routed)           0.771    14.989    ADT/i___115_carry__4_i_11_n_0
    SLICE_X5Y74          LUT6 (Prop_lut6_I4_O)        0.348    15.337 r  ADT/i___115_carry__4_i_8/O
                         net (fo=1, routed)           0.000    15.337    TEMPDECODER/i___212_carry_i_3_1[0]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.869 r  TEMPDECODER/DATA_OUT1_inferred__0/i___115_carry__4/CO[3]
                         net (fo=1, routed)           0.009    15.878    TEMPDECODER/DATA_OUT1_inferred__0/i___115_carry__4_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.212 r  TEMPDECODER/DATA_OUT1_inferred__0/i___115_carry__5/O[1]
                         net (fo=3, routed)           0.872    17.084    TEMPDECODER/DATA_OUT1_inferred__0/i___115_carry__5_n_6
    SLICE_X3Y74          LUT2 (Prop_lut2_I0_O)        0.303    17.387 r  TEMPDECODER/i___212_carry_i_1/O
                         net (fo=1, routed)           0.000    17.387    TEMPDECODER/i___212_carry_i_1_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.788 r  TEMPDECODER/DATA_OUT1_inferred__0/i___212_carry/CO[3]
                         net (fo=1, routed)           0.009    17.797    TEMPDECODER/DATA_OUT1_inferred__0/i___212_carry_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.131 r  TEMPDECODER/DATA_OUT1_inferred__0/i___212_carry__0/O[1]
                         net (fo=3, routed)           1.215    19.346    TEMPDECODER/DATA_OUT1_inferred__0/i___212_carry__0_n_6
    SLICE_X2Y75          LUT3 (Prop_lut3_I2_O)        0.303    19.649 r  TEMPDECODER/i___283_carry__0_i_5/O
                         net (fo=1, routed)           0.000    19.649    TEMPDECODER/i___283_carry__0_i_5_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.182 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.182    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__0_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.299 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.299    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.416 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.416    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.533 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.533    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__3_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.650 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.650    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__4_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.904 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__5/CO[0]
                         net (fo=7, routed)           1.140    22.044    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__5_n_3
    SLICE_X9Y77          LUT2 (Prop_lut2_I0_O)        0.393    22.437 r  TEMPDECODER/CA2_i_39/O
                         net (fo=2, routed)           0.874    23.311    TEMPDECODER/CA2_i_39_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.326    23.637 r  TEMPDECODER/CA2_i_29/O
                         net (fo=1, routed)           0.867    24.504    TEMPDECODER/CA2_i_29_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I3_O)        0.124    24.628 r  TEMPDECODER/CA2_i_12/O
                         net (fo=1, routed)           0.420    25.048    SEVENSEGMENTDISPLAY/CG2_reg_0
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.124    25.172 r  SEVENSEGMENTDISPLAY/CA2_i_4/O
                         net (fo=7, routed)           0.449    25.621    ADT/CG2_reg[0]
    SLICE_X4Y79          LUT4 (Prop_lut4_I1_O)        0.124    25.745 r  ADT/CC2_i_1/O
                         net (fo=1, routed)           0.000    25.745    SEVENSEGMENTDISPLAY/BCD_lookup[0]_0[4]
    SLICE_X4Y79          FDPE                                         r  SEVENSEGMENTDISPLAY/CC2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            SEVENSEGMENTDISPLAY/CB2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.741ns  (logic 8.859ns (34.416%)  route 16.882ns (65.584%))
  Logic Levels:           30  (CARRY4=16 LDCE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[3]/G
    SLICE_X5Y126         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  ADT/DATA_OUT_reg[3]/Q
                         net (fo=40, routed)          3.825     4.384    ADT/dataByte_reg[7][3]
    SLICE_X2Y68          LUT1 (Prop_lut1_I0_O)        0.124     4.508 r  ADT/i__carry_i_1__1/O
                         net (fo=3, routed)           0.724     5.232    TEMPDECODER/p_0_out[0]
    SLICE_X6Y75          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     5.862 r  TEMPDECODER/_inferred__0/i__carry/O[1]
                         net (fo=19, routed)          1.383     7.245    ADT/DATA_OUT3[1]
    SLICE_X2Y69          LUT3 (Prop_lut3_I0_O)        0.306     7.551 r  ADT/DATA_OUT3__0_carry_i_8/O
                         net (fo=21, routed)          1.202     8.753    ADT/dataByte_reg[7]_1
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     8.877 r  ADT/DATA_OUT3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.877    TEMPDECODER/i___31_carry__0_i_7[3]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.278 r  TEMPDECODER/DATA_OUT3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.278    TEMPDECODER/DATA_OUT3__0_carry_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.500 r  TEMPDECODER/DATA_OUT3__0_carry__0/O[0]
                         net (fo=37, routed)          0.980    10.480    ADT/DATA_OUT1_inferred__0/i___55_carry__1_0[0]
    SLICE_X7Y72          LUT5 (Prop_lut5_I0_O)        0.299    10.779 r  ADT/i___31_carry__0_i_3/O
                         net (fo=2, routed)           0.648    11.428    TEMPDECODER/i___115_carry__0_i_6_0[0]
    SLICE_X3Y71          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.935 r  TEMPDECODER/DATA_OUT1_inferred__0/i___31_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.935    TEMPDECODER/DATA_OUT1_inferred__0/i___31_carry__0_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.049 r  TEMPDECODER/DATA_OUT1_inferred__0/i___31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.049    ADT/i___115_carry__4_i_10[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.320 r  ADT/i___115_carry__2_i_10/CO[0]
                         net (fo=72, routed)          1.498    13.817    ADT/DATA_OUT1_inferred__0/i___31_carry__1[0]
    SLICE_X6Y74          LUT3 (Prop_lut3_I0_O)        0.401    14.218 r  ADT/i___115_carry__4_i_11/O
                         net (fo=1, routed)           0.771    14.989    ADT/i___115_carry__4_i_11_n_0
    SLICE_X5Y74          LUT6 (Prop_lut6_I4_O)        0.348    15.337 r  ADT/i___115_carry__4_i_8/O
                         net (fo=1, routed)           0.000    15.337    TEMPDECODER/i___212_carry_i_3_1[0]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.869 r  TEMPDECODER/DATA_OUT1_inferred__0/i___115_carry__4/CO[3]
                         net (fo=1, routed)           0.009    15.878    TEMPDECODER/DATA_OUT1_inferred__0/i___115_carry__4_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.212 r  TEMPDECODER/DATA_OUT1_inferred__0/i___115_carry__5/O[1]
                         net (fo=3, routed)           0.872    17.084    TEMPDECODER/DATA_OUT1_inferred__0/i___115_carry__5_n_6
    SLICE_X3Y74          LUT2 (Prop_lut2_I0_O)        0.303    17.387 r  TEMPDECODER/i___212_carry_i_1/O
                         net (fo=1, routed)           0.000    17.387    TEMPDECODER/i___212_carry_i_1_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.788 r  TEMPDECODER/DATA_OUT1_inferred__0/i___212_carry/CO[3]
                         net (fo=1, routed)           0.009    17.797    TEMPDECODER/DATA_OUT1_inferred__0/i___212_carry_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.131 r  TEMPDECODER/DATA_OUT1_inferred__0/i___212_carry__0/O[1]
                         net (fo=3, routed)           1.215    19.346    TEMPDECODER/DATA_OUT1_inferred__0/i___212_carry__0_n_6
    SLICE_X2Y75          LUT3 (Prop_lut3_I2_O)        0.303    19.649 r  TEMPDECODER/i___283_carry__0_i_5/O
                         net (fo=1, routed)           0.000    19.649    TEMPDECODER/i___283_carry__0_i_5_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.182 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.182    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__0_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.299 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.299    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.416 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.416    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.533 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.533    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__3_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.650 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.650    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__4_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.904 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__5/CO[0]
                         net (fo=7, routed)           1.140    22.044    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__5_n_3
    SLICE_X9Y77          LUT2 (Prop_lut2_I0_O)        0.393    22.437 r  TEMPDECODER/CA2_i_39/O
                         net (fo=2, routed)           0.874    23.311    TEMPDECODER/CA2_i_39_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.326    23.637 r  TEMPDECODER/CA2_i_29/O
                         net (fo=1, routed)           0.867    24.504    TEMPDECODER/CA2_i_29_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I3_O)        0.124    24.628 r  TEMPDECODER/CA2_i_12/O
                         net (fo=1, routed)           0.420    25.048    SEVENSEGMENTDISPLAY/CG2_reg_0
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.124    25.172 r  SEVENSEGMENTDISPLAY/CA2_i_4/O
                         net (fo=7, routed)           0.445    25.617    ADT/CG2_reg[0]
    SLICE_X4Y79          LUT4 (Prop_lut4_I1_O)        0.124    25.741 r  ADT/CB2_i_1/O
                         net (fo=1, routed)           0.000    25.741    SEVENSEGMENTDISPLAY/BCD_lookup[0]_0[5]
    SLICE_X4Y79          FDPE                                         r  SEVENSEGMENTDISPLAY/CB2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            SEVENSEGMENTDISPLAY/CE2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.740ns  (logic 8.854ns (34.398%)  route 16.886ns (65.602%))
  Logic Levels:           30  (CARRY4=16 LDCE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[3]/G
    SLICE_X5Y126         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  ADT/DATA_OUT_reg[3]/Q
                         net (fo=40, routed)          3.825     4.384    ADT/dataByte_reg[7][3]
    SLICE_X2Y68          LUT1 (Prop_lut1_I0_O)        0.124     4.508 r  ADT/i__carry_i_1__1/O
                         net (fo=3, routed)           0.724     5.232    TEMPDECODER/p_0_out[0]
    SLICE_X6Y75          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     5.862 r  TEMPDECODER/_inferred__0/i__carry/O[1]
                         net (fo=19, routed)          1.383     7.245    ADT/DATA_OUT3[1]
    SLICE_X2Y69          LUT3 (Prop_lut3_I0_O)        0.306     7.551 r  ADT/DATA_OUT3__0_carry_i_8/O
                         net (fo=21, routed)          1.202     8.753    ADT/dataByte_reg[7]_1
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     8.877 r  ADT/DATA_OUT3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.877    TEMPDECODER/i___31_carry__0_i_7[3]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.278 r  TEMPDECODER/DATA_OUT3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.278    TEMPDECODER/DATA_OUT3__0_carry_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.500 r  TEMPDECODER/DATA_OUT3__0_carry__0/O[0]
                         net (fo=37, routed)          0.980    10.480    ADT/DATA_OUT1_inferred__0/i___55_carry__1_0[0]
    SLICE_X7Y72          LUT5 (Prop_lut5_I0_O)        0.299    10.779 r  ADT/i___31_carry__0_i_3/O
                         net (fo=2, routed)           0.648    11.428    TEMPDECODER/i___115_carry__0_i_6_0[0]
    SLICE_X3Y71          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.935 r  TEMPDECODER/DATA_OUT1_inferred__0/i___31_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.935    TEMPDECODER/DATA_OUT1_inferred__0/i___31_carry__0_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.049 r  TEMPDECODER/DATA_OUT1_inferred__0/i___31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.049    ADT/i___115_carry__4_i_10[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.320 r  ADT/i___115_carry__2_i_10/CO[0]
                         net (fo=72, routed)          1.498    13.817    ADT/DATA_OUT1_inferred__0/i___31_carry__1[0]
    SLICE_X6Y74          LUT3 (Prop_lut3_I0_O)        0.401    14.218 r  ADT/i___115_carry__4_i_11/O
                         net (fo=1, routed)           0.771    14.989    ADT/i___115_carry__4_i_11_n_0
    SLICE_X5Y74          LUT6 (Prop_lut6_I4_O)        0.348    15.337 r  ADT/i___115_carry__4_i_8/O
                         net (fo=1, routed)           0.000    15.337    TEMPDECODER/i___212_carry_i_3_1[0]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.869 r  TEMPDECODER/DATA_OUT1_inferred__0/i___115_carry__4/CO[3]
                         net (fo=1, routed)           0.009    15.878    TEMPDECODER/DATA_OUT1_inferred__0/i___115_carry__4_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.212 r  TEMPDECODER/DATA_OUT1_inferred__0/i___115_carry__5/O[1]
                         net (fo=3, routed)           0.872    17.084    TEMPDECODER/DATA_OUT1_inferred__0/i___115_carry__5_n_6
    SLICE_X3Y74          LUT2 (Prop_lut2_I0_O)        0.303    17.387 r  TEMPDECODER/i___212_carry_i_1/O
                         net (fo=1, routed)           0.000    17.387    TEMPDECODER/i___212_carry_i_1_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.788 r  TEMPDECODER/DATA_OUT1_inferred__0/i___212_carry/CO[3]
                         net (fo=1, routed)           0.009    17.797    TEMPDECODER/DATA_OUT1_inferred__0/i___212_carry_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.131 r  TEMPDECODER/DATA_OUT1_inferred__0/i___212_carry__0/O[1]
                         net (fo=3, routed)           1.215    19.346    TEMPDECODER/DATA_OUT1_inferred__0/i___212_carry__0_n_6
    SLICE_X2Y75          LUT3 (Prop_lut3_I2_O)        0.303    19.649 r  TEMPDECODER/i___283_carry__0_i_5/O
                         net (fo=1, routed)           0.000    19.649    TEMPDECODER/i___283_carry__0_i_5_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.182 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.182    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__0_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.299 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.299    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.416 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.416    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.533 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.533    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__3_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.650 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.650    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__4_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.904 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__5/CO[0]
                         net (fo=7, routed)           1.140    22.044    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__5_n_3
    SLICE_X9Y77          LUT2 (Prop_lut2_I0_O)        0.393    22.437 r  TEMPDECODER/CA2_i_39/O
                         net (fo=2, routed)           0.874    23.311    TEMPDECODER/CA2_i_39_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.326    23.637 r  TEMPDECODER/CA2_i_29/O
                         net (fo=1, routed)           0.867    24.504    TEMPDECODER/CA2_i_29_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I3_O)        0.124    24.628 r  TEMPDECODER/CA2_i_12/O
                         net (fo=1, routed)           0.420    25.048    SEVENSEGMENTDISPLAY/CG2_reg_0
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.124    25.172 r  SEVENSEGMENTDISPLAY/CA2_i_4/O
                         net (fo=7, routed)           0.449    25.621    ADT/CG2_reg[0]
    SLICE_X4Y79          LUT4 (Prop_lut4_I1_O)        0.119    25.740 r  ADT/CE2_i_1/O
                         net (fo=1, routed)           0.000    25.740    SEVENSEGMENTDISPLAY/BCD_lookup[0]_0[2]
    SLICE_X4Y79          FDPE                                         r  SEVENSEGMENTDISPLAY/CE2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            SEVENSEGMENTDISPLAY/CD2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.735ns  (logic 8.853ns (34.401%)  route 16.882ns (65.599%))
  Logic Levels:           30  (CARRY4=16 LDCE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[3]/G
    SLICE_X5Y126         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  ADT/DATA_OUT_reg[3]/Q
                         net (fo=40, routed)          3.825     4.384    ADT/dataByte_reg[7][3]
    SLICE_X2Y68          LUT1 (Prop_lut1_I0_O)        0.124     4.508 r  ADT/i__carry_i_1__1/O
                         net (fo=3, routed)           0.724     5.232    TEMPDECODER/p_0_out[0]
    SLICE_X6Y75          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     5.862 r  TEMPDECODER/_inferred__0/i__carry/O[1]
                         net (fo=19, routed)          1.383     7.245    ADT/DATA_OUT3[1]
    SLICE_X2Y69          LUT3 (Prop_lut3_I0_O)        0.306     7.551 r  ADT/DATA_OUT3__0_carry_i_8/O
                         net (fo=21, routed)          1.202     8.753    ADT/dataByte_reg[7]_1
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     8.877 r  ADT/DATA_OUT3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.877    TEMPDECODER/i___31_carry__0_i_7[3]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.278 r  TEMPDECODER/DATA_OUT3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.278    TEMPDECODER/DATA_OUT3__0_carry_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.500 r  TEMPDECODER/DATA_OUT3__0_carry__0/O[0]
                         net (fo=37, routed)          0.980    10.480    ADT/DATA_OUT1_inferred__0/i___55_carry__1_0[0]
    SLICE_X7Y72          LUT5 (Prop_lut5_I0_O)        0.299    10.779 r  ADT/i___31_carry__0_i_3/O
                         net (fo=2, routed)           0.648    11.428    TEMPDECODER/i___115_carry__0_i_6_0[0]
    SLICE_X3Y71          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.935 r  TEMPDECODER/DATA_OUT1_inferred__0/i___31_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.935    TEMPDECODER/DATA_OUT1_inferred__0/i___31_carry__0_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.049 r  TEMPDECODER/DATA_OUT1_inferred__0/i___31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.049    ADT/i___115_carry__4_i_10[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.320 r  ADT/i___115_carry__2_i_10/CO[0]
                         net (fo=72, routed)          1.498    13.817    ADT/DATA_OUT1_inferred__0/i___31_carry__1[0]
    SLICE_X6Y74          LUT3 (Prop_lut3_I0_O)        0.401    14.218 r  ADT/i___115_carry__4_i_11/O
                         net (fo=1, routed)           0.771    14.989    ADT/i___115_carry__4_i_11_n_0
    SLICE_X5Y74          LUT6 (Prop_lut6_I4_O)        0.348    15.337 r  ADT/i___115_carry__4_i_8/O
                         net (fo=1, routed)           0.000    15.337    TEMPDECODER/i___212_carry_i_3_1[0]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.869 r  TEMPDECODER/DATA_OUT1_inferred__0/i___115_carry__4/CO[3]
                         net (fo=1, routed)           0.009    15.878    TEMPDECODER/DATA_OUT1_inferred__0/i___115_carry__4_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.212 r  TEMPDECODER/DATA_OUT1_inferred__0/i___115_carry__5/O[1]
                         net (fo=3, routed)           0.872    17.084    TEMPDECODER/DATA_OUT1_inferred__0/i___115_carry__5_n_6
    SLICE_X3Y74          LUT2 (Prop_lut2_I0_O)        0.303    17.387 r  TEMPDECODER/i___212_carry_i_1/O
                         net (fo=1, routed)           0.000    17.387    TEMPDECODER/i___212_carry_i_1_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.788 r  TEMPDECODER/DATA_OUT1_inferred__0/i___212_carry/CO[3]
                         net (fo=1, routed)           0.009    17.797    TEMPDECODER/DATA_OUT1_inferred__0/i___212_carry_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.131 r  TEMPDECODER/DATA_OUT1_inferred__0/i___212_carry__0/O[1]
                         net (fo=3, routed)           1.215    19.346    TEMPDECODER/DATA_OUT1_inferred__0/i___212_carry__0_n_6
    SLICE_X2Y75          LUT3 (Prop_lut3_I2_O)        0.303    19.649 r  TEMPDECODER/i___283_carry__0_i_5/O
                         net (fo=1, routed)           0.000    19.649    TEMPDECODER/i___283_carry__0_i_5_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.182 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.182    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__0_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.299 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.299    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.416 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.416    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.533 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.533    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__3_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.650 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.650    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__4_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.904 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__5/CO[0]
                         net (fo=7, routed)           1.140    22.044    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__5_n_3
    SLICE_X9Y77          LUT2 (Prop_lut2_I0_O)        0.393    22.437 r  TEMPDECODER/CA2_i_39/O
                         net (fo=2, routed)           0.874    23.311    TEMPDECODER/CA2_i_39_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.326    23.637 r  TEMPDECODER/CA2_i_29/O
                         net (fo=1, routed)           0.867    24.504    TEMPDECODER/CA2_i_29_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I3_O)        0.124    24.628 r  TEMPDECODER/CA2_i_12/O
                         net (fo=1, routed)           0.420    25.048    SEVENSEGMENTDISPLAY/CG2_reg_0
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.124    25.172 r  SEVENSEGMENTDISPLAY/CA2_i_4/O
                         net (fo=7, routed)           0.445    25.617    ADT/CG2_reg[0]
    SLICE_X4Y79          LUT4 (Prop_lut4_I2_O)        0.118    25.735 r  ADT/CD2_i_1/O
                         net (fo=1, routed)           0.000    25.735    SEVENSEGMENTDISPLAY/BCD_lookup[0]_0[3]
    SLICE_X4Y79          FDPE                                         r  SEVENSEGMENTDISPLAY/CD2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            SEVENSEGMENTDISPLAY/CA2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.575ns  (logic 8.737ns (34.162%)  route 16.838ns (65.838%))
  Logic Levels:           29  (CARRY4=16 LDCE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[3]/G
    SLICE_X5Y126         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  ADT/DATA_OUT_reg[3]/Q
                         net (fo=40, routed)          3.825     4.384    ADT/dataByte_reg[7][3]
    SLICE_X2Y68          LUT1 (Prop_lut1_I0_O)        0.124     4.508 r  ADT/i__carry_i_1__1/O
                         net (fo=3, routed)           0.724     5.232    TEMPDECODER/p_0_out[0]
    SLICE_X6Y75          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     5.862 r  TEMPDECODER/_inferred__0/i__carry/O[1]
                         net (fo=19, routed)          1.383     7.245    ADT/DATA_OUT3[1]
    SLICE_X2Y69          LUT3 (Prop_lut3_I0_O)        0.306     7.551 r  ADT/DATA_OUT3__0_carry_i_8/O
                         net (fo=21, routed)          1.202     8.753    ADT/dataByte_reg[7]_1
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124     8.877 r  ADT/DATA_OUT3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.877    TEMPDECODER/i___31_carry__0_i_7[3]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.278 r  TEMPDECODER/DATA_OUT3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.278    TEMPDECODER/DATA_OUT3__0_carry_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.500 r  TEMPDECODER/DATA_OUT3__0_carry__0/O[0]
                         net (fo=37, routed)          0.980    10.480    ADT/DATA_OUT1_inferred__0/i___55_carry__1_0[0]
    SLICE_X7Y72          LUT5 (Prop_lut5_I0_O)        0.299    10.779 r  ADT/i___31_carry__0_i_3/O
                         net (fo=2, routed)           0.648    11.428    TEMPDECODER/i___115_carry__0_i_6_0[0]
    SLICE_X3Y71          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.935 r  TEMPDECODER/DATA_OUT1_inferred__0/i___31_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.935    TEMPDECODER/DATA_OUT1_inferred__0/i___31_carry__0_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.049 r  TEMPDECODER/DATA_OUT1_inferred__0/i___31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.049    ADT/i___115_carry__4_i_10[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.320 r  ADT/i___115_carry__2_i_10/CO[0]
                         net (fo=72, routed)          1.498    13.817    ADT/DATA_OUT1_inferred__0/i___31_carry__1[0]
    SLICE_X6Y74          LUT3 (Prop_lut3_I0_O)        0.401    14.218 r  ADT/i___115_carry__4_i_11/O
                         net (fo=1, routed)           0.771    14.989    ADT/i___115_carry__4_i_11_n_0
    SLICE_X5Y74          LUT6 (Prop_lut6_I4_O)        0.348    15.337 r  ADT/i___115_carry__4_i_8/O
                         net (fo=1, routed)           0.000    15.337    TEMPDECODER/i___212_carry_i_3_1[0]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.869 r  TEMPDECODER/DATA_OUT1_inferred__0/i___115_carry__4/CO[3]
                         net (fo=1, routed)           0.009    15.878    TEMPDECODER/DATA_OUT1_inferred__0/i___115_carry__4_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.212 r  TEMPDECODER/DATA_OUT1_inferred__0/i___115_carry__5/O[1]
                         net (fo=3, routed)           0.872    17.084    TEMPDECODER/DATA_OUT1_inferred__0/i___115_carry__5_n_6
    SLICE_X3Y74          LUT2 (Prop_lut2_I0_O)        0.303    17.387 r  TEMPDECODER/i___212_carry_i_1/O
                         net (fo=1, routed)           0.000    17.387    TEMPDECODER/i___212_carry_i_1_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.788 r  TEMPDECODER/DATA_OUT1_inferred__0/i___212_carry/CO[3]
                         net (fo=1, routed)           0.009    17.797    TEMPDECODER/DATA_OUT1_inferred__0/i___212_carry_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.131 r  TEMPDECODER/DATA_OUT1_inferred__0/i___212_carry__0/O[1]
                         net (fo=3, routed)           1.215    19.346    TEMPDECODER/DATA_OUT1_inferred__0/i___212_carry__0_n_6
    SLICE_X2Y75          LUT3 (Prop_lut3_I2_O)        0.303    19.649 r  TEMPDECODER/i___283_carry__0_i_5/O
                         net (fo=1, routed)           0.000    19.649    TEMPDECODER/i___283_carry__0_i_5_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.182 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.182    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__0_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.299 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.299    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.416 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.416    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.533 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.533    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__3_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.650 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.650    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__4_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.904 r  TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__5/CO[0]
                         net (fo=7, routed)           1.367    22.271    TEMPDECODER/DATA_OUT1_inferred__0/i___283_carry__5_n_3
    SLICE_X8Y77          LUT5 (Prop_lut5_I2_O)        0.393    22.664 r  TEMPDECODER/CA2_i_19/O
                         net (fo=1, routed)           0.659    23.323    TEMPDECODER/CA2_i_19_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.328    23.651 r  TEMPDECODER/CA2_i_6/O
                         net (fo=1, routed)           0.861    24.512    ADT/CA2_reg_1
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    24.636 r  ADT/CA2_i_2/O
                         net (fo=7, routed)           0.815    25.451    ADT/sel0[2]
    SLICE_X4Y78          LUT4 (Prop_lut4_I0_O)        0.124    25.575 r  ADT/CA2_i_1/O
                         net (fo=1, routed)           0.000    25.575    SEVENSEGMENTDISPLAY/BCD_lookup[0]_0[6]
    SLICE_X4Y78          FDPE                                         r  SEVENSEGMENTDISPLAY/CA2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.502ns  (logic 4.194ns (44.139%)  route 5.308ns (55.861%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[15]/G
    SLICE_X6Y126         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ADT/DATA_OUT_reg[15]/Q
                         net (fo=60, routed)          5.308     5.933    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569     9.502 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.502    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.809ns  (logic 4.129ns (46.874%)  route 4.680ns (53.126%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[14]/G
    SLICE_X7Y126         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ADT/DATA_OUT_reg[14]/Q
                         net (fo=4, routed)           4.680     5.239    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570     8.809 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.809    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.754ns  (logic 4.177ns (47.714%)  route 4.577ns (52.286%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[5]/G
    SLICE_X6Y125         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ADT/DATA_OUT_reg[5]/Q
                         net (fo=21, routed)          4.577     5.202    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     8.754 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.754    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.209ns (49.686%)  route 0.212ns (50.314%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE                         0.000     0.000 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[0]/C
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[0]/Q
                         net (fo=15, routed)          0.212     0.376    SEVENSEGMENTDISPLAY/Q[0]
    SLICE_X6Y79          LUT1 (Prop_lut1_I0_O)        0.045     0.421 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000     0.421    SEVENSEGMENTDISPLAY/digit_select__0[0]
    SLICE_X6Y79          FDCE                                         r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEVENSEGMENTDISPLAY/CA2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.231ns (45.270%)  route 0.279ns (54.730%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE                         0.000     0.000 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/C
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/Q
                         net (fo=14, routed)          0.209     0.350    SEVENSEGMENTDISPLAY/Q[1]
    SLICE_X4Y78          LUT5 (Prop_lut5_I2_O)        0.045     0.395 r  SEVENSEGMENTDISPLAY/CA2_i_4/O
                         net (fo=7, routed)           0.070     0.465    ADT/CG2_reg[0]
    SLICE_X4Y78          LUT4 (Prop_lut4_I2_O)        0.045     0.510 r  ADT/CA2_i_1/O
                         net (fo=1, routed)           0.000     0.510    SEVENSEGMENTDISPLAY/BCD_lookup[0]_0[6]
    SLICE_X4Y78          FDPE                                         r  SEVENSEGMENTDISPLAY/CA2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.184ns (35.428%)  route 0.335ns (64.572%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE                         0.000     0.000 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/C
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/Q
                         net (fo=14, routed)          0.209     0.350    SEVENSEGMENTDISPLAY/Q[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.043     0.393 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select[1]_i_1/O
                         net (fo=1, routed)           0.126     0.519    SEVENSEGMENTDISPLAY/digit_select__0[1]
    SLICE_X4Y78          FDCE                                         r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEVENSEGMENTDISPLAY/AN2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.183ns (35.188%)  route 0.337ns (64.812%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE                         0.000     0.000 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/C
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/Q
                         net (fo=14, routed)          0.337     0.478    SEVENSEGMENTDISPLAY/Q[1]
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.042     0.520 r  SEVENSEGMENTDISPLAY/AN2[3]_i_1/O
                         net (fo=1, routed)           0.000     0.520    SEVENSEGMENTDISPLAY/AN2[3]
    SLICE_X4Y79          FDPE                                         r  SEVENSEGMENTDISPLAY/AN2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEVENSEGMENTDISPLAY/AN2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.186ns (35.559%)  route 0.337ns (64.441%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE                         0.000     0.000 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/C
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/Q
                         net (fo=14, routed)          0.337     0.478    SEVENSEGMENTDISPLAY/Q[1]
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.045     0.523 r  SEVENSEGMENTDISPLAY/AN2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.523    SEVENSEGMENTDISPLAY/AN2[0]
    SLICE_X4Y79          FDPE                                         r  SEVENSEGMENTDISPLAY/AN2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEVENSEGMENTDISPLAY/CB2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.620ns  (logic 0.231ns (37.263%)  route 0.389ns (62.737%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE                         0.000     0.000 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/C
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/Q
                         net (fo=14, routed)          0.209     0.350    SEVENSEGMENTDISPLAY/Q[1]
    SLICE_X4Y78          LUT5 (Prop_lut5_I2_O)        0.045     0.395 r  SEVENSEGMENTDISPLAY/CA2_i_4/O
                         net (fo=7, routed)           0.180     0.575    ADT/CG2_reg[0]
    SLICE_X4Y79          LUT4 (Prop_lut4_I1_O)        0.045     0.620 r  ADT/CB2_i_1/O
                         net (fo=1, routed)           0.000     0.620    SEVENSEGMENTDISPLAY/BCD_lookup[0]_0[5]
    SLICE_X4Y79          FDPE                                         r  SEVENSEGMENTDISPLAY/CB2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEVENSEGMENTDISPLAY/CC2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.621ns  (logic 0.231ns (37.203%)  route 0.390ns (62.797%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE                         0.000     0.000 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/C
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/Q
                         net (fo=14, routed)          0.209     0.350    SEVENSEGMENTDISPLAY/Q[1]
    SLICE_X4Y78          LUT5 (Prop_lut5_I2_O)        0.045     0.395 r  SEVENSEGMENTDISPLAY/CA2_i_4/O
                         net (fo=7, routed)           0.181     0.576    ADT/CG2_reg[0]
    SLICE_X4Y79          LUT4 (Prop_lut4_I1_O)        0.045     0.621 r  ADT/CC2_i_1/O
                         net (fo=1, routed)           0.000     0.621    SEVENSEGMENTDISPLAY/BCD_lookup[0]_0[4]
    SLICE_X4Y79          FDPE                                         r  SEVENSEGMENTDISPLAY/CC2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEVENSEGMENTDISPLAY/CD2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.623ns  (logic 0.234ns (37.565%)  route 0.389ns (62.435%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE                         0.000     0.000 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/C
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/Q
                         net (fo=14, routed)          0.209     0.350    SEVENSEGMENTDISPLAY/Q[1]
    SLICE_X4Y78          LUT5 (Prop_lut5_I2_O)        0.045     0.395 r  SEVENSEGMENTDISPLAY/CA2_i_4/O
                         net (fo=7, routed)           0.180     0.575    ADT/CG2_reg[0]
    SLICE_X4Y79          LUT4 (Prop_lut4_I2_O)        0.048     0.623 r  ADT/CD2_i_1/O
                         net (fo=1, routed)           0.000     0.623    SEVENSEGMENTDISPLAY/BCD_lookup[0]_0[3]
    SLICE_X4Y79          FDPE                                         r  SEVENSEGMENTDISPLAY/CD2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEVENSEGMENTDISPLAY/CE2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.625ns  (logic 0.235ns (37.605%)  route 0.390ns (62.395%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE                         0.000     0.000 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/C
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/Q
                         net (fo=14, routed)          0.209     0.350    SEVENSEGMENTDISPLAY/Q[1]
    SLICE_X4Y78          LUT5 (Prop_lut5_I2_O)        0.045     0.395 r  SEVENSEGMENTDISPLAY/CA2_i_4/O
                         net (fo=7, routed)           0.181     0.576    ADT/CG2_reg[0]
    SLICE_X4Y79          LUT4 (Prop_lut4_I1_O)        0.049     0.625 r  ADT/CE2_i_1/O
                         net (fo=1, routed)           0.000     0.625    SEVENSEGMENTDISPLAY/BCD_lookup[0]_0[2]
    SLICE_X4Y79          FDPE                                         r  SEVENSEGMENTDISPLAY/CE2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEVENSEGMENTDISPLAY/AN2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.186ns (27.004%)  route 0.503ns (72.996%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE                         0.000     0.000 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/C
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/Q
                         net (fo=14, routed)          0.220     0.361    SEVENSEGMENTDISPLAY/Q[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.045     0.406 r  SEVENSEGMENTDISPLAY/AN2[1]_i_1/O
                         net (fo=1, routed)           0.283     0.689    SEVENSEGMENTDISPLAY/AN2[1]
    SLICE_X2Y78          FDPE                                         r  SEVENSEGMENTDISPLAY/AN2_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED17_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.154ns  (logic 4.042ns (65.682%)  route 2.112ns (34.318%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           2.112     7.955    LED17_R_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.524    11.479 r  LED17_R_OBUF_inst/O
                         net (fo=0)                   0.000    11.479    LED17_R
    N16                                                               r  LED17_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD2_SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.922ns  (logic 3.998ns (67.514%)  route 1.924ns (32.486%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.696     5.298    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y129         FDRE                                         r  TWICtl/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.456     5.754 f  TWICtl/rSda_reg/Q
                         net (fo=5, routed)           1.924     7.678    AD2_SDA_IOBUF_inst/T
    H14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.542    11.220 r  AD2_SDA_IOBUF_inst/OBUFT/O
                         net (fo=2, unset)            0.000    11.220    AD2_SDA
    H14                                                               r  AD2_SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_DIV_2/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.842ns  (logic 3.977ns (68.073%)  route 1.865ns (31.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.712     5.315    CLK_DIV_2/SYS_CLK_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  CLK_DIV_2/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  CLK_DIV_2/sclki_reg/Q
                         net (fo=16, routed)          1.865     7.636    LED16_G_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.521    11.157 r  LED16_G_OBUF_inst/O
                         net (fo=0)                   0.000    11.157    LED16_G
    M16                                                               r  LED16_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/rScl_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD2_SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.696ns  (logic 3.986ns (69.982%)  route 1.710ns (30.018%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.695     5.297    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y128         FDRE                                         r  TWICtl/rScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.456     5.753 f  TWICtl/rScl_reg/Q
                         net (fo=3, routed)           1.710     7.463    AD2_SCL_IOBUF_inst/T
    G16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.530    10.993 r  AD2_SCL_IOBUF_inst/OBUFT/O
                         net (fo=2, unset)            0.000    10.993    AD2_SCL
    G16                                                               r  AD2_SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.154ns  (logic 1.492ns (28.946%)  route 3.662ns (71.054%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.690     5.292    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y126         FDCE                                         r  ADT/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.456     5.748 f  ADT/counter_reg[18]/Q
                         net (fo=11, routed)          1.153     6.902    ADT/counter_reg[18]
    SLICE_X7Y124         LUT2 (Prop_lut2_I0_O)        0.124     7.026 r  ADT/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.026    ADT/i__carry__1_i_7_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.576 r  ADT/reset_counter0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.585    ADT/reset_counter0_inferred__1/i__carry__1_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.699 r  ADT/reset_counter0_inferred__1/i__carry__2/CO[3]
                         net (fo=3, routed)           1.637     9.336    ADT/reset_counter0_inferred__1/i__carry__2_n_0
    SLICE_X8Y129         LUT2 (Prop_lut2_I1_O)        0.124     9.460 r  ADT/FSM_onehot_next_state_reg[3]_i_2/O
                         net (fo=1, routed)           0.286     9.746    ADT/FSM_onehot_next_state_reg[3]_i_2_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I5_O)        0.124     9.870 r  ADT/FSM_onehot_next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.577    10.447    ADT/FSM_onehot_next_state_reg[3]_i_1_n_0
    SLICE_X7Y129         LDCE                                         r  ADT/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.760ns  (logic 1.622ns (34.079%)  route 3.138ns (65.921%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.691     5.293    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y122         FDCE                                         r  ADT/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDCE (Prop_fdce_C_Q)         0.456     5.749 r  ADT/counter_reg[3]/Q
                         net (fo=10, routed)          1.381     7.131    ADT/counter_reg[3]
    SLICE_X7Y126         LUT2 (Prop_lut2_I1_O)        0.124     7.255 r  ADT/FSM_onehot_next_state_reg[6]_i_32/O
                         net (fo=1, routed)           0.000     7.255    ADT/FSM_onehot_next_state_reg[6]_i_32_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.805 r  ADT/FSM_onehot_next_state_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.805    ADT/FSM_onehot_next_state_reg[6]_i_21_n_0
    SLICE_X7Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.919 r  ADT/FSM_onehot_next_state_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.919    ADT/FSM_onehot_next_state_reg[6]_i_12_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.033 r  ADT/FSM_onehot_next_state_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.033    ADT/FSM_onehot_next_state_reg[6]_i_3_n_0
    SLICE_X7Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.147 f  ADT/FSM_onehot_next_state_reg[6]_i_2/CO[3]
                         net (fo=3, routed)           1.138     9.284    ADT/FSM_onehot_next_state_reg[6]_i_2_n_0
    SLICE_X6Y129         LUT5 (Prop_lut5_I3_O)        0.150     9.434 r  ADT/FSM_onehot_next_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.618    10.053    ADT/FSM_onehot_next_state_reg[5]_i_1_n_0
    SLICE_X7Y129         LDCE                                         r  ADT/FSM_onehot_next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.708ns  (logic 1.588ns (33.731%)  route 3.120ns (66.269%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.691     5.293    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y122         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDCE (Prop_fdce_C_Q)         0.456     5.749 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          1.358     7.107    ADT/counter_reg[2]
    SLICE_X8Y124         LUT2 (Prop_lut2_I0_O)        0.124     7.231 r  ADT/FSM_onehot_next_state_reg[4]_i_35/O
                         net (fo=1, routed)           0.000     7.231    ADT/FSM_onehot_next_state_reg[4]_i_35_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.764 r  ADT/FSM_onehot_next_state_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.009     7.773    ADT/FSM_onehot_next_state_reg[4]_i_21_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.890 r  ADT/FSM_onehot_next_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.890    ADT/FSM_onehot_next_state_reg[4]_i_12_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.007 r  ADT/FSM_onehot_next_state_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.007    ADT/FSM_onehot_next_state_reg[4]_i_3_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.124 r  ADT/FSM_onehot_next_state_reg[4]_i_2/CO[3]
                         net (fo=3, routed)           1.131     9.255    ADT/FSM_onehot_next_state_reg[4]_i_2_n_0
    SLICE_X9Y129         LUT5 (Prop_lut5_I0_O)        0.124     9.379 r  ADT/FSM_onehot_next_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.622    10.001    ADT/FSM_onehot_next_state_reg[4]_i_1_n_0
    SLICE_X9Y129         LDCE                                         r  ADT/FSM_onehot_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.636ns  (logic 1.596ns (34.429%)  route 3.040ns (65.571%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.691     5.293    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y122         FDCE                                         r  ADT/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDCE (Prop_fdce_C_Q)         0.456     5.749 r  ADT/counter_reg[3]/Q
                         net (fo=10, routed)          1.381     7.131    ADT/counter_reg[3]
    SLICE_X7Y126         LUT2 (Prop_lut2_I1_O)        0.124     7.255 r  ADT/FSM_onehot_next_state_reg[6]_i_32/O
                         net (fo=1, routed)           0.000     7.255    ADT/FSM_onehot_next_state_reg[6]_i_32_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.805 r  ADT/FSM_onehot_next_state_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.805    ADT/FSM_onehot_next_state_reg[6]_i_21_n_0
    SLICE_X7Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.919 r  ADT/FSM_onehot_next_state_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.919    ADT/FSM_onehot_next_state_reg[6]_i_12_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.033 r  ADT/FSM_onehot_next_state_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.033    ADT/FSM_onehot_next_state_reg[6]_i_3_n_0
    SLICE_X7Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.147 r  ADT/FSM_onehot_next_state_reg[6]_i_2/CO[3]
                         net (fo=3, routed)           1.138     9.284    ADT/FSM_onehot_next_state_reg[6]_i_2_n_0
    SLICE_X6Y129         LUT2 (Prop_lut2_I1_O)        0.124     9.408 r  ADT/FSM_onehot_next_state_reg[6]_i_1/O
                         net (fo=1, routed)           0.521     9.929    ADT/FSM_onehot_next_state_reg[6]_i_1_n_0
    SLICE_X7Y129         LDCE                                         r  ADT/FSM_onehot_next_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.412ns  (logic 1.588ns (35.989%)  route 2.824ns (64.011%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.691     5.293    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y122         FDCE                                         r  ADT/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDCE (Prop_fdce_C_Q)         0.456     5.749 r  ADT/counter_reg[3]/Q
                         net (fo=10, routed)          0.851     6.600    ADT/counter_reg[3]
    SLICE_X6Y124         LUT2 (Prop_lut2_I0_O)        0.124     6.724 r  ADT/reset_counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.724    ADT/reset_counter0_carry_i_7_n_0
    SLICE_X6Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.257 r  ADT/reset_counter0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.266    ADT/reset_counter0_carry_n_0
    SLICE_X6Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.383 r  ADT/reset_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.383    ADT/reset_counter0_carry__0_n_0
    SLICE_X6Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.500 r  ADT/reset_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.500    ADT/reset_counter0_carry__1_n_0
    SLICE_X6Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.617 r  ADT/reset_counter0_carry__2/CO[3]
                         net (fo=3, routed)           1.352     8.970    ADT/reset_counter0_carry__2_n_0
    SLICE_X9Y129         LUT4 (Prop_lut4_I0_O)        0.124     9.094 r  ADT/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.612     9.706    ADT/FSM_onehot_next_state_reg[1]_i_1_n_0
    SLICE_X9Y129         LDCE                                         r  ADT/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.384ns  (logic 1.392ns (31.749%)  route 2.992ns (68.251%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.690     5.292    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y126         FDCE                                         r  ADT/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.456     5.748 f  ADT/counter_reg[18]/Q
                         net (fo=11, routed)          1.153     6.902    ADT/counter_reg[18]
    SLICE_X7Y124         LUT2 (Prop_lut2_I0_O)        0.124     7.026 r  ADT/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.026    ADT/i__carry__1_i_7_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.576 r  ADT/reset_counter0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.585    ADT/reset_counter0_inferred__1/i__carry__1_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.699 f  ADT/reset_counter0_inferred__1/i__carry__2/CO[3]
                         net (fo=3, routed)           1.637     9.336    ADT/reset_counter0_inferred__1/i__carry__2_n_0
    SLICE_X8Y129         LUT4 (Prop_lut4_I2_O)        0.148     9.484 r  ADT/FSM_onehot_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.193     9.677    ADT/FSM_onehot_next_state_reg[2]_i_1_n_0
    SLICE_X9Y129         LDCE                                         r  ADT/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADT/FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     1.479    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y129         FDPE                                         r  ADT/FSM_onehot_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDPE (Prop_fdpe_C_Q)         0.164     1.643 r  ADT/FSM_onehot_present_state_reg[0]/Q
                         net (fo=4, routed)           0.094     1.738    ADT/FSM_onehot_present_state_reg_n_0_[0]
    SLICE_X9Y129         LUT2 (Prop_lut2_I0_O)        0.048     1.786 r  ADT/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.786    ADT/FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X9Y129         LDCE                                         r  ADT/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.060%)  route 0.179ns (55.940%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.587     1.506    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  TWICtl/dataByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  TWICtl/dataByte_reg[2]/Q
                         net (fo=3, routed)           0.179     1.826    ADT/LED[15][2]
    SLICE_X5Y126         LDCE                                         r  ADT/DATA_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.615%)  route 0.182ns (56.385%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.587     1.506    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  TWICtl/dataByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  TWICtl/dataByte_reg[2]/Q
                         net (fo=3, routed)           0.182     1.830    ADT/LED[15][2]
    SLICE_X6Y126         LDCE                                         r  ADT/DATA_OUT_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.141ns (43.006%)  route 0.187ns (56.994%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.587     1.506    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  TWICtl/dataByte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  TWICtl/dataByte_reg[1]/Q
                         net (fo=3, routed)           0.187     1.834    ADT/LED[15][1]
    SLICE_X5Y126         LDCE                                         r  ADT/DATA_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.059%)  route 0.194ns (57.941%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.587     1.506    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  TWICtl/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  TWICtl/dataByte_reg[0]/Q
                         net (fo=5, routed)           0.194     1.842    ADT/LED[15][0]
    SLICE_X6Y126         LDCE                                         r  ADT/DATA_OUT_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.141ns (40.723%)  route 0.205ns (59.277%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.587     1.506    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  TWICtl/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  TWICtl/dataByte_reg[0]/Q
                         net (fo=5, routed)           0.205     1.853    ADT/LED[15][0]
    SLICE_X5Y126         LDCE                                         r  ADT/DATA_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.164ns (46.742%)  route 0.187ns (53.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.587     1.506    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X6Y128         FDRE                                         r  TWICtl/dataByte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y128         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  TWICtl/dataByte_reg[3]/Q
                         net (fo=3, routed)           0.187     1.857    ADT/LED[15][3]
    SLICE_X6Y126         LDCE                                         r  ADT/DATA_OUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.164ns (45.788%)  route 0.194ns (54.212%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.587     1.506    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X6Y128         FDRE                                         r  TWICtl/dataByte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y128         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  TWICtl/dataByte_reg[7]/Q
                         net (fo=3, routed)           0.194     1.865    ADT/LED[15][7]
    SLICE_X6Y125         LDCE                                         r  ADT/DATA_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.164ns (45.337%)  route 0.198ns (54.663%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.587     1.506    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X6Y128         FDRE                                         r  TWICtl/dataByte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y128         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  TWICtl/dataByte_reg[4]/Q
                         net (fo=3, routed)           0.198     1.868    ADT/LED[15][4]
    SLICE_X7Y126         LDCE                                         r  ADT/DATA_OUT_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.164ns (40.630%)  route 0.240ns (59.370%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.587     1.506    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X6Y128         FDRE                                         r  TWICtl/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y128         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  TWICtl/dataByte_reg[6]/Q
                         net (fo=3, routed)           0.240     1.910    ADT/LED[15][6]
    SLICE_X7Y126         LDCE                                         r  ADT/DATA_OUT_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/FSM_onehot_present_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.446ns  (logic 1.631ns (25.304%)  route 4.815ns (74.696%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           2.346     3.853    CLK_DIV_1/CPU_RESETN_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.124     3.977 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          2.468     6.446    ADT/AS[0]
    SLICE_X8Y129         FDPE                                         f  ADT/FSM_onehot_present_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.497     4.919    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y129         FDPE                                         r  ADT/FSM_onehot_present_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/FSM_onehot_present_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.446ns  (logic 1.631ns (25.304%)  route 4.815ns (74.696%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           2.346     3.853    CLK_DIV_1/CPU_RESETN_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.124     3.977 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          2.468     6.446    ADT/AS[0]
    SLICE_X8Y129         FDCE                                         f  ADT/FSM_onehot_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.497     4.919    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y129         FDCE                                         r  ADT/FSM_onehot_present_state_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/FSM_onehot_present_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.446ns  (logic 1.631ns (25.304%)  route 4.815ns (74.696%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           2.346     3.853    CLK_DIV_1/CPU_RESETN_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.124     3.977 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          2.468     6.446    ADT/AS[0]
    SLICE_X8Y129         FDCE                                         f  ADT/FSM_onehot_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.497     4.919    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y129         FDCE                                         r  ADT/FSM_onehot_present_state_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/FSM_onehot_present_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.446ns  (logic 1.631ns (25.304%)  route 4.815ns (74.696%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           2.346     3.853    CLK_DIV_1/CPU_RESETN_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.124     3.977 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          2.468     6.446    ADT/AS[0]
    SLICE_X8Y129         FDCE                                         f  ADT/FSM_onehot_present_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.497     4.919    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y129         FDCE                                         r  ADT/FSM_onehot_present_state_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/FSM_onehot_present_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.237ns  (logic 1.631ns (26.151%)  route 4.606ns (73.849%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           2.346     3.853    CLK_DIV_1/CPU_RESETN_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.124     3.977 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          2.260     6.237    ADT/AS[0]
    SLICE_X6Y129         FDCE                                         f  ADT/FSM_onehot_present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.576     4.998    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y129         FDCE                                         r  ADT/FSM_onehot_present_state_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/FSM_onehot_present_state_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.237ns  (logic 1.631ns (26.151%)  route 4.606ns (73.849%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           2.346     3.853    CLK_DIV_1/CPU_RESETN_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.124     3.977 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          2.260     6.237    ADT/AS[0]
    SLICE_X6Y129         FDCE                                         f  ADT/FSM_onehot_present_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.576     4.998    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y129         FDCE                                         r  ADT/FSM_onehot_present_state_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/FSM_onehot_present_state_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.237ns  (logic 1.631ns (26.151%)  route 4.606ns (73.849%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           2.346     3.853    CLK_DIV_1/CPU_RESETN_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.124     3.977 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          2.260     6.237    ADT/AS[0]
    SLICE_X6Y129         FDCE                                         f  ADT/FSM_onehot_present_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.576     4.998    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y129         FDCE                                         r  ADT/FSM_onehot_present_state_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/FSM_onehot_present_state_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.237ns  (logic 1.631ns (26.151%)  route 4.606ns (73.849%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           2.346     3.853    CLK_DIV_1/CPU_RESETN_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.124     3.977 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          2.260     6.237    ADT/AS[0]
    SLICE_X6Y129         FDCE                                         f  ADT/FSM_onehot_present_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.576     4.998    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y129         FDCE                                         r  ADT/FSM_onehot_present_state_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.221ns  (logic 1.631ns (26.218%)  route 4.590ns (73.782%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           2.346     3.853    CLK_DIV_1/CPU_RESETN_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.124     3.977 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          2.244     6.221    ADT/AS[0]
    SLICE_X4Y129         FDCE                                         f  ADT/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.576     4.998    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y129         FDCE                                         r  ADT/counter_reg[28]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.221ns  (logic 1.631ns (26.218%)  route 4.590ns (73.782%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           2.346     3.853    CLK_DIV_1/CPU_RESETN_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.124     3.977 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          2.244     6.221    ADT/AS[0]
    SLICE_X4Y129         FDCE                                         f  ADT/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.576     4.998    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y129         FDCE                                         r  ADT/counter_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y128         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[8]/G
    SLICE_X7Y128         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/FSM_onehot_next_state_reg[8]/Q
                         net (fo=1, routed)           0.110     0.268    ADT/FSM_onehot_next_state_reg_n_0_[8]
    SLICE_X6Y127         FDCE                                         r  ADT/FSM_onehot_present_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.854     2.020    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y127         FDCE                                         r  ADT/FSM_onehot_present_state_reg[8]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.629%)  route 0.116ns (42.371%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y129         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[0]/G
    SLICE_X9Y129         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.116     0.274    ADT/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X8Y129         FDPE                                         r  ADT/FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.829     1.994    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y129         FDPE                                         r  ADT/FSM_onehot_present_state_reg[0]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.158ns (47.244%)  route 0.176ns (52.756%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[5]/G
    SLICE_X7Y129         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/FSM_onehot_next_state_reg[5]/Q
                         net (fo=1, routed)           0.176     0.334    ADT/FSM_onehot_next_state_reg_n_0_[5]
    SLICE_X6Y129         FDCE                                         r  ADT/FSM_onehot_present_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.856     2.022    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y129         FDCE                                         r  ADT/FSM_onehot_present_state_reg[5]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.158ns (41.144%)  route 0.226ns (58.856%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y129         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[1]/G
    SLICE_X9Y129         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.226     0.384    ADT/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X8Y129         FDCE                                         r  ADT/FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.829     1.994    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y129         FDCE                                         r  ADT/FSM_onehot_present_state_reg[1]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.158ns (41.144%)  route 0.226ns (58.856%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[3]/G
    SLICE_X7Y129         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.226     0.384    ADT/FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X6Y129         FDCE                                         r  ADT/FSM_onehot_present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.856     2.022    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y129         FDCE                                         r  ADT/FSM_onehot_present_state_reg[3]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.158ns (41.037%)  route 0.227ns (58.963%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y129         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[4]/G
    SLICE_X9Y129         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.227     0.385    ADT/FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X8Y129         FDCE                                         r  ADT/FSM_onehot_present_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.829     1.994    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y129         FDCE                                         r  ADT/FSM_onehot_present_state_reg[4]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.158ns (41.037%)  route 0.227ns (58.963%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[7]/G
    SLICE_X7Y129         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/FSM_onehot_next_state_reg[7]/Q
                         net (fo=1, routed)           0.227     0.385    ADT/FSM_onehot_next_state_reg_n_0_[7]
    SLICE_X6Y129         FDCE                                         r  ADT/FSM_onehot_present_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.856     2.022    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y129         FDCE                                         r  ADT/FSM_onehot_present_state_reg[7]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.158ns (40.675%)  route 0.230ns (59.325%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y129         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[2]/G
    SLICE_X9Y129         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.230     0.388    ADT/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X8Y129         FDCE                                         r  ADT/FSM_onehot_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.829     1.994    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y129         FDCE                                         r  ADT/FSM_onehot_present_state_reg[2]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.158ns (28.791%)  route 0.391ns (71.209%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[6]/G
    SLICE_X7Y129         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/FSM_onehot_next_state_reg[6]/Q
                         net (fo=1, routed)           0.391     0.549    ADT/FSM_onehot_next_state_reg_n_0_[6]
    SLICE_X6Y129         FDCE                                         r  ADT/FSM_onehot_present_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.856     2.022    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y129         FDCE                                         r  ADT/FSM_onehot_present_state_reg[6]/C

Slack:                    inf
  Source:                 PULLUP_SDA/O
                            (internal pin)
  Destination:            TWICtl/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.228ns (35.820%)  route 0.409ns (64.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                  PULLUP                       0.000     0.000 r  PULLUP_SDA/O
                         net (fo=2, unset)            0.000     0.000    AD2_SCL_IOBUF_inst/IO
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  AD2_SCL_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.409     0.637    TWICtl/AD2_SCL_IBUF
    SLICE_X0Y126         FDRE                                         r  TWICtl/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.855     2.021    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  TWICtl/dScl_reg/C





