<stg><name>myproject</name>


<trans_list>

<trans id="116" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1024" op_0_bw="1024" op_1_bw="1824">
<![CDATA[
entry:10 %call_ret1 = call i1024 @dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2>, i1824 %inputs

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="1024">
<![CDATA[
entry:11 %layer2_out = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="1024">
<![CDATA[
entry:12 %layer2_out_1 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="1024">
<![CDATA[
entry:13 %layer2_out_2 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="1024">
<![CDATA[
entry:14 %layer2_out_3 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="1024">
<![CDATA[
entry:15 %layer2_out_4 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_4"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="1024">
<![CDATA[
entry:16 %layer2_out_5 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_5"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="1024">
<![CDATA[
entry:17 %layer2_out_6 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_6"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="1024">
<![CDATA[
entry:18 %layer2_out_7 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_7"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="1024">
<![CDATA[
entry:19 %layer2_out_8 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_8"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="1024">
<![CDATA[
entry:20 %layer2_out_9 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_9"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="1024">
<![CDATA[
entry:21 %layer2_out_10 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_10"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="1024">
<![CDATA[
entry:22 %layer2_out_11 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_11"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="1024">
<![CDATA[
entry:23 %layer2_out_12 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_12"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="1024">
<![CDATA[
entry:24 %layer2_out_13 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_13"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="1024">
<![CDATA[
entry:25 %layer2_out_14 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_14"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="1024">
<![CDATA[
entry:26 %layer2_out_15 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_15"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="1024">
<![CDATA[
entry:27 %layer2_out_16 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_16"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="1024">
<![CDATA[
entry:28 %layer2_out_17 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_17"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="1024">
<![CDATA[
entry:29 %layer2_out_18 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_18"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="1024">
<![CDATA[
entry:30 %layer2_out_19 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_19"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="1024">
<![CDATA[
entry:31 %layer2_out_20 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_20"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="1024">
<![CDATA[
entry:32 %layer2_out_21 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_21"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="1024">
<![CDATA[
entry:33 %layer2_out_22 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_22"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="1024">
<![CDATA[
entry:34 %layer2_out_23 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_23"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="1024">
<![CDATA[
entry:35 %layer2_out_24 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_24"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="1024">
<![CDATA[
entry:36 %layer2_out_25 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_25"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="1024">
<![CDATA[
entry:37 %layer2_out_26 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_26"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="1024">
<![CDATA[
entry:38 %layer2_out_27 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_27"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="1024">
<![CDATA[
entry:39 %layer2_out_28 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_28"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="1024">
<![CDATA[
entry:40 %layer2_out_29 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_29"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="1024">
<![CDATA[
entry:41 %layer2_out_30 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_30"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="1024">
<![CDATA[
entry:42 %layer2_out_31 = extractvalue i1024 %call_ret1

]]></Node>
<StgValue><ssdm name="layer2_out_31"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="992" op_0_bw="992" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32">
<![CDATA[
entry:43 %call_ret2 = call i992 @relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>, i32 %layer2_out, i32 %layer2_out_1, i32 %layer2_out_2, i32 %layer2_out_3, i32 %layer2_out_4, i32 %layer2_out_5, i32 %layer2_out_6, i32 %layer2_out_7, i32 %layer2_out_8, i32 %layer2_out_9, i32 %layer2_out_10, i32 %layer2_out_11, i32 %layer2_out_12, i32 %layer2_out_13, i32 %layer2_out_14, i32 %layer2_out_15, i32 %layer2_out_16, i32 %layer2_out_17, i32 %layer2_out_18, i32 %layer2_out_19, i32 %layer2_out_20, i32 %layer2_out_21, i32 %layer2_out_22, i32 %layer2_out_23, i32 %layer2_out_24, i32 %layer2_out_25, i32 %layer2_out_26, i32 %layer2_out_27, i32 %layer2_out_28, i32 %layer2_out_29, i32 %layer2_out_30, i32 %layer2_out_31

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="31" op_0_bw="992">
<![CDATA[
entry:44 %layer4_out = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="31" op_0_bw="992">
<![CDATA[
entry:45 %layer4_out_1 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="31" op_0_bw="992">
<![CDATA[
entry:46 %layer4_out_2 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="31" op_0_bw="992">
<![CDATA[
entry:47 %layer4_out_3 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="31" op_0_bw="992">
<![CDATA[
entry:48 %layer4_out_4 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_4"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="992">
<![CDATA[
entry:49 %layer4_out_5 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_5"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="31" op_0_bw="992">
<![CDATA[
entry:50 %layer4_out_6 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_6"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="31" op_0_bw="992">
<![CDATA[
entry:51 %layer4_out_7 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_7"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="31" op_0_bw="992">
<![CDATA[
entry:52 %layer4_out_8 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_8"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="31" op_0_bw="992">
<![CDATA[
entry:53 %layer4_out_9 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_9"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="31" op_0_bw="992">
<![CDATA[
entry:54 %layer4_out_10 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_10"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="31" op_0_bw="992">
<![CDATA[
entry:55 %layer4_out_11 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_11"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="31" op_0_bw="992">
<![CDATA[
entry:56 %layer4_out_12 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_12"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="31" op_0_bw="992">
<![CDATA[
entry:57 %layer4_out_13 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_13"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="31" op_0_bw="992">
<![CDATA[
entry:58 %layer4_out_14 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_14"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="31" op_0_bw="992">
<![CDATA[
entry:59 %layer4_out_15 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_15"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="31" op_0_bw="992">
<![CDATA[
entry:60 %layer4_out_16 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_16"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="31" op_0_bw="992">
<![CDATA[
entry:61 %layer4_out_17 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_17"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="31" op_0_bw="992">
<![CDATA[
entry:62 %layer4_out_18 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_18"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="31" op_0_bw="992">
<![CDATA[
entry:63 %layer4_out_19 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_19"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="31" op_0_bw="992">
<![CDATA[
entry:64 %layer4_out_20 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_20"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="31" op_0_bw="992">
<![CDATA[
entry:65 %layer4_out_21 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_21"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="31" op_0_bw="992">
<![CDATA[
entry:66 %layer4_out_22 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_22"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="31" op_0_bw="992">
<![CDATA[
entry:67 %layer4_out_23 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_23"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="31" op_0_bw="992">
<![CDATA[
entry:68 %layer4_out_24 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_24"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="31" op_0_bw="992">
<![CDATA[
entry:69 %layer4_out_25 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_25"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="31" op_0_bw="992">
<![CDATA[
entry:70 %layer4_out_26 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_26"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="31" op_0_bw="992">
<![CDATA[
entry:71 %layer4_out_27 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_27"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="31" op_0_bw="992">
<![CDATA[
entry:72 %layer4_out_28 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_28"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="31" op_0_bw="992">
<![CDATA[
entry:73 %layer4_out_29 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_29"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="31" op_0_bw="992">
<![CDATA[
entry:74 %layer4_out_30 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_30"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="31" op_0_bw="992">
<![CDATA[
entry:75 %layer4_out_31 = extractvalue i992 %call_ret2

]]></Node>
<StgValue><ssdm name="layer4_out_31"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="70" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="512" op_0_bw="512" op_1_bw="31" op_2_bw="31" op_3_bw="31" op_4_bw="31" op_5_bw="31" op_6_bw="31" op_7_bw="31" op_8_bw="31" op_9_bw="31" op_10_bw="31" op_11_bw="31" op_12_bw="31" op_13_bw="31" op_14_bw="31" op_15_bw="31" op_16_bw="31" op_17_bw="31" op_18_bw="31" op_19_bw="31" op_20_bw="31" op_21_bw="31" op_22_bw="31" op_23_bw="31" op_24_bw="31" op_25_bw="31" op_26_bw="31" op_27_bw="31" op_28_bw="31" op_29_bw="31" op_30_bw="31" op_31_bw="31" op_32_bw="31">
<![CDATA[
entry:76 %call_ret3 = call i512 @dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5>, i31 %layer4_out, i31 %layer4_out_1, i31 %layer4_out_2, i31 %layer4_out_3, i31 %layer4_out_4, i31 %layer4_out_5, i31 %layer4_out_6, i31 %layer4_out_7, i31 %layer4_out_8, i31 %layer4_out_9, i31 %layer4_out_10, i31 %layer4_out_11, i31 %layer4_out_12, i31 %layer4_out_13, i31 %layer4_out_14, i31 %layer4_out_15, i31 %layer4_out_16, i31 %layer4_out_17, i31 %layer4_out_18, i31 %layer4_out_19, i31 %layer4_out_20, i31 %layer4_out_21, i31 %layer4_out_22, i31 %layer4_out_23, i31 %layer4_out_24, i31 %layer4_out_25, i31 %layer4_out_26, i31 %layer4_out_27, i31 %layer4_out_28, i31 %layer4_out_29, i31 %layer4_out_30, i31 %layer4_out_31

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="512">
<![CDATA[
entry:77 %layer5_out = extractvalue i512 %call_ret3

]]></Node>
<StgValue><ssdm name="layer5_out"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="512">
<![CDATA[
entry:78 %layer5_out_1 = extractvalue i512 %call_ret3

]]></Node>
<StgValue><ssdm name="layer5_out_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="512">
<![CDATA[
entry:79 %layer5_out_2 = extractvalue i512 %call_ret3

]]></Node>
<StgValue><ssdm name="layer5_out_2"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="512">
<![CDATA[
entry:80 %layer5_out_3 = extractvalue i512 %call_ret3

]]></Node>
<StgValue><ssdm name="layer5_out_3"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="512">
<![CDATA[
entry:81 %layer5_out_4 = extractvalue i512 %call_ret3

]]></Node>
<StgValue><ssdm name="layer5_out_4"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="512">
<![CDATA[
entry:82 %layer5_out_5 = extractvalue i512 %call_ret3

]]></Node>
<StgValue><ssdm name="layer5_out_5"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="512">
<![CDATA[
entry:83 %layer5_out_6 = extractvalue i512 %call_ret3

]]></Node>
<StgValue><ssdm name="layer5_out_6"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="512">
<![CDATA[
entry:84 %layer5_out_7 = extractvalue i512 %call_ret3

]]></Node>
<StgValue><ssdm name="layer5_out_7"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="512">
<![CDATA[
entry:85 %layer5_out_8 = extractvalue i512 %call_ret3

]]></Node>
<StgValue><ssdm name="layer5_out_8"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="512">
<![CDATA[
entry:86 %layer5_out_9 = extractvalue i512 %call_ret3

]]></Node>
<StgValue><ssdm name="layer5_out_9"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="512">
<![CDATA[
entry:87 %layer5_out_10 = extractvalue i512 %call_ret3

]]></Node>
<StgValue><ssdm name="layer5_out_10"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="512">
<![CDATA[
entry:88 %layer5_out_11 = extractvalue i512 %call_ret3

]]></Node>
<StgValue><ssdm name="layer5_out_11"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="512">
<![CDATA[
entry:89 %layer5_out_12 = extractvalue i512 %call_ret3

]]></Node>
<StgValue><ssdm name="layer5_out_12"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="512">
<![CDATA[
entry:90 %layer5_out_13 = extractvalue i512 %call_ret3

]]></Node>
<StgValue><ssdm name="layer5_out_13"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="512">
<![CDATA[
entry:91 %layer5_out_14 = extractvalue i512 %call_ret3

]]></Node>
<StgValue><ssdm name="layer5_out_14"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="512">
<![CDATA[
entry:92 %layer5_out_15 = extractvalue i512 %call_ret3

]]></Node>
<StgValue><ssdm name="layer5_out_15"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="496" op_0_bw="496" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
entry:93 %call_ret = call i496 @relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>, i32 %layer5_out, i32 %layer5_out_1, i32 %layer5_out_2, i32 %layer5_out_3, i32 %layer5_out_4, i32 %layer5_out_5, i32 %layer5_out_6, i32 %layer5_out_7, i32 %layer5_out_8, i32 %layer5_out_9, i32 %layer5_out_10, i32 %layer5_out_11, i32 %layer5_out_12, i32 %layer5_out_13, i32 %layer5_out_14, i32 %layer5_out_15

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="31" op_0_bw="496">
<![CDATA[
entry:94 %layer7_out = extractvalue i496 %call_ret

]]></Node>
<StgValue><ssdm name="layer7_out"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="31" op_0_bw="496">
<![CDATA[
entry:95 %layer7_out_1 = extractvalue i496 %call_ret

]]></Node>
<StgValue><ssdm name="layer7_out_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="31" op_0_bw="496">
<![CDATA[
entry:96 %layer7_out_2 = extractvalue i496 %call_ret

]]></Node>
<StgValue><ssdm name="layer7_out_2"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="31" op_0_bw="496">
<![CDATA[
entry:97 %layer7_out_3 = extractvalue i496 %call_ret

]]></Node>
<StgValue><ssdm name="layer7_out_3"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="31" op_0_bw="496">
<![CDATA[
entry:98 %layer7_out_4 = extractvalue i496 %call_ret

]]></Node>
<StgValue><ssdm name="layer7_out_4"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="31" op_0_bw="496">
<![CDATA[
entry:99 %layer7_out_5 = extractvalue i496 %call_ret

]]></Node>
<StgValue><ssdm name="layer7_out_5"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="31" op_0_bw="496">
<![CDATA[
entry:100 %layer7_out_6 = extractvalue i496 %call_ret

]]></Node>
<StgValue><ssdm name="layer7_out_6"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="31" op_0_bw="496">
<![CDATA[
entry:101 %layer7_out_7 = extractvalue i496 %call_ret

]]></Node>
<StgValue><ssdm name="layer7_out_7"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="31" op_0_bw="496">
<![CDATA[
entry:102 %layer7_out_8 = extractvalue i496 %call_ret

]]></Node>
<StgValue><ssdm name="layer7_out_8"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="31" op_0_bw="496">
<![CDATA[
entry:103 %layer7_out_9 = extractvalue i496 %call_ret

]]></Node>
<StgValue><ssdm name="layer7_out_9"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="31" op_0_bw="496">
<![CDATA[
entry:104 %layer7_out_10 = extractvalue i496 %call_ret

]]></Node>
<StgValue><ssdm name="layer7_out_10"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="31" op_0_bw="496">
<![CDATA[
entry:105 %layer7_out_11 = extractvalue i496 %call_ret

]]></Node>
<StgValue><ssdm name="layer7_out_11"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="31" op_0_bw="496">
<![CDATA[
entry:106 %layer7_out_12 = extractvalue i496 %call_ret

]]></Node>
<StgValue><ssdm name="layer7_out_12"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="31" op_0_bw="496">
<![CDATA[
entry:107 %layer7_out_13 = extractvalue i496 %call_ret

]]></Node>
<StgValue><ssdm name="layer7_out_13"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="31" op_0_bw="496">
<![CDATA[
entry:108 %layer7_out_14 = extractvalue i496 %call_ret

]]></Node>
<StgValue><ssdm name="layer7_out_14"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="31" op_0_bw="496">
<![CDATA[
entry:109 %layer7_out_15 = extractvalue i496 %call_ret

]]></Node>
<StgValue><ssdm name="layer7_out_15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:0 %specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln0"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="1824">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1824 %inputs

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="1824" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1824 %inputs, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer8_out_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer8_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer8_out_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer8_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer8_out_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer8_out_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="31" op_3_bw="31" op_4_bw="31" op_5_bw="31" op_6_bw="31" op_7_bw="31" op_8_bw="31" op_9_bw="31" op_10_bw="31" op_11_bw="31" op_12_bw="31" op_13_bw="31" op_14_bw="31" op_15_bw="31" op_16_bw="31" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:110 %call_ln43 = call void @dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8>, i31 %layer7_out, i31 %layer7_out_1, i31 %layer7_out_2, i31 %layer7_out_3, i31 %layer7_out_4, i31 %layer7_out_5, i31 %layer7_out_6, i31 %layer7_out_7, i31 %layer7_out_8, i31 %layer7_out_9, i31 %layer7_out_10, i31 %layer7_out_11, i31 %layer7_out_12, i31 %layer7_out_13, i31 %layer7_out_14, i31 %layer7_out_15, i32 %layer8_out_0, i32 %layer8_out_1, i32 %layer8_out_2

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0">
<![CDATA[
entry:111 %ret_ln55 = ret

]]></Node>
<StgValue><ssdm name="ret_ln55"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
