[Topdown Level 1]                                  [Topdown group]
Frontend Bound.................................... 0.00% slots
  [Topdown Frontend]                               [Topdown group]
  Frontend Core Bound............................. 0.00% cycles
    Frontend Core Flush Bound..................... 0.00% cycles
      [Branch Effectiveness]                       [uarch group]
      Branch MPKI................................. 0.000 misses per 1,000 instructions
      Branch Direct Ratio......................... 0.000 per branch
      Branch Indirect Ratio....................... 0.000 per branch
      Branch Return Ratio......................... 0.000 per branch
      Branch Misprediction Ratio.................. 0.000 per branch
    Frontend Core Flow Bound...................... 0.00% cycles
      Branch MPKI................................. 0.000 misses per 1,000 instructions
      Branch Direct Ratio......................... 0.000 per branch
      Branch Indirect Ratio....................... 0.000 per branch
      Branch Return Ratio......................... 0.000 per branch
      Branch Misprediction Ratio.................. 0.000 per branch
  Frontend Memory Bound........................... 0.00% cycles
    Frontend Mem Cache Bound...................... 0.00% cycles
      Frontend Cache L1I Bound.................... 0.00% cycles
        [L1 Instruction Cache Effectiveness]       [uarch group]
        L1I Cache MPKI............................ 0.000 misses per 1,000 instructions
        L1I Cache Miss Ratio...................... 0.000 per cache access
      Frontend Cache L2I Bound.................... 0.00% cycles
        [L2 Unified Cache Effectiveness]           [uarch group]
        L2 Cache MPKI............................. 0.000 misses per 1,000 instructions
        L2 Cache Miss Ratio....................... 0.000 per cache access

        [Last Level Cache Effectiveness]           [uarch group]
        LL Cache Read MPKI........................ 0.000 misses per 1,000 instructions
        LL Cache Read Miss Ratio.................. 0.000 per cache access
        LL Cache Read Hit Ratio................... 0.000 per cache access
    Frontend Mem TLB Bound........................ 0.00% cycles
      [Instruction TLB Effectiveness]              [uarch group]
      ITLB MPKI................................... 0.000 misses per 1,000 instructions
      L1 Instruction TLB MPKI..................... 0.000 misses per 1,000 instructions
      L2 Unified TLB MPKI......................... 0.000 misses per 1,000 instructions
      ITLB Walk Ratio............................. 0.000 per TLB access
      L1 Instruction TLB Miss Ratio............... 0.000 per TLB access
      L2 Unified TLB Miss Ratio................... 0.000 per TLB access
Backend Bound..................................... 0.00% slots
  [Topdown Backend]                                [Topdown group]
  Backend Core Bound.............................. 0.00% cycles
    Backend Core Rename Bound..................... 0.00% cycles
  Backend Memory Bound............................ 0.00% cycles
    Backend Memory Cache Bound.................... 0.00% cycles
      Backend Cache L1D Bound..................... 0.00% cycles
        [L1 Data Cache Effectiveness]              [uarch group]
        L1D Cache MPKI............................ 0.000 misses per 1,000 instructions
        L1D Cache Miss Ratio...................... 0.000 per cache access
      Backend Cache L2D Bound..................... 0.00% cycles
        [L2 Unified Cache Effectiveness]           [uarch group]
        L2 Cache MPKI............................. 0.000 misses per 1,000 instructions
        L2 Cache Miss Ratio....................... 0.000 per cache access

        [Last Level Cache Effectiveness]           [uarch group]
        LL Cache Read MPKI........................ 0.000 misses per 1,000 instructions
        LL Cache Read Miss Ratio.................. 0.000 per cache access
        LL Cache Read Hit Ratio................... 0.000 per cache access
    Backend Memory TLB Bound...................... 0.00% cycles
      [Data TLB Effectiveness]                     [uarch group]
      DTLB MPKI................................... 0.000 misses per 1,000 instructions
      L1 Data TLB MPKI............................ 0.000 misses per 1,000 instructions
      L2 Unified TLB MPKI......................... 0.000 misses per 1,000 instructions
      DTLB Walk Ratio............................. 0.000 per TLB access
      L1 Data TLB Miss Ratio...................... 0.000 per TLB access
      L2 Unified TLB Miss Ratio................... 0.000 per TLB access
    Backend Memory Store Bound.................... 0.00% cycles
Retiring.......................................... 0.00% slots
  [Speculative Operation Mix]                      [uarch group]
  Load Operations Percentage...................... 0.00% operations
  Store Operations Percentage..................... 0.00% operations
  Integer Operations Percentage................... 0.00% operations
  Advanced SIMD Operations Percentage............. 0.00% operations
  Floating Point Operations Percentage............ 0.00% operations
  Barrier Operations Percentage................... 0.00% operations
  Branch Operations Percentage.................... 0.00% operations
  Crypto Operations Percentage.................... 0.00% operations
  SVE Operations (Load/Store Inclusive) Percentage 0.00% operations
Bad Speculation................................... 0.00% slots
  [Branch Effectiveness]                           [uarch group]
  Branch MPKI..................................... 0.000 misses per 1,000 instructions
  Branch Direct Ratio............................. 0.000 per branch
  Branch Indirect Ratio........................... 0.000 per branch
  Branch Return Ratio............................. 0.000 per branch
  Branch Misprediction Ratio...................... 0.000 per branch
[Cycle Accounting]                                 [uarch group]
Frontend Stalled Cycles........................... 0.00% cycles
Backend Stalled Cycles............................ 0.00% cycles

[General]                                          [uarch group]
Instructions Per Cycle............................ 0.000 per cycle

[Misses Per Kilo Instructions]                     [uarch group]
Branch MPKI....................................... 0.000 misses per 1,000 instructions
ITLB MPKI......................................... 0.000 misses per 1,000 instructions
L1 Instruction TLB MPKI........................... 0.000 misses per 1,000 instructions
DTLB MPKI......................................... 0.000 misses per 1,000 instructions
L1 Data TLB MPKI.................................. 0.000 misses per 1,000 instructions
L2 Unified TLB MPKI............................... 0.000 misses per 1,000 instructions
L1I Cache MPKI.................................... 0.000 misses per 1,000 instructions
L1D Cache MPKI.................................... 0.000 misses per 1,000 instructions
L2 Cache MPKI..................................... 0.000 misses per 1,000 instructions
LL Cache Read MPKI................................ 0.000 misses per 1,000 instructions

[Miss Ratio]                                       [uarch group]
Branch Misprediction Ratio........................ 0.000 per branch
ITLB Walk Ratio................................... 0.000 per TLB access
DTLB Walk Ratio................................... 0.000 per TLB access
L1 Instruction TLB Miss Ratio..................... 0.000 per TLB access
L1 Data TLB Miss Ratio............................ 0.000 per TLB access
L2 Unified TLB Miss Ratio......................... 0.000 per TLB access
L1I Cache Miss Ratio.............................. 0.000 per cache access
L1D Cache Miss Ratio.............................. 0.000 per cache access
L2 Cache Miss Ratio............................... 0.000 per cache access
LL Cache Read Miss Ratio.......................... 0.000 per cache access

[SVE Effectiveness]                                [uarch group]
SVE Predicate Percentage.......................... 0.00% operations
SVE Full Predicate Percentage..................... 0.00% operations
SVE Partial Predicate Percentage.................. 0.00% operations
SVE Empty Predicate Percentage.................... 0.00% operations

[Floating Point Arithmetic Intensity]              [uarch group]
SVE Floating Point Operations per Cycle........... 0.000 operations per cycle
Non-SVE Floating Point Operations per Cycle....... 0.000 operations per cycle
Floating Point Operations per Cycle............... 0.000 operations per cycle

[Floating Point Precision]                         [uarch group]
Half Precision Floating Point Percentage.......... 0.00% operations
Single Precision Floating Point Percentage........ 0.00% operations
Double Precision Floating Point Percentage........ 0.00% operations
