<!DOCTYPE html>
<html>
<head>
<meta charset="utf-8">
<title>resume</title>
</head>
<body>
	<h1 style="text-align:center;">RESUME</h1>
  	<p style="text-align:center;">
<img style="text-align:center;" src="https://timgsa.baidu.com/timg?image&quality=80&size=b9999_10000&sec=1599735900953&di=40b4ba878428a5597fb27b2dc790735f&imgtype=0&src=http%3A%2F%2Fwww.chinajiaoan.cn%2Fjianbihua%2FUploadFiles_4063%2F201303%2F2013030915230347.jpg" width="165" height="165" />
</p>
   <h2 style="text-align:center;">YuanxinÂ Li</h2>

	 <a target='_blank' href='https://www.google.com/maps/place/Boulevard+1900/@33.4149781,-111.906712,17z/data=!3m1!4b1!4m5!3m4!1s0x872b08f5897ca7b5:0xef3902a6697b6515!8m2!3d33.4149781!4d-111.9045233'> Blvd 1900, Tempe, AZ</a>
	 <br>
	 <a href='mailto:yuanxin2@asu.edu'>yuanxin2@asu.edu</a>
	 <br>
	 <a href='tel:+86 13359240658'>+86 13359240658</a>
	 <br>


   <h3>OBJECTIVE</h3>
   <ul>
  	<li>Software engineer</li>
 	<li>Solid professional knowledge, cheerful and lively personality, good at communication and coordination</li>
	</ul>

   <h3>EDUCATION</h3>
   <table cellspacing="15">
	<tr>
   <td>2017.9 - Now</td>
  	<td>Arizona State University</td>
  	</tr>
	<tr>
  	<td>2014.9 - 2017.6</td>
  	<td>The Middle School Attached To Northwestern Polytechnical University</td>
	</tr>
   <tr>
  	<td>2011.9 - 2014.6</td>
  	<td>The Middle School Attached To Northwestern Polytechnical University</td>
	</tr>
	</table>

  	<h3>EXPERIENCE</h3>
   <h4>Microprogrammed CPU Design</h4>
   <ol>
  	<li>Objective: to design and verify a simple CPU (Central Processing Unit) and utilize its instruction set to generate a very simple program to verify its performance.</li>
  	<li>Methods: Coded the four parts of the simple CPU with Verilog: the control unit, the internal registers, the ALU (Arithmetic and Logic Unit) and instruction set; Designed several programs to test this CPU.</li>
  	<li>Result: Implemented the basic functions of the CPU; Executed each input instruction in sequence; Performed arithmetic and logic operations.</li>
	</ol>

  	<h4>Real-time audio recorder</h4>
   <ol>
  	<li>Objective: to allow the user easy access to different points in the recorded presentation.</li>
  	<li>Methods: Coded all four modules of audio recorder with Verilog, including a state machine, a memory to record, a pulse-width moduation (PWM) module to output audio signal and a Mic module to receive voice signal; Tested the demo with field-programmable gate array (FPGA).</li>
  	<li>Result: Finished the reporter of audio recorder. All the media formats are synchronized at the accelerated rate and the audio is accelerated without changing its pitch.</li>
	</ol>


  	<h3>REFERENCES</h3>
  	<ul>
  	<li>https://www.runoob.com/html/html-examples.html</li>
  	<li>https://blog.csdn.net/</li>
	</ul>

</body>
</html>
