Info: constrained 'usb_pu' to bel 'X6/Y33/io0'
Info: constrained 'usb_n' to bel 'X10/Y33/io1'
Info: constrained 'usb_p' to bel 'X9/Y33/io0'
Info: constrained 'led' to bel 'X5/Y33/io1'
Info: constrained 'clk' to bel 'X0/Y30/io0'
Info: constraining clock net 'clk' to 16.00 MHz
Info: constraining clock net 'clk_pll' to 48.00 MHz
Info: constraining clock net 'clk_1mhz' to 1.00 MHz
Info: constraining clock net 'clk_2mhz' to 2.00 MHz

Info: Packing constants..
Info: Packing IOs..
Info: usb_p feeds SB_IO u_usb_p, removing $nextpnr_iobuf usb_p.
Info: usb_n feeds SB_IO u_usb_n, removing $nextpnr_iobuf usb_n.
Info: usb_pu feeds SB_IO u_usb_pu, removing $nextpnr_obuf usb_pu.
Info: Packing LUT-FFs..
Info:      752 LCs used as LUT4 only
Info:      384 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       82 LCs used as DFF only
Info: Packing carries..
Info:       58 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'u_pll' to X16/Y0/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:     Input frequency of PLL 'u_pll' is constrained to 16.0 MHz
Info:     VCO frequency of PLL 'u_pll' is constrained to 768.0 MHz
Info:   PLL 'u_pll' has LOCK output, need to pass all outputs via LUT
Info:   constrained 'u_prescaler.rstn_i_SB_LUT4_I3_LC' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting u_usb_cdc.rstn_SB_LUT4_I3_O [reset] (fanout 332)
Info: promoting u_usb_cdc.rstn_SB_LUT4_I3_1_O [reset] (fanout 54)
Info: promoting u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O [cen] (fanout 76)
Info: promoting u_usb_cdc.u_bulk_endp.out_full_q_SB_LUT4_I0_O [cen] (fanout 72)
Info: promoting clk_2mhz (fanout 51)
Info: promoting u_app.rstn_SB_LUT4_I3_O [reset] (fanout 37)
Info: promoting clk_1mhz (fanout 25)
Info: Constraining chains...
Info:       32 LCs used to legalise carry chains.
Info: Checksum: 0x2d232428

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xb574d251

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1311/ 7680    17%
Info: 	        ICESTORM_RAM:     0/   32     0%
Info: 	               SB_IO:     5/  256     1%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 8 cells based on constraints.
Info: Creating initial analytic placement for 1170 cells, random placement wirelen = 37321.
Info:     at initial placer iter 0, wirelen = 307
Info:     at initial placer iter 1, wirelen = 375
Info:     at initial placer iter 2, wirelen = 257
Info:     at initial placer iter 3, wirelen = 267
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 266, spread = 6240, legal = 7652; time = 0.71s
Info:     at iteration #2, type ALL: wirelen solved = 396, spread = 4530, legal = 5391; time = 0.03s
Info:     at iteration #3, type ALL: wirelen solved = 805, spread = 4003, legal = 4938; time = 0.54s
Info:     at iteration #4, type ALL: wirelen solved = 910, spread = 4087, legal = 4942; time = 0.03s
Info:     at iteration #5, type ALL: wirelen solved = 1186, spread = 4037, legal = 4925; time = 0.18s
Info:     at iteration #6, type ALL: wirelen solved = 1342, spread = 4108, legal = 4851; time = 0.04s
Info:     at iteration #7, type ALL: wirelen solved = 1457, spread = 4012, legal = 4424; time = 0.03s
Info:     at iteration #8, type ALL: wirelen solved = 1533, spread = 4176, legal = 4473; time = 0.04s
Info:     at iteration #9, type ALL: wirelen solved = 1706, spread = 3958, legal = 4962; time = 0.04s
Info:     at iteration #10, type ALL: wirelen solved = 1706, spread = 4089, legal = 4602; time = 0.03s
Info:     at iteration #11, type ALL: wirelen solved = 1820, spread = 3908, legal = 4624; time = 0.03s
Info:     at iteration #12, type ALL: wirelen solved = 1896, spread = 4043, legal = 4508; time = 0.03s
Info: HeAP Placer Time: 1.90s
Info:   of which solving equations: 0.32s
Info:   of which spreading cells: 0.05s
Info:   of which strict legalisation: 1.43s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 413, wirelen = 4424
Info:   at iteration #5: temp = 0.000000, timing cost = 359, wirelen = 3769
Info:   at iteration #10: temp = 0.000000, timing cost = 292, wirelen = 3483
Info:   at iteration #15: temp = 0.000000, timing cost = 293, wirelen = 3346
Info:   at iteration #20: temp = 0.000000, timing cost = 268, wirelen = 3223
Info:   at iteration #25: temp = 0.000000, timing cost = 262, wirelen = 3127
Info:   at iteration #29: temp = 0.000000, timing cost = 266, wirelen = 3101 
Info: SA placement time 1.33s

Info: Max frequency for clock 'clk_1mhz_$glb_clk': 113.37 MHz (PASS at 1.00 MHz)
Info: Max frequency for clock           'clk_pll': 47.35 MHz (FAIL at 48.00 MHz)
Info: Max frequency for clock 'clk_2mhz_$glb_clk': 61.89 MHz (PASS at 2.00 MHz)
Info: Max frequency for clock      'clk$SB_IO_IN': 303.86 MHz (PASS at 16.00 MHz)

Info: Max delay <async>                   -> posedge clk_pll          : 1.56 ns
Info: Max delay posedge clk$SB_IO_IN      -> posedge clk_pll          : 2.35 ns
Info: Max delay posedge clk_1mhz_$glb_clk -> <async>                  : 4.18 ns
Info: Max delay posedge clk_1mhz_$glb_clk -> posedge clk_2mhz_$glb_clk: 3.09 ns
Info: Max delay posedge clk_1mhz_$glb_clk -> posedge clk_pll          : 4.70 ns
Info: Max delay posedge clk_2mhz_$glb_clk -> posedge clk_1mhz_$glb_clk: 4.80 ns
Info: Max delay posedge clk_2mhz_$glb_clk -> posedge clk_pll          : 10.31 ns
Info: Max delay posedge clk_pll           -> <async>                  : 5.12 ns
Info: Max delay posedge clk_pll           -> posedge clk_2mhz_$glb_clk: 14.61 ns

Info: Slack histogram:
Info:  legend: * represents 32 endpoint(s)
Info:          + represents [1,32) endpoint(s)
Info: [  -287,  49620) |************************************************************ 
Info: [ 49620,  99527) |+
Info: [ 99527, 149434) | 
Info: [149434, 199341) | 
Info: [199341, 249248) | 
Info: [249248, 299155) | 
Info: [299155, 349062) | 
Info: [349062, 398969) | 
Info: [398969, 448876) | 
Info: [448876, 498783) |******+
Info: [498783, 548690) | 
Info: [548690, 598597) | 
Info: [598597, 648504) | 
Info: [648504, 698411) | 
Info: [698411, 748318) | 
Info: [748318, 798225) | 
Info: [798225, 848132) | 
Info: [848132, 898039) | 
Info: [898039, 947946) | 
Info: [947946, 997853) |***+
Info: Checksum: 0x63187717

Info: Routing..
Info: Setting up routing queue.
Info: Routing 4573 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       46        835 |   46   835 |      3624|       0.10       0.10|
Info:       2000 |      125       1756 |   79   921 |      2714|       0.16       0.27|
Info:       3000 |      269       2612 |  144   856 |      1882|       0.12       0.39|
Info:       4000 |      514       3367 |  245   755 |      1195|       0.14       0.52|
Info:       5000 |      711       4170 |  197   803 |       500|       0.10       0.62|
Info:       5592 |      778       4696 |   67   526 |         0|       0.24       0.87|
Info: Routing complete.
Info: Router1 time 0.87s
Info: Checksum: 0x1847ad78

Info: Critical path report for clock 'clk_1mhz_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_19_LC.O
Info:  1.4  2.2    Net sleep_sq_SB_LUT4_I0_I3[1] budget 0.000000 ns (1,31) -> (1,29)
Info:                Sink $nextpnr_ICESTORM_LC_3.I1
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:81.21-81.27
Info:  0.4  2.6  Source $nextpnr_ICESTORM_LC_3.COUT
Info:  0.0  2.6    Net $nextpnr_ICESTORM_LC_3$O budget 0.000000 ns (1,29) -> (1,29)
Info:                Sink sleep_sq_SB_LUT4_I0_I3_SB_CARRY_CO_8$CARRY.CIN
Info:  0.2  2.8  Source sleep_sq_SB_LUT4_I0_I3_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0  2.8    Net sleep_sq_SB_LUT4_I0_I3[2] budget 0.000000 ns (1,29) -> (1,29)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_7_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  3.0  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_7_LC.COUT
Info:  0.0  3.0    Net sleep_sq_SB_LUT4_I0_I3[3] budget 0.000000 ns (1,29) -> (1,29)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_6_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  3.1  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_6_LC.COUT
Info:  0.0  3.1    Net sleep_sq_SB_LUT4_I0_I3[4] budget 0.000000 ns (1,29) -> (1,29)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_5_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  3.3  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_5_LC.COUT
Info:  0.0  3.3    Net sleep_sq_SB_LUT4_I0_I3[5] budget 0.000000 ns (1,29) -> (1,29)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_4_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  3.5  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_4_LC.COUT
Info:  0.0  3.5    Net sleep_sq_SB_LUT4_I0_I3[6] budget 0.000000 ns (1,29) -> (1,29)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_3_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  3.7  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_3_LC.COUT
Info:  0.0  3.7    Net sleep_sq_SB_LUT4_I0_I3[7] budget 0.000000 ns (1,29) -> (1,29)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_2_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  3.9  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_2_LC.COUT
Info:  0.3  4.2    Net sleep_sq_SB_LUT4_I0_I3[8] budget 0.290000 ns (1,29) -> (1,30)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_1_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.4  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_1_LC.COUT
Info:  0.0  4.4    Net sleep_sq_SB_LUT4_I0_I3[9] budget 0.000000 ns (1,30) -> (1,30)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.6  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_LC.COUT
Info:  0.0  4.6    Net sleep_sq_SB_LUT4_I0_I3[10] budget 0.000000 ns (1,30) -> (1,30)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_18_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.7  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_18_LC.COUT
Info:  0.0  4.7    Net sleep_sq_SB_LUT4_I0_I3[11] budget 0.000000 ns (1,30) -> (1,30)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_17_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.9  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_17_LC.COUT
Info:  0.0  4.9    Net sleep_sq_SB_LUT4_I0_I3[12] budget 0.000000 ns (1,30) -> (1,30)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_16_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.1  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_16_LC.COUT
Info:  0.0  5.1    Net sleep_sq_SB_LUT4_I0_I3[13] budget 0.000000 ns (1,30) -> (1,30)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_15_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.3  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_15_LC.COUT
Info:  0.0  5.3    Net sleep_sq_SB_LUT4_I0_I3[14] budget 0.000000 ns (1,30) -> (1,30)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_14_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.5  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_14_LC.COUT
Info:  0.0  5.5    Net sleep_sq_SB_LUT4_I0_I3[15] budget 0.000000 ns (1,30) -> (1,30)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_13_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.7  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_13_LC.COUT
Info:  0.3  6.0    Net sleep_sq_SB_LUT4_I0_I3[16] budget 0.290000 ns (1,30) -> (1,31)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_12_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.1  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_12_LC.COUT
Info:  0.0  6.1    Net sleep_sq_SB_LUT4_I0_I3[17] budget 0.000000 ns (1,31) -> (1,31)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_11_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.3  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_11_LC.COUT
Info:  0.0  6.3    Net sleep_sq_SB_LUT4_I0_I3[18] budget 0.000000 ns (1,31) -> (1,31)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_10_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.5  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_10_LC.COUT
Info:  0.0  6.5    Net sleep_sq_SB_LUT4_I0_I3[19] budget 0.000000 ns (1,31) -> (1,31)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_9_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.7  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_9_LC.COUT
Info:  0.4  7.1    Net $nextpnr_ICESTORM_LC_4$I3 budget 0.380000 ns (1,31) -> (1,31)
Info:                Sink $nextpnr_ICESTORM_LC_4.I3
Info:  0.5  7.6  Source $nextpnr_ICESTORM_LC_4.O
Info:  0.9  8.4    Net sleep_sq_SB_LUT4_I0_I3[20] budget 994.328979 ns (1,31) -> (1,32)
Info:                Sink sleep_sq_SB_LUT4_I0_LC.I3
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.5  8.9  Setup sleep_sq_SB_LUT4_I0_LC.I3
Info: 5.7 ns logic, 3.2 ns routing

Info: Critical path report for clock 'clk_pll' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_sie.phy_state_q_SB_DFFR_Q_3_D_SB_LUT4_O_LC.O
Info:  2.4  3.2    Net u_usb_cdc.u_sie.dataout_toggle_d_SB_LUT4_O_I2_SB_LUT4_O_I2[2] budget 1.582000 ns (11,25) -> (7,31)
Info:                Sink u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  3.7  Source u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq_SB_LUT4_I2_LC.O
Info:  2.5  6.1    Net u_usb_cdc.ctrl_stall_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2] budget 1.582000 ns (7,31) -> (7,21)
Info:                Sink u_usb_cdc.u_ctrl_endp.state_q_SB_LUT4_I3_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  6.7  Source u_usb_cdc.u_ctrl_endp.state_q_SB_LUT4_I3_LC.O
Info:  0.9  7.6    Net u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3] budget 1.582000 ns (7,21) -> (7,20)
Info:                Sink u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I3_O_SB_LUT4_O_2_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  8.1  Source u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I3_O_SB_LUT4_O_2_LC.O
Info:  1.4  9.5    Net u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I3_O[1] budget 1.582000 ns (7,20) -> (7,23)
Info:                Sink u_usb_cdc.u_sie.phy_state_q_SB_DFFR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 10.1  Source u_usb_cdc.u_sie.phy_state_q_SB_DFFR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_LC.O
Info:  1.9 11.9    Net u_usb_cdc.u_sie.phy_state_q_SB_DFFR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0] budget 1.582000 ns (7,23) -> (10,20)
Info:                Sink u_usb_cdc.u_sie.phy_state_q_SB_DFFR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 12.6  Source u_usb_cdc.u_sie.phy_state_q_SB_DFFR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_LC.O
Info:  0.9 13.5    Net u_usb_cdc.ctrl_stall_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0] budget 1.589000 ns (10,20) -> (10,19)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 14.1  Source u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.9 16.0    Net u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_1_D_SB_LUT4_O_I0[1] budget 1.613000 ns (10,19) -> (7,20)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 16.6  Source u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_LC.O
Info:  1.3 17.9    Net u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0] budget 1.613000 ns (7,20) -> (9,20)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 18.5  Source u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.9 19.3    Net u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_D_SB_LUT4_O_I1[3] budget 1.613000 ns (9,20) -> (10,21)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_10_D_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 19.8  Setup u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_10_D_SB_LUT4_O_LC.I3
Info: 5.8 ns logic, 14.0 ns routing

Info: Critical path report for clock 'clk_2mhz_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_app.data_d_SB_LUT4_O_4_LC.O
Info:  1.9  2.7    Net u_app.data_q[3] budget 0.000000 ns (2,18) -> (2,15)
Info:                Sink u_app.data_d_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_6_LC.I3
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:101.8-109.37
Info:                  ../hdl/soc/app.v:63.21-63.27
Info:  0.5  3.1  Source u_app.data_d_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_6_LC.O
Info:  0.9  4.0    Net u_app.data_d_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[3] budget 0.000000 ns (2,15) -> (1,16)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.I2
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:101.8-109.37
Info:                  ../hdl/soc/app.v:132.38-132.51
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.3  4.3  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0  4.3    Net u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[3] budget 0.000000 ns (1,16) -> (1,16)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:101.8-109.37
Info:                  ../hdl/soc/app.v:132.21-132.34
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.5  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.COUT
Info:  0.0  4.5    Net u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[4] budget 0.000000 ns (1,16) -> (1,16)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:101.8-109.37
Info:                  ../hdl/soc/app.v:132.21-132.34
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.7  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0  4.7    Net u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[5] budget 0.000000 ns (1,16) -> (1,16)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:101.8-109.37
Info:                  ../hdl/soc/app.v:132.21-132.34
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.9  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:  0.0  4.9    Net u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[6] budget 0.000000 ns (1,16) -> (1,16)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:101.8-109.37
Info:                  ../hdl/soc/app.v:132.21-132.34
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.1  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO$CARRY.COUT
Info:  0.7  5.8    Net $nextpnr_ICESTORM_LC_2$I3 budget 0.670000 ns (1,16) -> (1,17)
Info:                Sink $nextpnr_ICESTORM_LC_2.I3
Info:  0.5  6.2  Source $nextpnr_ICESTORM_LC_2.O
Info:  1.4  7.6    Net u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0] budget 21.429001 ns (1,17) -> (1,15)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:101.8-109.37
Info:                  ../hdl/soc/app.v:132.21-132.34
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.7  8.3  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_LC.O
Info:  2.0 10.3    Net u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3] budget 21.429001 ns (1,15) -> (1,18)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 10.7  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_LC.O
Info:  0.9 11.6    Net u_app.data_d_SB_LUT4_O_1_I3[1] budget 14.286000 ns (1,18) -> (1,19)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_LC.I1
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:101.8-109.37
Info:                  ../hdl/soc/app.v:133.23-133.33
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 12.2  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_LC.O
Info:  0.9 13.1    Net u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1[0] budget 14.285000 ns (1,19) -> (1,19)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 13.6  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_LC.O
Info:  0.9 14.5    Net u_app.data_q_SB_DFFER_Q_7_E[2] budget 11.904000 ns (1,19) -> (1,18)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 15.0  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_I3_LC.O
Info:  2.4 17.4    Net u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_I3_O budget 61.715000 ns (1,18) -> (2,18)
Info:                Sink u_app.data_d_SB_LUT4_O_1_LC.CEN
Info:  0.1 17.5  Setup u_app.data_d_SB_LUT4_O_1_LC.CEN
Info: 5.7 ns logic, 11.8 ns routing

Info: Critical path report for clock 'clk$SB_IO_IN' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_prescaler.clk_div2_o_SB_LUT4_I3_LC.O
Info:  0.9  1.7    Net clk_8mhz budget 60.076000 ns (2,13) -> (2,13)
Info:                Sink $nextpnr_ICESTORM_LC_0.I1
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:60.14-65.49
Info:                  ../../common/hdl/prescaler.v:12.14-12.27
Info:  0.4  2.0  Source $nextpnr_ICESTORM_LC_0.COUT
Info:  0.0  2.0    Net $nextpnr_ICESTORM_LC_0$O budget 0.000000 ns (2,13) -> (2,13)
Info:                Sink u_prescaler.clk_div4_o_SB_CARRY_I1$CARRY.CIN
Info:  0.2  2.2  Source u_prescaler.clk_div4_o_SB_CARRY_I1$CARRY.COUT
Info:  0.0  2.2    Net u_prescaler.clk_div4_o_SB_CARRY_I1_CO[2] budget 0.000000 ns (2,13) -> (2,13)
Info:                Sink u_prescaler.clk_div2_o_SB_LUT4_I3_O_SB_LUT4_O_1_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:60.14-65.49
Info:                  ../../common/hdl/prescaler.v:18.27-18.44
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  2.4  Source u_prescaler.clk_div2_o_SB_LUT4_I3_O_SB_LUT4_O_1_LC.COUT
Info:  0.4  2.8    Net u_prescaler.clk_div4_o_SB_CARRY_I1_CO[3] budget 0.380000 ns (2,13) -> (2,13)
Info:                Sink u_prescaler.clk_div2_o_SB_LUT4_I3_O_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:60.14-65.49
Info:                  ../../common/hdl/prescaler.v:18.27-18.44
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.5  3.3  Setup u_prescaler.clk_div2_o_SB_LUT4_I3_O_SB_LUT4_O_LC.I3
Info: 2.0 ns logic, 1.2 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_pll':
Info: curr total
Info:  0.0  0.0  Source u_usb_n.D_IN_0
Info:  0.9  0.9    Net rx_dn budget 20.142000 ns (10,33) -> (10,32)
Info:                Sink u_usb_cdc.u_sie.u_phy_rx.dn_q_SB_DFFR_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:118.4-132.31
Info:                  ../../../usb_cdc/sie.v:533.4-543.32
Info:                  ../../../usb_cdc/phy_rx.v:44.18-44.25
Info:                  ../../../usb_cdc/usb_cdc.v:99.4-125.49
Info:  0.7  1.6  Setup u_usb_cdc.u_sie.u_phy_rx.dn_q_SB_DFFR_Q_DFFLC.I0
Info: 0.7 ns logic, 0.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN' -> 'posedge clk_pll':
Info: curr total
Info:  0.8  0.8  Source u_prescaler.clk_div2_o_SB_LUT4_I3_O_SB_LUT4_O_1_LC.O
Info:  0.9  1.7    Net clk_2mhz budget 19.347000 ns (2,13) -> (2,12)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.app_clk_sq_SB_DFFR_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:118.4-132.31
Info:                  ../../../usb_cdc/bulk_endp.v:19.18-19.27
Info:                  ../../../usb_cdc/usb_cdc.v:158.4-176.47
Info:  0.7  2.4  Setup u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.app_clk_sq_SB_DFFR_Q_DFFLC.I0
Info: 1.5 ns logic, 0.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk_1mhz_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source sleep_sq_SB_LUT4_I0_LC.O
Info:  1.8  2.6    Net up_cnt[20] budget 40.990002 ns (1,32) -> (5,32)
Info:                Sink led_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:81.21-81.27
Info:  0.6  3.2  Source led_SB_LUT4_O_LC.O
Info:  0.9  4.0    Net led$SB_IO_OUT budget 40.990002 ns (5,32) -> (5,33)
Info:                Sink led$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:5.11-5.14
Info: 1.4 ns logic, 2.7 ns routing

Info: Critical path report for cross-domain path 'posedge clk_1mhz_$glb_clk' -> 'posedge clk_2mhz_$glb_clk':
Info: curr total
Info:  0.8  0.8  Source u_app.rstn_i_SB_DFFR_Q_DFFLC.O
Info:  0.9  1.7    Net rstn budget 9.737000 ns (2,32) -> (3,31)
Info:                Sink u_app.rstn_i_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:118.4-132.31
Info:                  ../../../usb_cdc/usb_cdc.v:19.18-19.24
Info:  0.5  2.1  Source u_app.rstn_i_SB_LUT4_I3_LC.O
Info:  2.0  4.1    Net u_app.rstn_i_SB_LUT4_I3_O budget 249.320007 ns (3,31) -> (2,31)
Info:                Sink u_app.rstn_SB_DFFR_Q_DFFLC.SR
Info:  0.1  4.2  Setup u_app.rstn_SB_DFFR_Q_DFFLC.SR
Info: 1.4 ns logic, 2.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk_1mhz_$glb_clk' -> 'posedge clk_pll':
Info: curr total
Info:  0.8  0.8  Source u_app.rstn_i_SB_DFFR_Q_DFFLC.O
Info:  0.9  1.7    Net rstn budget 9.737000 ns (2,32) -> (3,31)
Info:                Sink u_app.rstn_i_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:118.4-132.31
Info:                  ../../../usb_cdc/usb_cdc.v:19.18-19.24
Info:  0.5  2.1  Source u_app.rstn_i_SB_LUT4_I3_LC.O
Info:  2.7  4.9    Net u_app.rstn_i_SB_LUT4_I3_O budget 9.736000 ns (3,31) -> (4,22)
Info:                Sink u_usb_cdc.rstn_SB_DFFR_Q_DFFLC.SR
Info:  0.1  5.0  Setup u_usb_cdc.rstn_SB_DFFR_Q_DFFLC.SR
Info: 1.4 ns logic, 3.6 ns routing

Info: Critical path report for cross-domain path 'posedge clk_2mhz_$glb_clk' -> 'posedge clk_1mhz_$glb_clk':
Info: curr total
Info:  0.8  0.8  Source u_app.status_d_SB_LUT4_O_1_LC.O
Info:  0.9  1.7    Net u_app.status_q[2] budget 41.667000 ns (1,25) -> (1,26)
Info:                Sink sleep_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:101.8-109.37
Info:                  ../hdl/soc/app.v:61.21-61.29
Info:  0.7  2.3  Source sleep_SB_LUT4_O_LC.O
Info:  1.4  3.7    Net sleep budget 498.925995 ns (1,26) -> (1,28)
Info:                Sink sleep_sq_SB_DFFR_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:101.8-109.37
Info:                  ../hdl/soc/app.v:32.17-32.24
Info:  0.7  4.4  Setup sleep_sq_SB_DFFR_Q_DFFLC.I0
Info: 2.1 ns logic, 2.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk_2mhz_$glb_clk' -> 'posedge clk_pll':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_DFFR_Q_DFFLC.O
Info:  0.9  1.7    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q budget 4.494000 ns (1,24) -> (2,25)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  2.1  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_LC.O
Info:  0.9  3.0    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O[0] budget 1.602000 ns (2,25) -> (2,24)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  3.6  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_LC.O
Info:  2.1  5.7    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O budget 1.602000 ns (2,24) -> (0,17)
Info:                Sink $gbuf_u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  0.9  6.6  Source $gbuf_u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:  0.9  7.5    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_ce budget 1.602000 ns (0,17) -> (5,27)
Info:                Sink u_usb_cdc.u_bulk_endp.in_fifo_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1  7.6  Setup u_usb_cdc.u_bulk_endp.in_fifo_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info: 2.9 ns logic, 4.7 ns routing

Info: Critical path report for cross-domain path 'posedge clk_pll' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.ctrl_stall_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_6_LC.O
Info:  1.4  2.2    Net u_usb_cdc.u_sie.u_phy_tx.data_q[0] budget 40.974998 ns (10,28) -> (10,31)
Info:                Sink tx_dp_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  2.8  Source tx_dp_SB_LUT4_O_LC.O
Info:  1.9  4.7    Net tx_dp budget 40.973999 ns (10,31) -> (9,33)
Info:                Sink u_usb_p.D_OUT_0
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:118.4-132.31
Info:                  ../../../usb_cdc/sie.v:546.4-553.34
Info:                  ../../../usb_cdc/phy_tx.v:18.17-18.24
Info:                  ../../../usb_cdc/usb_cdc.v:99.4-125.49
Info: 1.4 ns logic, 3.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk_pll' -> 'posedge clk_2mhz_$glb_clk':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_sie.u_phy_rx.rx_en_q_SB_DFFER_Q_DFFLC.O
Info:  2.5  3.3    Net u_usb_cdc.u_sie.u_phy_rx.rx_en_q budget 6.147000 ns (5,30) -> (5,23)
Info:                Sink u_usb_cdc.rstn_SB_LUT4_I3_LC.I1
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:118.4-132.31
Info:                  ../../../usb_cdc/sie.v:533.4-543.32
Info:                  ../../../usb_cdc/phy_rx.v:117.24-117.31
Info:                  ../../../usb_cdc/usb_cdc.v:99.4-125.49
Info:  0.6  3.9  Source u_usb_cdc.rstn_SB_LUT4_I3_LC.O
Info:  4.2  8.1    Net u_usb_cdc.rstn_SB_LUT4_I3_O budget 6.147000 ns (5,23) -> (33,17)
Info:                Sink $gbuf_u_usb_cdc.rstn_SB_LUT4_I3_O_$glb_sr.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  0.9  9.0  Source $gbuf_u_usb_cdc.rstn_SB_LUT4_I3_O_$glb_sr.GLOBAL_BUFFER_OUTPUT
Info:  0.7  9.7    Net u_usb_cdc.rstn_SB_LUT4_I3_O_$glb_sr budget 165.869003 ns (33,17) -> (2,30)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.data_rstn_SB_DFFR_Q_DFFLC.SR
Info:  0.1  9.8  Setup u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.data_rstn_SB_DFFR_Q_DFFLC.SR
Info: 2.4 ns logic, 7.4 ns routing

Info: Max frequency for clock 'clk_1mhz_$glb_clk': 112.21 MHz (PASS at 1.00 MHz)
Info: Max frequency for clock           'clk_pll': 50.44 MHz (PASS at 48.00 MHz)
Info: Max frequency for clock 'clk_2mhz_$glb_clk': 57.25 MHz (PASS at 2.00 MHz)
Info: Max frequency for clock      'clk$SB_IO_IN': 303.86 MHz (PASS at 16.00 MHz)

Info: Max delay <async>                   -> posedge clk_pll          : 1.56 ns
Info: Max delay posedge clk$SB_IO_IN      -> posedge clk_pll          : 2.35 ns
Info: Max delay posedge clk_1mhz_$glb_clk -> <async>                  : 4.02 ns
Info: Max delay posedge clk_1mhz_$glb_clk -> posedge clk_2mhz_$glb_clk: 4.19 ns
Info: Max delay posedge clk_1mhz_$glb_clk -> posedge clk_pll          : 4.96 ns
Info: Max delay posedge clk_2mhz_$glb_clk -> posedge clk_1mhz_$glb_clk: 4.43 ns
Info: Max delay posedge clk_2mhz_$glb_clk -> posedge clk_pll          : 7.61 ns
Info: Max delay posedge clk_pll           -> <async>                  : 4.68 ns
Info: Max delay posedge clk_pll           -> posedge clk_2mhz_$glb_clk: 9.81 ns

Info: Slack histogram:
Info:  legend: * represents 32 endpoint(s)
Info:          + represents [1,32) endpoint(s)
Info: [  1008,  50850) |************************************************************ 
Info: [ 50850, 100692) |+
Info: [100692, 150534) | 
Info: [150534, 200376) | 
Info: [200376, 250218) | 
Info: [250218, 300060) | 
Info: [300060, 349902) | 
Info: [349902, 399744) | 
Info: [399744, 449586) | 
Info: [449586, 499428) |******+
Info: [499428, 549270) | 
Info: [549270, 599112) | 
Info: [599112, 648954) | 
Info: [648954, 698796) | 
Info: [698796, 748638) | 
Info: [748638, 798480) | 
Info: [798480, 848322) | 
Info: [848322, 898164) | 
Info: [898164, 948006) | 
Info: [948006, 997848) |***+

Info: Program finished normally.
