{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550341974553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550341974560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 17 03:32:54 2019 " "Processing started: Sun Feb 17 03:32:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550341974560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550341974560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Base -c Base " "Command: quartus_map --read_settings_files=on --write_settings_files=off Base -c Base" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550341974560 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1550341975113 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550341975113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 0 0 " "Found 0 design units, including 0 entities, in source file alu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550341984406 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "base.v(74) " "Verilog HDL warning at base.v(74): extended using \"x\" or \"z\"" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1550341984461 ""}
{ "Warning" "WSGN_SEARCH_FILE" "base.v 12 12 " "Using design file base.v, which is not specified as a design file for the current project, but contains definitions for 12 design units and 12 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550341984463 ""} { "Info" "ISGN_ENTITY_NAME" "2 sl2 " "Found entity 2: sl2" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550341984463 ""} { "Info" "ISGN_ENTITY_NAME" "3 signext " "Found entity 3: signext" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550341984463 ""} { "Info" "ISGN_ENTITY_NAME" "4 flopr " "Found entity 4: flopr" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550341984463 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux2 " "Found entity 5: mux2" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550341984463 ""} { "Info" "ISGN_ENTITY_NAME" "6 regfile " "Found entity 6: regfile" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550341984463 ""} { "Info" "ISGN_ENTITY_NAME" "7 alu " "Found entity 7: alu" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550341984463 ""} { "Info" "ISGN_ENTITY_NAME" "8 aludec " "Found entity 8: aludec" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550341984463 ""} { "Info" "ISGN_ENTITY_NAME" "9 maindec " "Found entity 9: maindec" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550341984463 ""} { "Info" "ISGN_ENTITY_NAME" "10 controller " "Found entity 10: controller" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550341984463 ""} { "Info" "ISGN_ENTITY_NAME" "11 datapath " "Found entity 11: datapath" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550341984463 ""} { "Info" "ISGN_ENTITY_NAME" "12 Base " "Found entity 12: Base" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550341984463 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1550341984463 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Base " "Elaborating entity \"Base\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550341984464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c " "Elaborating entity \"controller\" for hierarchy \"controller:c\"" {  } { { "base.v" "c" { Text "E:/fpga/Mysource/Base/base.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550341984478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"controller:c\|maindec:md\"" {  } { { "base.v" "md" { Text "E:/fpga/Mysource/Base/base.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550341984487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"controller:c\|aludec:ad\"" {  } { { "base.v" "ad" { Text "E:/fpga/Mysource/Base/base.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550341984498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "base.v" "dp" { Text "E:/fpga/Mysource/Base/base.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550341984507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:pcreg\"" {  } { { "base.v" "pcreg" { Text "E:/fpga/Mysource/Base/base.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550341984525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"datapath:dp\|adder:pcadd1\"" {  } { { "base.v" "pcadd1" { Text "E:/fpga/Mysource/Base/base.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550341984538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2 datapath:dp\|sl2:immsh " "Elaborating entity \"sl2\" for hierarchy \"datapath:dp\|sl2:immsh\"" {  } { { "base.v" "immsh" { Text "E:/fpga/Mysource/Base/base.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550341984550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux2:pcbrmux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux2:pcbrmux\"" {  } { { "base.v" "pcbrmux" { Text "E:/fpga/Mysource/Base/base.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550341984563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"datapath:dp\|regfile:rf\"" {  } { { "base.v" "rf" { Text "E:/fpga/Mysource/Base/base.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550341984608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux2:wrmux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux2:wrmux\"" {  } { { "base.v" "wrmux" { Text "E:/fpga/Mysource/Base/base.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550341984648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext datapath:dp\|signext:se " "Elaborating entity \"signext\" for hierarchy \"datapath:dp\|signext:se\"" {  } { { "base.v" "se" { Text "E:/fpga/Mysource/Base/base.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550341984669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|alu:alu\"" {  } { { "base.v" "alu" { Text "E:/fpga/Mysource/Base/base.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550341984690 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:dp\|regfile:rf\|rf " "RAM logic \"datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "base.v" "rf" { Text "E:/fpga/Mysource/Base/base.v" 48 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1550341985748 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1550341985748 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[0\] GND " "Pin \"pc\[0\]\" is stuck at GND" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550341986734 "|Base|pc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[1\] GND " "Pin \"pc\[1\]\" is stuck at GND" {  } { { "base.v" "" { Text "E:/fpga/Mysource/Base/base.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550341986734 "|Base|pc[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1550341986734 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1550341986899 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/fpga/Mysource/Base/output_files/Base.map.smsg " "Generated suppressed messages file E:/fpga/Mysource/Base/output_files/Base.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550341988602 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1550341989200 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550341989200 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2179 " "Implemented 2179 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1550341989968 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1550341989968 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2016 " "Implemented 2016 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1550341989968 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1550341989968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550341990004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 17 03:33:10 2019 " "Processing ended: Sun Feb 17 03:33:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550341990004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550341990004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550341990004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550341990004 ""}
