// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module handle_read_requests (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rx_readRequestFifo_V_dout,
        rx_readRequestFifo_V_empty_n,
        rx_readRequestFifo_V_read,
        rx_remoteMemCmd_V_din,
        rx_remoteMemCmd_V_full_n,
        rx_remoteMemCmd_V_write,
        rx_readEvenFifo_V_din,
        rx_readEvenFifo_V_full_n,
        rx_readEvenFifo_V_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
parameter    ap_const_lv113_0 = 113'd0;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [128:0] rx_readRequestFifo_V_dout;
input   rx_readRequestFifo_V_empty_n;
output   rx_readRequestFifo_V_read;
output  [112:0] rx_remoteMemCmd_V_din;
input   rx_remoteMemCmd_V_full_n;
output   rx_remoteMemCmd_V_write;
output  [134:0] rx_readEvenFifo_V_din;
input   rx_readEvenFifo_V_full_n;
output   rx_readEvenFifo_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rx_readRequestFifo_V_read;
reg rx_remoteMemCmd_V_write;
reg[134:0] rx_readEvenFifo_V_din;
reg rx_readEvenFifo_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] hrr_fsmState_load_load_fu_266_p1;
wire   [0:0] tmp_nbreadreq_fu_98_p3;
reg    ap_predicate_op9_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] hrr_fsmState_load_reg_477;
reg   [0:0] tmp_reg_486;
reg    ap_predicate_op52_write_state2;
reg    ap_predicate_op54_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] hrr_fsmState;
reg   [47:0] request_vaddr_V;
reg   [31:0] request_dma_length_V;
reg   [23:0] request_qpn_V;
reg   [23:0] request_psn_V;
reg    rx_readRequestFifo_V_blk_n;
wire    ap_block_pp0_stage0;
reg    rx_remoteMemCmd_V_blk_n;
reg    rx_readEvenFifo_V_blk_n;
wire   [23:0] tmp_qpn_V_19_fu_278_p1;
reg   [23:0] tmp_qpn_V_19_reg_490;
wire   [47:0] readAddr_V_fu_288_p4;
reg   [47:0] readAddr_V_reg_495;
wire   [31:0] readLength_V_2_fu_299_p4;
reg   [31:0] readLength_V_2_reg_500;
reg   [23:0] tmp_psn_V_6_reg_506;
wire   [15:0] tmp_qpn_V_18_fu_346_p1;
reg   [15:0] tmp_qpn_V_18_reg_515;
reg    ap_block_pp0_stage0_subdone;
reg   [47:0] ap_phi_mux_request_vaddr_V_new_s_phi_fu_129_p4;
wire   [47:0] add_ln700_11_fu_326_p2;
wire   [47:0] ap_phi_reg_pp0_iter0_request_vaddr_V_new_s_reg_126;
wire   [0:0] icmp_ln895_3_fu_320_p2;
reg   [31:0] ap_phi_mux_request_dma_length_V_1_phi_fu_138_p4;
wire   [31:0] add_ln701_6_fu_333_p2;
wire   [31:0] ap_phi_reg_pp0_iter0_request_dma_length_V_1_reg_135;
reg   [0:0] ap_phi_mux_request_vaddr_V_flag_phi_fu_147_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_request_vaddr_V_flag_reg_144;
wire   [0:0] icmp_ln895_fu_350_p2;
reg   [47:0] ap_phi_mux_request_vaddr_V_new_1_phi_fu_158_p4;
wire   [47:0] add_ln700_fu_362_p2;
wire   [47:0] ap_phi_reg_pp0_iter0_request_vaddr_V_new_1_reg_155;
reg   [31:0] ap_phi_mux_request_dma_length_V_2_phi_fu_168_p4;
wire   [31:0] add_ln701_fu_369_p2;
wire   [31:0] ap_phi_reg_pp0_iter0_request_dma_length_V_2_reg_165;
reg   [0:0] ap_phi_mux_request_vaddr_V_flag_1_phi_fu_178_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_request_vaddr_V_flag_1_reg_175;
reg   [47:0] ap_phi_mux_request_vaddr_V_new_2_phi_fu_193_p6;
wire   [47:0] ap_phi_reg_pp0_iter0_request_vaddr_V_new_2_reg_190;
reg   [31:0] ap_phi_mux_request_dma_length_V_3_phi_fu_207_p6;
wire   [31:0] ap_phi_reg_pp0_iter0_request_dma_length_V_3_reg_204;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_length_V_5_reg_218;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_length_V_5_reg_218;
wire   [4:0] ap_phi_reg_pp0_iter0_tmp_op_code_4_reg_229;
reg   [4:0] ap_phi_reg_pp0_iter1_tmp_op_code_4_reg_229;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_length_V_reg_242;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_length_V_reg_242;
wire   [1:0] ap_phi_reg_pp0_iter0_tmp_op_code_reg_253;
reg   [1:0] ap_phi_reg_pp0_iter1_tmp_op_code_reg_253;
wire   [23:0] tmp_psn_V_fu_444_p2;
reg    ap_block_pp0_stage0_01001;
wire   [134:0] tmp_2_fu_417_p7;
wire   [134:0] tmp_3_fu_460_p7;
wire   [63:0] tmp_addr_V_fu_393_p1;
wire   [111:0] tmp_62_i_fu_396_p4;
wire  signed [3:0] sext_ln738_fu_432_p1;
wire   [4:0] zext_ln738_fu_436_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_192;
reg    ap_condition_100;
reg    ap_condition_190;
reg    ap_condition_159;
reg    ap_condition_163;
reg    ap_condition_87;
reg    ap_condition_205;
reg    ap_condition_239;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 hrr_fsmState = 1'd0;
#0 request_vaddr_V = 48'd0;
#0 request_dma_length_V = 32'd0;
#0 request_qpn_V = 24'd0;
#0 request_psn_V = 24'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_87)) begin
        if ((1'b1 == ap_condition_163)) begin
            ap_phi_reg_pp0_iter1_tmp_length_V_5_reg_218 <= {{rx_readRequestFifo_V_dout[103:72]}};
        end else if ((1'b1 == ap_condition_159)) begin
            ap_phi_reg_pp0_iter1_tmp_length_V_5_reg_218 <= 32'd1024;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_length_V_5_reg_218 <= ap_phi_reg_pp0_iter0_tmp_length_V_5_reg_218;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_87)) begin
        if (((icmp_ln895_fu_350_p2 == 1'd0) & (hrr_fsmState_load_load_fu_266_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_tmp_length_V_reg_242 <= request_dma_length_V;
        end else if (((icmp_ln895_fu_350_p2 == 1'd1) & (hrr_fsmState_load_load_fu_266_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_tmp_length_V_reg_242 <= 32'd1024;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_length_V_reg_242 <= ap_phi_reg_pp0_iter0_tmp_length_V_reg_242;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_87)) begin
        if ((1'b1 == ap_condition_163)) begin
            ap_phi_reg_pp0_iter1_tmp_op_code_4_reg_229 <= 5'd16;
        end else if ((1'b1 == ap_condition_159)) begin
            ap_phi_reg_pp0_iter1_tmp_op_code_4_reg_229 <= 5'd13;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_op_code_4_reg_229 <= ap_phi_reg_pp0_iter0_tmp_op_code_4_reg_229;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_87)) begin
        if (((icmp_ln895_fu_350_p2 == 1'd0) & (hrr_fsmState_load_load_fu_266_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_tmp_op_code_reg_253 <= 2'd3;
        end else if (((icmp_ln895_fu_350_p2 == 1'd1) & (hrr_fsmState_load_load_fu_266_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_tmp_op_code_reg_253 <= 2'd2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_op_code_reg_253 <= ap_phi_reg_pp0_iter0_tmp_op_code_reg_253;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_87)) begin
        if (((icmp_ln895_fu_350_p2 == 1'd0) & (hrr_fsmState_load_load_fu_266_p1 == 1'd1))) begin
            hrr_fsmState <= 1'd0;
        end else if ((1'b1 == ap_condition_159)) begin
            hrr_fsmState <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_205)) begin
        if ((hrr_fsmState_load_reg_477 == 1'd1)) begin
            request_psn_V <= tmp_psn_V_fu_444_p2;
        end else if (((tmp_reg_486 == 1'd1) & (hrr_fsmState_load_reg_477 == 1'd0))) begin
            request_psn_V <= tmp_psn_V_6_reg_506;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hrr_fsmState_load_reg_477 <= hrr_fsmState;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_98_p3 == 1'd1) & (hrr_fsmState == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        readAddr_V_reg_495 <= {{rx_readRequestFifo_V_dout[71:24]}};
        readLength_V_2_reg_500 <= {{rx_readRequestFifo_V_dout[103:72]}};
        tmp_psn_V_6_reg_506 <= {{rx_readRequestFifo_V_dout[127:104]}};
        tmp_qpn_V_18_reg_515 <= tmp_qpn_V_18_fu_346_p1;
        tmp_qpn_V_19_reg_490 <= tmp_qpn_V_19_fu_278_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_request_vaddr_V_flag_1_phi_fu_178_p6 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        request_dma_length_V <= ap_phi_mux_request_dma_length_V_3_phi_fu_207_p6;
        request_vaddr_V <= ap_phi_mux_request_vaddr_V_new_2_phi_fu_193_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_98_p3 == 1'd1) & (hrr_fsmState == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        request_qpn_V <= tmp_qpn_V_19_fu_278_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (hrr_fsmState == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_486 <= tmp_nbreadreq_fu_98_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_192)) begin
        if ((icmp_ln895_3_fu_320_p2 == 1'd0)) begin
            ap_phi_mux_request_dma_length_V_1_phi_fu_138_p4 = {{rx_readRequestFifo_V_dout[103:72]}};
        end else if ((icmp_ln895_3_fu_320_p2 == 1'd1)) begin
            ap_phi_mux_request_dma_length_V_1_phi_fu_138_p4 = add_ln701_6_fu_333_p2;
        end else begin
            ap_phi_mux_request_dma_length_V_1_phi_fu_138_p4 = ap_phi_reg_pp0_iter0_request_dma_length_V_1_reg_135;
        end
    end else begin
        ap_phi_mux_request_dma_length_V_1_phi_fu_138_p4 = ap_phi_reg_pp0_iter0_request_dma_length_V_1_reg_135;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln895_fu_350_p2 == 1'd1) & (hrr_fsmState_load_load_fu_266_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_request_dma_length_V_2_phi_fu_168_p4 = add_ln701_fu_369_p2;
    end else begin
        ap_phi_mux_request_dma_length_V_2_phi_fu_168_p4 = ap_phi_reg_pp0_iter0_request_dma_length_V_2_reg_165;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_100)) begin
        if (((tmp_nbreadreq_fu_98_p3 == 1'd1) & (hrr_fsmState == 1'd0))) begin
            ap_phi_mux_request_dma_length_V_3_phi_fu_207_p6 = ap_phi_mux_request_dma_length_V_1_phi_fu_138_p4;
        end else if ((hrr_fsmState_load_load_fu_266_p1 == 1'd1)) begin
            ap_phi_mux_request_dma_length_V_3_phi_fu_207_p6 = ap_phi_mux_request_dma_length_V_2_phi_fu_168_p4;
        end else begin
            ap_phi_mux_request_dma_length_V_3_phi_fu_207_p6 = ap_phi_reg_pp0_iter0_request_dma_length_V_3_reg_204;
        end
    end else begin
        ap_phi_mux_request_dma_length_V_3_phi_fu_207_p6 = ap_phi_reg_pp0_iter0_request_dma_length_V_3_reg_204;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_100)) begin
        if (((tmp_nbreadreq_fu_98_p3 == 1'd0) & (hrr_fsmState == 1'd0))) begin
            ap_phi_mux_request_vaddr_V_flag_1_phi_fu_178_p6 = 1'd0;
        end else if (((tmp_nbreadreq_fu_98_p3 == 1'd1) & (hrr_fsmState == 1'd0))) begin
            ap_phi_mux_request_vaddr_V_flag_1_phi_fu_178_p6 = 1'd1;
        end else if ((hrr_fsmState_load_load_fu_266_p1 == 1'd1)) begin
            ap_phi_mux_request_vaddr_V_flag_1_phi_fu_178_p6 = ap_phi_mux_request_vaddr_V_flag_phi_fu_147_p4;
        end else begin
            ap_phi_mux_request_vaddr_V_flag_1_phi_fu_178_p6 = ap_phi_reg_pp0_iter0_request_vaddr_V_flag_1_reg_175;
        end
    end else begin
        ap_phi_mux_request_vaddr_V_flag_1_phi_fu_178_p6 = ap_phi_reg_pp0_iter0_request_vaddr_V_flag_1_reg_175;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_190)) begin
        if ((icmp_ln895_fu_350_p2 == 1'd0)) begin
            ap_phi_mux_request_vaddr_V_flag_phi_fu_147_p4 = 1'd0;
        end else if ((icmp_ln895_fu_350_p2 == 1'd1)) begin
            ap_phi_mux_request_vaddr_V_flag_phi_fu_147_p4 = 1'd1;
        end else begin
            ap_phi_mux_request_vaddr_V_flag_phi_fu_147_p4 = ap_phi_reg_pp0_iter0_request_vaddr_V_flag_reg_144;
        end
    end else begin
        ap_phi_mux_request_vaddr_V_flag_phi_fu_147_p4 = ap_phi_reg_pp0_iter0_request_vaddr_V_flag_reg_144;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln895_fu_350_p2 == 1'd1) & (hrr_fsmState_load_load_fu_266_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_request_vaddr_V_new_1_phi_fu_158_p4 = add_ln700_fu_362_p2;
    end else begin
        ap_phi_mux_request_vaddr_V_new_1_phi_fu_158_p4 = ap_phi_reg_pp0_iter0_request_vaddr_V_new_1_reg_155;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_100)) begin
        if (((tmp_nbreadreq_fu_98_p3 == 1'd1) & (hrr_fsmState == 1'd0))) begin
            ap_phi_mux_request_vaddr_V_new_2_phi_fu_193_p6 = ap_phi_mux_request_vaddr_V_new_s_phi_fu_129_p4;
        end else if ((hrr_fsmState_load_load_fu_266_p1 == 1'd1)) begin
            ap_phi_mux_request_vaddr_V_new_2_phi_fu_193_p6 = ap_phi_mux_request_vaddr_V_new_1_phi_fu_158_p4;
        end else begin
            ap_phi_mux_request_vaddr_V_new_2_phi_fu_193_p6 = ap_phi_reg_pp0_iter0_request_vaddr_V_new_2_reg_190;
        end
    end else begin
        ap_phi_mux_request_vaddr_V_new_2_phi_fu_193_p6 = ap_phi_reg_pp0_iter0_request_vaddr_V_new_2_reg_190;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_192)) begin
        if ((icmp_ln895_3_fu_320_p2 == 1'd0)) begin
            ap_phi_mux_request_vaddr_V_new_s_phi_fu_129_p4 = {{rx_readRequestFifo_V_dout[71:24]}};
        end else if ((icmp_ln895_3_fu_320_p2 == 1'd1)) begin
            ap_phi_mux_request_vaddr_V_new_s_phi_fu_129_p4 = add_ln700_11_fu_326_p2;
        end else begin
            ap_phi_mux_request_vaddr_V_new_s_phi_fu_129_p4 = ap_phi_reg_pp0_iter0_request_vaddr_V_new_s_reg_126;
        end
    end else begin
        ap_phi_mux_request_vaddr_V_new_s_phi_fu_129_p4 = ap_phi_reg_pp0_iter0_request_vaddr_V_new_s_reg_126;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (hrr_fsmState_load_reg_477 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op54_write_state2 == 1'b1)))) begin
        rx_readEvenFifo_V_blk_n = rx_readEvenFifo_V_full_n;
    end else begin
        rx_readEvenFifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_239)) begin
        if ((hrr_fsmState_load_reg_477 == 1'd1)) begin
            rx_readEvenFifo_V_din = tmp_3_fu_460_p7;
        end else if ((ap_predicate_op54_write_state2 == 1'b1)) begin
            rx_readEvenFifo_V_din = tmp_2_fu_417_p7;
        end else begin
            rx_readEvenFifo_V_din = 'bx;
        end
    end else begin
        rx_readEvenFifo_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (hrr_fsmState_load_reg_477 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op54_write_state2 == 1'b1)))) begin
        rx_readEvenFifo_V_write = 1'b1;
    end else begin
        rx_readEvenFifo_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op9_read_state1 == 1'b1))) begin
        rx_readRequestFifo_V_blk_n = rx_readRequestFifo_V_empty_n;
    end else begin
        rx_readRequestFifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op9_read_state1 == 1'b1))) begin
        rx_readRequestFifo_V_read = 1'b1;
    end else begin
        rx_readRequestFifo_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op52_write_state2 == 1'b1))) begin
        rx_remoteMemCmd_V_blk_n = rx_remoteMemCmd_V_full_n;
    end else begin
        rx_remoteMemCmd_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op52_write_state2 == 1'b1))) begin
        rx_remoteMemCmd_V_write = 1'b1;
    end else begin
        rx_remoteMemCmd_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln700_11_fu_326_p2 = (readAddr_V_fu_288_p4 + 48'd1024);

assign add_ln700_fu_362_p2 = (request_vaddr_V + 48'd1024);

assign add_ln701_6_fu_333_p2 = ($signed(readLength_V_2_fu_299_p4) + $signed(32'd4294966272));

assign add_ln701_fu_369_p2 = ($signed(request_dma_length_V) + $signed(32'd4294966272));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((hrr_fsmState_load_reg_477 == 1'd1) & (rx_readEvenFifo_V_full_n == 1'b0)) | ((rx_readEvenFifo_V_full_n == 1'b0) & (ap_predicate_op54_write_state2 == 1'b1)) | ((rx_remoteMemCmd_V_full_n == 1'b0) & (ap_predicate_op52_write_state2 == 1'b1)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rx_readRequestFifo_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((hrr_fsmState_load_reg_477 == 1'd1) & (rx_readEvenFifo_V_full_n == 1'b0)) | ((rx_readEvenFifo_V_full_n == 1'b0) & (ap_predicate_op54_write_state2 == 1'b1)) | ((rx_remoteMemCmd_V_full_n == 1'b0) & (ap_predicate_op52_write_state2 == 1'b1)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rx_readRequestFifo_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((hrr_fsmState_load_reg_477 == 1'd1) & (rx_readEvenFifo_V_full_n == 1'b0)) | ((rx_readEvenFifo_V_full_n == 1'b0) & (ap_predicate_op54_write_state2 == 1'b1)) | ((rx_remoteMemCmd_V_full_n == 1'b0) & (ap_predicate_op52_write_state2 == 1'b1)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rx_readRequestFifo_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rx_readRequestFifo_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((hrr_fsmState_load_reg_477 == 1'd1) & (rx_readEvenFifo_V_full_n == 1'b0)) | ((rx_readEvenFifo_V_full_n == 1'b0) & (ap_predicate_op54_write_state2 == 1'b1)) | ((rx_remoteMemCmd_V_full_n == 1'b0) & (ap_predicate_op52_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_condition_100 = ((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_159 = ((icmp_ln895_3_fu_320_p2 == 1'd1) & (tmp_nbreadreq_fu_98_p3 == 1'd1) & (hrr_fsmState == 1'd0));
end

always @ (*) begin
    ap_condition_163 = ((tmp_nbreadreq_fu_98_p3 == 1'd1) & (icmp_ln895_3_fu_320_p2 == 1'd0) & (hrr_fsmState == 1'd0));
end

always @ (*) begin
    ap_condition_190 = ((1'b0 == ap_block_pp0_stage0) & (hrr_fsmState_load_load_fu_266_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_192 = ((1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_98_p3 == 1'd1) & (hrr_fsmState == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_205 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_239 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_87 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_request_dma_length_V_1_reg_135 = 'bx;

assign ap_phi_reg_pp0_iter0_request_dma_length_V_2_reg_165 = 'bx;

assign ap_phi_reg_pp0_iter0_request_dma_length_V_3_reg_204 = 'bx;

assign ap_phi_reg_pp0_iter0_request_vaddr_V_flag_1_reg_175 = 'bx;

assign ap_phi_reg_pp0_iter0_request_vaddr_V_flag_reg_144 = 'bx;

assign ap_phi_reg_pp0_iter0_request_vaddr_V_new_1_reg_155 = 'bx;

assign ap_phi_reg_pp0_iter0_request_vaddr_V_new_2_reg_190 = 'bx;

assign ap_phi_reg_pp0_iter0_request_vaddr_V_new_s_reg_126 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_length_V_5_reg_218 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_length_V_reg_242 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_op_code_4_reg_229 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_op_code_reg_253 = 'bx;

always @ (*) begin
    ap_predicate_op52_write_state2 = ((tmp_reg_486 == 1'd1) & (hrr_fsmState_load_reg_477 == 1'd0));
end

always @ (*) begin
    ap_predicate_op54_write_state2 = ((tmp_reg_486 == 1'd1) & (hrr_fsmState_load_reg_477 == 1'd0));
end

always @ (*) begin
    ap_predicate_op9_read_state1 = ((tmp_nbreadreq_fu_98_p3 == 1'd1) & (hrr_fsmState == 1'd0));
end

assign hrr_fsmState_load_load_fu_266_p1 = hrr_fsmState;

assign icmp_ln895_3_fu_320_p2 = ((readLength_V_2_fu_299_p4 > 32'd1024) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_350_p2 = ((request_dma_length_V > 32'd1024) ? 1'b1 : 1'b0);

assign readAddr_V_fu_288_p4 = {{rx_readRequestFifo_V_dout[71:24]}};

assign readLength_V_2_fu_299_p4 = {{rx_readRequestFifo_V_dout[103:72]}};

assign rx_remoteMemCmd_V_din = {{ap_const_lv113_0[112:112]}, {tmp_62_i_fu_396_p4}};

assign sext_ln738_fu_432_p1 = $signed(ap_phi_reg_pp0_iter1_tmp_op_code_reg_253);

assign tmp_2_fu_417_p7 = {{{{{{{{{{2'd1}, {tmp_psn_V_6_reg_506}}}, {ap_phi_reg_pp0_iter1_tmp_length_V_5_reg_218}}}, {48'd0}}}, {tmp_qpn_V_19_reg_490}}}, {ap_phi_reg_pp0_iter1_tmp_op_code_4_reg_229}};

assign tmp_3_fu_460_p7 = {{{{{{{{{{2'd1}, {tmp_psn_V_fu_444_p2}}}, {ap_phi_reg_pp0_iter1_tmp_length_V_reg_242}}}, {48'd0}}}, {request_qpn_V}}}, {zext_ln738_fu_436_p1}};

assign tmp_62_i_fu_396_p4 = {{{readLength_V_2_reg_500}, {tmp_addr_V_fu_393_p1}}, {tmp_qpn_V_18_reg_515}};

assign tmp_addr_V_fu_393_p1 = readAddr_V_reg_495;

assign tmp_nbreadreq_fu_98_p3 = rx_readRequestFifo_V_empty_n;

assign tmp_psn_V_fu_444_p2 = (request_psn_V + 24'd1);

assign tmp_qpn_V_18_fu_346_p1 = rx_readRequestFifo_V_dout[15:0];

assign tmp_qpn_V_19_fu_278_p1 = rx_readRequestFifo_V_dout[23:0];

assign zext_ln738_fu_436_p1 = $unsigned(sext_ln738_fu_432_p1);

endmodule //handle_read_requests
