{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1462493011358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462493011362 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2015 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2015 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462493011362 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462493011362 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462493011362 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462493011362 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462493011362 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462493011362 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462493011362 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Altera Quartus Prime License Agreement, " "Subscription Agreement, the Altera Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462493011362 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Altera MegaCore Function License Agreement, or other  " "the Altera MegaCore Function License Agreement, or other " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462493011362 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable license agreement, including, without limitation,  " "applicable license agreement, including, without limitation, " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462493011362 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "that your use is for the sole purpose of programming logic  " "that your use is for the sole purpose of programming logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462493011362 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "devices manufactured by Altera and sold by Altera or its  " "devices manufactured by Altera and sold by Altera or its " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462493011362 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "authorized distributors.  Please refer to the applicable  " "authorized distributors.  Please refer to the applicable " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462493011362 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement for further details. " "agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462493011362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  5 20:03:30 2016 " "Processing started: Thu May  5 20:03:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1462493011362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493011362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --family=CycloneV -l DE0_Nano_SOPC/synthesis/ -l DE0_Nano_SOPC/synthesis//submodules/ DE0_Nano " "Command: quartus_map --family=CycloneV -l DE0_Nano_SOPC/synthesis/ -l DE0_Nano_SOPC/synthesis//submodules/ DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493011363 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1462493014339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC " "Found entity 1: DE0_Nano_SOPC" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_irq_mapper " "Found entity 1: DE0_Nano_SOPC_irq_mapper" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_irq_mapper.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_1 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_1" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049283 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_1_rsp_mux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_1_rsp_mux" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_1_rsp_demux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_1_rsp_demux" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_1_cmd_mux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_1_cmd_mux" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_1_cmd_demux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_1_cmd_demux" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049306 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049315 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462493049317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462493049317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_1_router_001_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_1_router_001_default_decode" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049318 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_1_router_001 " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_1_router_001" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049318 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462493049320 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462493049320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_1_router_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_1_router_default_decode" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049322 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_1_router " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_1_router" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_008.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_008.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_008 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_008" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_008.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_008.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_rsp_mux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_rsp_mux" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_004 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_004" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_004.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_rsp_demux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_rsp_demux" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_005 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_005" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_005.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_cmd_mux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_cmd_mux" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_cmd_demux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_cmd_demux" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049442 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049442 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049442 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049442 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462493049455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462493049463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_010.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462493049476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_010.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462493049476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_router_010_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_router_010_default_decode" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_010.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049477 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_0_router_010 " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_0_router_010" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_010.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_007.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462493049479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_007.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462493049479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_router_007_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_router_007_default_decode" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_007.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049481 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_0_router_007 " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_0_router_007" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_007.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049481 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462493049483 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462493049483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_router_002_default_decode" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049484 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_0_router_002 " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_0_router_002" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049484 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462493049486 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462493049486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_router_001_default_decode" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049488 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_0_router_001 " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_0_router_001" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049488 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462493049490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462493049490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_router_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_router_default_decode" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049492 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_0_router " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_0_router" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_sysid " "Found entity 1: DE0_Nano_SOPC_sysid" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sysid.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_sw " "Found entity 1: DE0_Nano_SOPC_sw" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sw.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/global_disable.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/global_disable.v" { { "Info" "ISGN_ENTITY_NAME" "1 global_disable " "Found entity 1: global_disable" {  } { { "DE0_Nano_SOPC/synthesis/submodules/global_disable.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/global_disable.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049501 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "power_management.v(25) " "Verilog HDL information at power_management.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "DE0_Nano_SOPC/synthesis/submodules/power_management.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/power_management.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1462493049504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/power_management.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/power_management.v" { { "Info" "ISGN_ENTITY_NAME" "1 power_management " "Found entity 1: power_management" {  } { { "DE0_Nano_SOPC/synthesis/submodules/power_management.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/power_management.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/power_management_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/power_management_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 power_management_slave " "Found entity 1: power_management_slave" {  } { { "DE0_Nano_SOPC/synthesis/submodules/power_management_slave.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/power_management_slave.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_pll_0 " "Found entity 1: DE0_Nano_SOPC_pll_0" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_pll_0.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_onchip_memory2_0 " "Found entity 1: DE0_Nano_SOPC_onchip_memory2_0" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_onchip_memory2_0.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_nios2_gen2_0 " "Found entity 1: DE0_Nano_SOPC_nios2_gen2_0" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_nios2_gen2_0_cpu_test_bench " "Found entity 1: DE0_Nano_SOPC_nios2_gen2_0_cpu_test_bench" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049570 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049570 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049570 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049570 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049570 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049570 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049570 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049570 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049570 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049570 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049570 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049570 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049570 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049570 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049570 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049570 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049570 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE0_Nano_SOPC_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: DE0_Nano_SOPC_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049570 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049570 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049570 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE0_Nano_SOPC_nios2_gen2_0_cpu " "Found entity 21: DE0_Nano_SOPC_nios2_gen2_0_cpu" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file DE0_Nano_SOPC/synthesis/submodules/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/motor_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file DE0_Nano_SOPC/synthesis/submodules/motor_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor_controller " "Found entity 1: motor_controller" {  } { { "DE0_Nano_SOPC/synthesis/submodules/motor_controller.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/motor_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049579 ""} { "Info" "ISGN_ENTITY_NAME" "2 motor_internal " "Found entity 2: motor_internal" {  } { { "DE0_Nano_SOPC/synthesis/submodules/motor_controller.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/motor_controller.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/slave_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/slave_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_controller " "Found entity 1: slave_controller" {  } { { "DE0_Nano_SOPC/synthesis/submodules/slave_controller.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/slave_controller.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_led.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_led " "Found entity 1: DE0_Nano_SOPC_led" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_led.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_key.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_key " "Found entity 1: DE0_Nano_SOPC_key" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_key.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_jtag_uart_sim_scfifo_w " "Found entity 1: DE0_Nano_SOPC_jtag_uart_sim_scfifo_w" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049596 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_jtag_uart_scfifo_w " "Found entity 2: DE0_Nano_SOPC_jtag_uart_scfifo_w" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049596 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_Nano_SOPC_jtag_uart_sim_scfifo_r " "Found entity 3: DE0_Nano_SOPC_jtag_uart_sim_scfifo_r" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049596 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_Nano_SOPC_jtag_uart_scfifo_r " "Found entity 4: DE0_Nano_SOPC_jtag_uart_scfifo_r" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049596 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_Nano_SOPC_jtag_uart " "Found entity 5: DE0_Nano_SOPC_jtag_uart" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_controller_interrupt_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_controller_interrupt_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_controller_interrupt_counter " "Found entity 1: DE0_Nano_SOPC_controller_interrupt_counter" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_controller_interrupt_counter.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_controller_interrupt_counter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/ADC_CTRL.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/ADC_CTRL.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_CTRL " "Found entity 1: ADC_CTRL" {  } { { "DE0_Nano_SOPC/synthesis/submodules/ADC_CTRL.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/ADC_CTRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/adc.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "DE0_Nano_SOPC/synthesis/submodules/adc.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/adc.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/adc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/adc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_controller " "Found entity 1: adc_controller" {  } { { "DE0_Nano_SOPC/synthesis/submodules/adc_controller.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/adc_controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/Altera_UP_Avalon_RS232.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/Altera_UP_Avalon_RS232.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Avalon_RS232 " "Found entity 1: Altera_UP_Avalon_RS232" {  } { { "DE0_Nano_SOPC/synthesis/submodules/Altera_UP_Avalon_RS232.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/Altera_UP_Avalon_RS232.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/Altera_UP_RS232_Counters.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/Altera_UP_RS232_Counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_RS232_Counters " "Found entity 1: Altera_UP_RS232_Counters" {  } { { "DE0_Nano_SOPC/synthesis/submodules/Altera_UP_RS232_Counters.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/Altera_UP_RS232_Counters.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/Altera_UP_RS232_In_Deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/Altera_UP_RS232_In_Deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_RS232_In_Deserializer " "Found entity 1: Altera_UP_RS232_In_Deserializer" {  } { { "DE0_Nano_SOPC/synthesis/submodules/Altera_UP_RS232_In_Deserializer.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/Altera_UP_RS232_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/Altera_UP_RS232_Out_Serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/Altera_UP_RS232_Out_Serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_RS232_Out_Serializer " "Found entity 1: Altera_UP_RS232_Out_Serializer" {  } { { "DE0_Nano_SOPC/synthesis/submodules/Altera_UP_RS232_Out_Serializer.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/Altera_UP_RS232_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/submodules/Altera_UP_SYNC_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/submodules/Altera_UP_SYNC_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "DE0_Nano_SOPC/synthesis/submodules/Altera_UP_SYNC_FIFO.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "power_management/power_management_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file power_management/power_management_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 power_management_slave " "Found entity 1: power_management_slave" {  } { { "power_management/power_management_slave.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/power_management/power_management_slave.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_controller/slave_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file motor_controller/slave_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_controller " "Found entity 1: slave_controller" {  } { { "motor_controller/slave_controller.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/motor_controller/slave_controller.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_controller/motor_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file motor_controller/motor_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor_controller " "Found entity 1: motor_controller" {  } { { "motor_controller/motor_controller.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/motor_controller/motor_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049648 ""} { "Info" "ISGN_ENTITY_NAME" "2 motor_internal " "Found entity 2: motor_internal" {  } { { "motor_controller/motor_controller.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/motor_controller/motor_controller.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_controller/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file motor_controller/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/ADC_CTRL.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/ADC_CTRL.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_CTRL " "Found entity 1: ADC_CTRL" {  } { { "adc/ADC_CTRL.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/adc/ADC_CTRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/adc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/adc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_controller " "Found entity 1: adc_controller" {  } { { "adc/adc_controller.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/adc/adc_controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/adc.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "adc/adc.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/adc/adc.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232/Altera_UP_RS232_Out_Serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232/Altera_UP_RS232_Out_Serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_RS232_Out_Serializer " "Found entity 1: Altera_UP_RS232_Out_Serializer" {  } { { "RS232/Altera_UP_RS232_Out_Serializer.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/RS232/Altera_UP_RS232_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232/Altera_UP_RS232_In_Deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232/Altera_UP_RS232_In_Deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_RS232_In_Deserializer " "Found entity 1: Altera_UP_RS232_In_Deserializer" {  } { { "RS232/Altera_UP_RS232_In_Deserializer.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/RS232/Altera_UP_RS232_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232/Altera_UP_RS232_Counters.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232/Altera_UP_RS232_Counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_RS232_Counters " "Found entity 1: Altera_UP_RS232_Counters" {  } { { "RS232/Altera_UP_RS232_Counters.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/RS232/Altera_UP_RS232_Counters.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232/Altera_UP_Avalon_RS232.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232/Altera_UP_Avalon_RS232.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Avalon_RS232 " "Found entity 1: Altera_UP_Avalon_RS232" {  } { { "RS232/Altera_UP_Avalon_RS232.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/RS232/Altera_UP_Avalon_RS232.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232/Altera_UP_SYNC_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232/Altera_UP_SYNC_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "RS232/Altera_UP_SYNC_FIFO.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/RS232/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049676 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "power_management.v(25) " "Verilog HDL information at power_management.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "power_management/power_management.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/power_management/power_management.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1462493049678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "power_management/power_management.v 1 1 " "Found 1 design units, including 1 entities, in source file power_management/power_management.v" { { "Info" "ISGN_ENTITY_NAME" "1 power_management " "Found entity 1: power_management" {  } { { "power_management/power_management.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/power_management/power_management.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "power_management/global_disable.v 1 1 " "Found 1 design units, including 1 entities, in source file power_management/global_disable.v" { { "Info" "ISGN_ENTITY_NAME" "1 global_disable " "Found entity 1: global_disable" {  } { { "power_management/global_disable.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/power_management/global_disable.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049683 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "imu_in IMU_IN DE0_Nano.v(104) " "Verilog HDL Declaration information at DE0_Nano.v(104): object \"imu_in\" differs only in case from object \"IMU_IN\" in the same scope" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 104 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462493049686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HB1 hb1 DE0_Nano.v(109) " "Verilog HDL Declaration information at DE0_Nano.v(109): object \"HB1\" differs only in case from object \"hb1\" in the same scope" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 109 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462493049686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HB2 hb2 DE0_Nano.v(109) " "Verilog HDL Declaration information at DE0_Nano.v(109): object \"HB2\" differs only in case from object \"hb2\" in the same scope" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 109 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462493049686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HB3 hb3 DE0_Nano.v(109) " "Verilog HDL Declaration information at DE0_Nano.v(109): object \"HB3\" differs only in case from object \"hb3\" in the same scope" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 109 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462493049686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HB4 hb4 DE0_Nano.v(109) " "Verilog HDL Declaration information at DE0_Nano.v(109): object \"HB4\" differs only in case from object \"hb4\" in the same scope" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 109 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462493049686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HB5 hb5 DE0_Nano.v(109) " "Verilog HDL Declaration information at DE0_Nano.v(109): object \"HB5\" differs only in case from object \"hb5\" in the same scope" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 109 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462493049686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HB6 hb6 DE0_Nano.v(109) " "Verilog HDL Declaration information at DE0_Nano.v(109): object \"HB6\" differs only in case from object \"hb6\" in the same scope" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 109 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462493049686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HB7 hb7 DE0_Nano.v(109) " "Verilog HDL Declaration information at DE0_Nano.v(109): object \"HB7\" differs only in case from object \"hb7\" in the same scope" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 109 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462493049686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HB8 hb8 DE0_Nano.v(109) " "Verilog HDL Declaration information at DE0_Nano.v(109): object \"HB8\" differs only in case from object \"hb8\" in the same scope" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 109 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462493049686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano " "Found entity 1: DE0_Nano" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493049688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493049688 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Nano " "Elaborating entity \"DE0_Nano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1462493050224 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_n DE0_Nano.v(100) " "Verilog HDL or VHDL warning at DE0_Nano.v(100): object \"reset_n\" assigned a value but never read" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1462493050227 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "leakdetect DE0_Nano.v(105) " "Verilog HDL or VHDL warning at DE0_Nano.v(105): object \"leakdetect\" assigned a value but never read" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1462493050228 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dual_ch0_A DE0_Nano.v(116) " "Verilog HDL or VHDL warning at DE0_Nano.v(116): object \"dual_ch0_A\" assigned a value but never read" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1462493050228 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dual_ch0_B DE0_Nano.v(116) " "Verilog HDL or VHDL warning at DE0_Nano.v(116): object \"dual_ch0_B\" assigned a value but never read" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1462493050228 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dual_ch1_A DE0_Nano.v(116) " "Verilog HDL or VHDL warning at DE0_Nano.v(116): object \"dual_ch1_A\" assigned a value but never read" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1462493050228 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dual_ch1_B DE0_Nano.v(116) " "Verilog HDL or VHDL warning at DE0_Nano.v(116): object \"dual_ch1_B\" assigned a value but never read" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1462493050228 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[7..3\] DE0_Nano.v(75) " "Output port \"LED\[7..3\]\" at DE0_Nano.v(75) has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462493050236 "|DE0_Nano"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "global_disable global_disable:dis_inst " "Elaborating entity \"global_disable\" for hierarchy \"global_disable:dis_inst\"" {  } { { "DE0_Nano.v" "dis_inst" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493050383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC DE0_Nano_SOPC:DE0_Nano_SOPC_inst " "Elaborating entity \"DE0_Nano_SOPC\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\"" {  } { { "DE0_Nano.v" "DE0_Nano_SOPC_inst" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493050407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Avalon_RS232 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0 " "Elaborating entity \"Altera_UP_Avalon_RS232\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "rs232_0" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493050530 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity Altera_UP_Avalon_RS232.v(91) " "Verilog HDL or VHDL warning at Altera_UP_Avalon_RS232.v(91): object \"write_data_parity\" assigned a value but never read" {  } { { "DE0_Nano_SOPC/synthesis/submodules/Altera_UP_Avalon_RS232.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/Altera_UP_Avalon_RS232.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1462493050532 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|Altera_UP_Avalon_RS232:rs232_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_RS232_In_Deserializer DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer " "Elaborating entity \"Altera_UP_RS232_In_Deserializer\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/Altera_UP_Avalon_RS232.v" "RS232_In_Deserializer" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/Altera_UP_Avalon_RS232.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493050559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_RS232_Counters DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_RS232_Counters:RS232_In_Counters " "Elaborating entity \"Altera_UP_RS232_Counters\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_RS232_Counters:RS232_In_Counters\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/Altera_UP_RS232_In_Deserializer.v" "RS232_In_Counters" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/Altera_UP_RS232_In_Deserializer.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493050579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/Altera_UP_RS232_In_Deserializer.v" "RS232_In_FIFO" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/Altera_UP_RS232_In_Deserializer.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493050607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493051681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/Altera_UP_SYNC_FIFO.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493051693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493051695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493051695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493051695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493051695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493051695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493051695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493051695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493051695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493051695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493051695 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/Altera_UP_SYNC_FIFO.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462493051695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_cea1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_cea1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_cea1 " "Found entity 1: scfifo_cea1" {  } { { "db/scfifo_cea1.tdf" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/scfifo_cea1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493051868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493051868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_cea1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_cea1:auto_generated " "Elaborating entity \"scfifo_cea1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_cea1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/uoftmda/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493051871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_v5a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_v5a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_v5a1 " "Found entity 1: a_dpfifo_v5a1" {  } { { "db/a_dpfifo_v5a1.tdf" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/a_dpfifo_v5a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493051887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493051887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_v5a1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_cea1:auto_generated\|a_dpfifo_v5a1:dpfifo " "Elaborating entity \"a_dpfifo_v5a1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_cea1:auto_generated\|a_dpfifo_v5a1:dpfifo\"" {  } { { "db/scfifo_cea1.tdf" "dpfifo" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/scfifo_cea1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493051890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t0i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t0i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t0i1 " "Found entity 1: altsyncram_t0i1" {  } { { "db/altsyncram_t0i1.tdf" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/altsyncram_t0i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493052011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493052011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t0i1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_cea1:auto_generated\|a_dpfifo_v5a1:dpfifo\|altsyncram_t0i1:FIFOram " "Elaborating entity \"altsyncram_t0i1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_cea1:auto_generated\|a_dpfifo_v5a1:dpfifo\|altsyncram_t0i1:FIFOram\"" {  } { { "db/a_dpfifo_v5a1.tdf" "FIFOram" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/a_dpfifo_v5a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493052014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493052281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493052281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_cea1:auto_generated\|a_dpfifo_v5a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_cea1:auto_generated\|a_dpfifo_v5a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_v5a1.tdf" "almost_full_comparer" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/a_dpfifo_v5a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493052285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_cea1:auto_generated\|a_dpfifo_v5a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_cea1:auto_generated\|a_dpfifo_v5a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_v5a1.tdf" "three_comparison" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/a_dpfifo_v5a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493052294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493052428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493052428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_cea1:auto_generated\|a_dpfifo_v5a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_cea1:auto_generated\|a_dpfifo_v5a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_v5a1.tdf" "rd_ptr_msb" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/a_dpfifo_v5a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493052431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493052602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493052602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_cea1:auto_generated\|a_dpfifo_v5a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_cea1:auto_generated\|a_dpfifo_v5a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_v5a1.tdf" "usedw_counter" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/a_dpfifo_v5a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493052605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493052721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493052721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_cea1:auto_generated\|a_dpfifo_v5a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_cea1:auto_generated\|a_dpfifo_v5a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_v5a1.tdf" "wr_ptr" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/a_dpfifo_v5a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493052724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_RS232_Out_Serializer DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer " "Elaborating entity \"Altera_UP_RS232_Out_Serializer\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/Altera_UP_Avalon_RS232.v" "RS232_Out_Serializer" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/Altera_UP_Avalon_RS232.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493052745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_controller DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|adc_controller:adc_controller_0 " "Elaborating entity \"adc_controller\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|adc_controller:adc_controller_0\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "adc_controller_0" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493053254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|adc_controller:adc_controller_0\|adc:adc " "Elaborating entity \"adc\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|adc_controller:adc_controller_0\|adc:adc\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/adc_controller.v" "adc" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/adc_controller.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493053292 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "scl adc.v(35) " "Output port \"scl\" at adc.v(35) has no driver" {  } { { "DE0_Nano_SOPC/synthesis/submodules/adc.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/adc.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462493053300 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|adc_controller:adc_controller_0|adc:adc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_CTRL DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|adc_controller:adc_controller_0\|adc:adc\|ADC_CTRL:adc_controller_8_channels " "Elaborating entity \"ADC_CTRL\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|adc_controller:adc_controller_0\|adc:adc\|ADC_CTRL:adc_controller_8_channels\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/adc.v" "adc_controller_8_channels" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/adc.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493053318 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ADC_CTRL.v(52) " "Verilog HDL assignment warning at ADC_CTRL.v(52): truncated value with size 32 to match size of target (1)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/ADC_CTRL.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/ADC_CTRL.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1462493053320 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|adc_controller:adc_controller_0|adc:adc|ADC_CTRL:adc_controller_8_channels"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iRST ADC_CTRL.v(57) " "Verilog HDL Always Construct warning at ADC_CTRL.v(57): variable \"iRST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_Nano_SOPC/synthesis/submodules/ADC_CTRL.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/ADC_CTRL.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1462493053320 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|adc_controller:adc_controller_0|adc:adc|ADC_CTRL:adc_controller_8_channels"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iGO ADC_CTRL.v(61) " "Verilog HDL Always Construct warning at ADC_CTRL.v(61): variable \"iGO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_Nano_SOPC/synthesis/submodules/ADC_CTRL.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/ADC_CTRL.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1462493053320 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|adc_controller:adc_controller_0|adc:adc|ADC_CTRL:adc_controller_8_channels"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "go_en ADC_CTRL.v(55) " "Verilog HDL Always Construct warning at ADC_CTRL.v(55): inferring latch(es) for variable \"go_en\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_Nano_SOPC/synthesis/submodules/ADC_CTRL.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/ADC_CTRL.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1462493053321 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|adc_controller:adc_controller_0|adc:adc|ADC_CTRL:adc_controller_8_channels"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ADC_CTRL.v(73) " "Verilog HDL assignment warning at ADC_CTRL.v(73): truncated value with size 32 to match size of target (4)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/ADC_CTRL.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/ADC_CTRL.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1462493053321 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|adc_controller:adc_controller_0|adc:adc|ADC_CTRL:adc_controller_8_channels"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "go_en ADC_CTRL.v(55) " "Inferred latch for \"go_en\" at ADC_CTRL.v(55)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/ADC_CTRL.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/ADC_CTRL.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493053423 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|adc_controller:adc_controller_0|adc:adc|ADC_CTRL:adc_controller_8_channels"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "clock_crossing_io" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493053553 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_avalon_mm_clock_crossing_bridge.v(192) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(192): truncated value with size 32 to match size of target (6)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1462493053565 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_avalon_mm_clock_crossing_bridge.v(194) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(194): truncated value with size 32 to match size of target (6)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1462493053566 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493053603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493053704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493053716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493053783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493053891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_controller_interrupt_counter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_controller_interrupt_counter:controller_interrupt_counter " "Elaborating entity \"DE0_Nano_SOPC_controller_interrupt_counter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_controller_interrupt_counter:controller_interrupt_counter\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "controller_interrupt_counter" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493053973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_jtag_uart DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart " "Elaborating entity \"DE0_Nano_SOPC_jtag_uart\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "jtag_uart" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493054030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_jtag_uart_scfifo_w DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w " "Elaborating entity \"DE0_Nano_SOPC_jtag_uart_scfifo_w\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "the_DE0_Nano_SOPC_jtag_uart_scfifo_w" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493054059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "wfifo" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493054507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493054516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493054516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493054516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493054516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493054516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493054516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493054516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493054516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493054516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493054516 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462493054516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493054623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493054623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/uoftmda/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493054625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493054640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493054640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493054642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493054660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493054660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493054664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493054775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493054775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493054779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493054900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493054900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493054903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493055027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493055027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493055030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_jtag_uart_scfifo_r DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_r:the_DE0_Nano_SOPC_jtag_uart_scfifo_r " "Elaborating entity \"DE0_Nano_SOPC_jtag_uart_scfifo_r\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_r:the_DE0_Nano_SOPC_jtag_uart_scfifo_r\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "the_DE0_Nano_SOPC_jtag_uart_scfifo_r" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493055053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493055703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493055749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493055750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493055750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493055750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493055750 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462493055750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/uoftmda/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493057245 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/uoftmda/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493057257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/home/uoftmda/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493057271 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/home/uoftmda/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493057281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_key DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_key:key " "Elaborating entity \"DE0_Nano_SOPC_key\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_key:key\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "key" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493057291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_led DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_led:led " "Elaborating entity \"DE0_Nano_SOPC_led\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_led:led\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "led" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493057315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_controller DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|slave_controller:motor_controller_0 " "Elaborating entity \"slave_controller\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|slave_controller:motor_controller_0\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "motor_controller_0" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493057332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_controller DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|slave_controller:motor_controller_0\|motor_controller:motor_control_loop\[0\].mc " "Elaborating entity \"motor_controller\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|slave_controller:motor_controller_0\|motor_controller:motor_control_loop\[0\].mc\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/slave_controller.v" "motor_control_loop\[0\].mc" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/slave_controller.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493057414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_internal DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|slave_controller:motor_controller_0\|motor_controller:motor_control_loop\[0\].mc\|motor_internal:mi " "Elaborating entity \"motor_internal\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|slave_controller:motor_controller_0\|motor_controller:motor_control_loop\[0\].mc\|motor_internal:mi\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/motor_controller.v" "mi" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/motor_controller.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493057434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_nios2_gen2_0 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"DE0_Nano_SOPC_nios2_gen2_0\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "nios2_gen2_0" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493057533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_nios2_gen2_0_cpu DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu " "Elaborating entity \"DE0_Nano_SOPC_nios2_gen2_0_cpu\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0.v" "cpu" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493057561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_nios2_gen2_0_cpu_test_bench DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_test_bench:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"DE0_Nano_SOPC_nios2_gen2_0_cpu_test_bench\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_test_bench:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_test_bench\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "the_DE0_Nano_SOPC_nios2_gen2_0_cpu_test_bench" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 3689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493057933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_a_module DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_a_module:DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_a_module:DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_a" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 4205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493057976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_a_module:DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_a_module:DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493058049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_a_module:DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_a_module:DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493058073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_a_module:DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_a_module:DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493058073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493058073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493058073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493058073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493058073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493058073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493058073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493058073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493058073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493058073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493058073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493058073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493058073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493058073 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462493058073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493058200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493058200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_a_module:DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_a_module:DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/uoftmda/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493058202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_b_module DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_b_module:DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_b_module:DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_b" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 4223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493058272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 4709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493058313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_debug DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493058398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493058426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493058435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493058435 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462493058435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_break DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_break:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_break:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493058444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_xbrk DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493058498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_dbrk DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493058517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_itrace DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_itrace:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_itrace:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493058541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_dtrace DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493058641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_td_mode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_dtrace\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_td_mode:DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_dtrace\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_td_mode:DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493058678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493058692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493058797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493058809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493058822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_pib DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_pib:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_pib:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493058837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_im DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_im:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_im:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493058850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_avalon_reg DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493058867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493058892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_nios2_gen2_0_cpu_ociram_sp_ram_module DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem\|DE0_Nano_SOPC_nios2_gen2_0_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"DE0_Nano_SOPC_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem\|DE0_Nano_SOPC_nios2_gen2_0_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "DE0_Nano_SOPC_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493058945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem\|DE0_Nano_SOPC_nios2_gen2_0_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem\|DE0_Nano_SOPC_nios2_gen2_0_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493058971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem\|DE0_Nano_SOPC_nios2_gen2_0_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem\|DE0_Nano_SOPC_nios2_gen2_0_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 2308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493058995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem\|DE0_Nano_SOPC_nios2_gen2_0_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem\|DE0_Nano_SOPC_nios2_gen2_0_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493058996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493058996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493058996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493058996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493058996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493058996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493058996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493058996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493058996 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 2308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462493058996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kg91 " "Found entity 1: altsyncram_kg91" {  } { { "db/altsyncram_kg91.tdf" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/altsyncram_kg91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493059119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493059119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kg91 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem\|DE0_Nano_SOPC_nios2_gen2_0_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated " "Elaborating entity \"altsyncram_kg91\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem\|DE0_Nano_SOPC_nios2_gen2_0_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/uoftmda/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493059121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" "the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493059183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_tck DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper\|DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_tck:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper\|DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_tck:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493059208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_sysclk DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper\|DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper\|DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493059265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper.v" "DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493059321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493059331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493059332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493059332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493059332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493059332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493059332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493059332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493059332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493059332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493059332 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462493059332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/uoftmda/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493059336 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/uoftmda/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493059349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/uoftmda/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493059471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_nios2_gen2_0:nios2_gen2_0\|DE0_Nano_SOPC_nios2_gen2_0_cpu:cpu\|DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci\|DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/uoftmda/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493059617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_onchip_memory2_0 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"DE0_Nano_SOPC_onchip_memory2_0\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_onchip_memory2_0:onchip_memory2_0\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "onchip_memory2_0" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493059671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_onchip_memory2_0.v" "the_altsyncram" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493059696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_onchip_memory2_0.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493059719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493059720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE0_Nano_SOPC_onchip_memory2_0.hex " "Parameter \"init_file\" = \"DE0_Nano_SOPC_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493059720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493059720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 133081 " "Parameter \"maximum_depth\" = \"133081\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493059720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 133081 " "Parameter \"numwords_a\" = \"133081\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493059720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493059720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493059720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493059720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493059720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493059720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493059720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493059720 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_onchip_memory2_0.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462493059720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_21k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_21k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_21k1 " "Found entity 1: altsyncram_21k1" {  } { { "db/altsyncram_21k1.tdf" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/altsyncram_21k1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493059989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493059989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_21k1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_21k1:auto_generated " "Elaborating entity \"altsyncram_21k1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_21k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/uoftmda/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493059992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vma " "Found entity 1: decode_vma" {  } { { "db/decode_vma.tdf" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/decode_vma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493066147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493066147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_vma DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_21k1:auto_generated\|decode_vma:decode3 " "Elaborating entity \"decode_vma\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_21k1:auto_generated\|decode_vma:decode3\"" {  } { { "db/altsyncram_21k1.tdf" "decode3" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/altsyncram_21k1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493066150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_uib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_uib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_uib " "Found entity 1: mux_uib" {  } { { "db/mux_uib.tdf" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/mux_uib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493066293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493066293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_uib DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_21k1:auto_generated\|mux_uib:mux2 " "Elaborating entity \"mux_uib\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_21k1:auto_generated\|mux_uib:mux2\"" {  } { { "db/altsyncram_21k1.tdf" "mux2" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/altsyncram_21k1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493066296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_pll_0 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_pll_0:pll_0 " "Elaborating entity \"DE0_Nano_SOPC_pll_0\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_pll_0:pll_0\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "pll_0" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493066509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_pll_0.v" "altera_pll_i" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_pll_0.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493066586 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1462493066703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_pll_0.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_pll_0.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493066783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 5 " "Parameter \"number_of_clocks\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 8333 ps " "Parameter \"phase_shift1\" = \"8333 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 10.000000 MHz " "Parameter \"output_clock_frequency2\" = \"10.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 40.000000 MHz " "Parameter \"output_clock_frequency3\" = \"40.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 2.000000 MHz " "Parameter \"output_clock_frequency4\" = \"2.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493066784 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_pll_0.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_pll_0.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462493066784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "power_management_slave DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|power_management_slave:power_management_slave_0 " "Elaborating entity \"power_management_slave\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|power_management_slave:power_management_slave_0\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "power_management_slave_0" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493066794 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readdata\[31..3\] power_management_slave.v(11) " "Output port \"readdata\[31..3\]\" at power_management_slave.v(11) has no driver" {  } { { "DE0_Nano_SOPC/synthesis/submodules/power_management_slave.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/power_management_slave.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462493066796 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|power_management_slave:power_management_slave_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "power_management DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|power_management_slave:power_management_slave_0\|power_management:pm_inst " "Elaborating entity \"power_management\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|power_management_slave:power_management_slave_0\|power_management:pm_inst\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/power_management_slave.v" "pm_inst" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/power_management_slave.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493066810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_sw DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sw:sw " "Elaborating entity \"DE0_Nano_SOPC_sw\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sw:sw\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "sw" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493066835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_sysid DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sysid:sysid " "Elaborating entity \"DE0_Nano_SOPC_sysid\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sysid:sysid\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "sysid" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493066863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "mm_interconnect_0" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493066876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493068035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493068077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493068120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:motor_controller_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:motor_controller_0_avalon_slave_0_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "motor_controller_0_avalon_slave_0_translator" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493068164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:power_management_slave_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:power_management_slave_0_avalon_slave_0_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "power_management_slave_0_avalon_slave_0_translator" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493068213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493068272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clock_crossing_io_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clock_crossing_io_s0_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "clock_crossing_io_s0_translator" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493068319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:controller_interrupt_counter_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:controller_interrupt_counter_s1_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "controller_interrupt_counter_s1_translator" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493068361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493068404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493068445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493068484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493068522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493068577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493068623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:motor_controller_0_avalon_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:motor_controller_0_avalon_slave_0_agent_rdata_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "motor_controller_0_avalon_slave_0_agent_rdata_fifo" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493068741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "clock_crossing_io_s0_agent_rsp_fifo" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 2669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493068894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "onchip_memory2_0_s1_agent" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 2919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493070953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493071003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rsp_fifo" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 2960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493071050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router:router " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router:router\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "router" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 2976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493071145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router:router\|DE0_Nano_SOPC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router:router\|DE0_Nano_SOPC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493071234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_001 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_001\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_001:router_001\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "router_001" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 2992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493071247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_001_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_001:router_001\|DE0_Nano_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_001:router_001\|DE0_Nano_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493071314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_002 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_002\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_002:router_002\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "router_002" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493071326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_002_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_002:router_002\|DE0_Nano_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_002:router_002\|DE0_Nano_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493071350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_007 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_007\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_007:router_007\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "router_007" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493071404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_007_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_007:router_007\|DE0_Nano_SOPC_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_007_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_007:router_007\|DE0_Nano_SOPC_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493071430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_010 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_010\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_010:router_010\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "router_010" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493071463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_010_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_010:router_010\|DE0_Nano_SOPC_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_010_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_010:router_010\|DE0_Nano_SOPC_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_010.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493071488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "onchip_memory2_0_s1_burst_adapter" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493071501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493071527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_cmd_demux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_cmd_demux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cmd_demux" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493071547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493071604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_cmd_mux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_cmd_mux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cmd_mux" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493071626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_005 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_005\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cmd_mux_005" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493071664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_005.sv" "arb" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_005.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493071711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493071726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_rsp_demux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_rsp_demux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "rsp_demux" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493071767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493071784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_004 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_004\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "rsp_demux_004" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493071813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_rsp_mux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_rsp_mux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "rsp_mux" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493071852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493071994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493072009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493072022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493072066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "onchip_memory2_0_s1_rsp_width_adapter" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493072088 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1462493072125 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1462493072129 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1462493072130 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "onchip_memory2_0_s1_cmd_width_adapter" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493072251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "crosser" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493072356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493072389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493072465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493072671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493072687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_008 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_008\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "avalon_st_adapter_008" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493072769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0:error_adapter_0\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_008.v" "error_adapter_0" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_008.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493072782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "mm_interconnect_1" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493072798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clock_crossing_io_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clock_crossing_io_m0_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "clock_crossing_io_m0_translator" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493073134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "sysid_control_slave_translator" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493073170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "key_s1_translator" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493073218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:clock_crossing_io_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:clock_crossing_io_m0_agent\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "clock_crossing_io_m0_agent" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493073276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_control_slave_agent\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "sysid_control_slave_agent" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493073310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493073361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "sysid_control_slave_agent_rsp_fifo" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493073391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_router DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_router:router " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_router\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_router:router\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "router" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493073526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_router_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_router:router\|DE0_Nano_SOPC_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_router_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_router:router\|DE0_Nano_SOPC_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493073565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_router_001 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_router_001\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_router_001:router_001\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "router_001" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493073577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_router_001_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_router_001:router_001\|DE0_Nano_SOPC_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_router_001_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_router_001:router_001\|DE0_Nano_SOPC_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493073598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "clock_crossing_io_m0_limiter" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 1335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493073640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_cmd_demux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_cmd_demux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "cmd_demux" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 1370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493073684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_cmd_mux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_cmd_mux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "cmd_mux" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 1387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493073710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_rsp_demux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_rsp_demux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "rsp_demux" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 1455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493073740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_rsp_mux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_rsp_mux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "rsp_mux" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 1541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493073770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_mux.sv" "arb" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493073826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493073839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_irq_mapper DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_irq_mapper:irq_mapper " "Elaborating entity \"DE0_Nano_SOPC_irq_mapper\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_irq_mapper:irq_mapper\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "irq_mapper" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493073897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "irq_synchronizer" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493073907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493073928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493073936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493073936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493073936 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462493073936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "/home/uoftmda/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493073939 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "/home/uoftmda/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493073947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "rst_controller" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493073999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493074017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493074029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller_003\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "rst_controller_003" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493074070 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1462493083337 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.05.05.20:04:58 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl " "2016.05.05.20:04:58 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493098788 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493105134 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493105695 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493107270 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493107375 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493107487 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493107654 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493107708 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493107711 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1462493108694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7325694e/alt_sld_fab.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/ip/sld7325694e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493109120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493109120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493109268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493109268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493109272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493109272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493109338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493109338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493109477 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493109477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493109477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493109560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493109560 ""}
{ "Warning" "WSGN_WIRE_LOOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|adc_controller:adc_controller_0\|adc:adc\|sda " "Node \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|adc_controller:adc_controller_0\|adc:adc\|sda\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "DE0_Nano_SOPC/synthesis/submodules/adc.v" "sda" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/adc.v" 34 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1462493112847 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "/home/uoftmda/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_pll_0.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_pll_0.v" 97 0 0 } } { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 319 0 0 } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493113654 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_pll_0:pll_0|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[3\] " "Synthesized away node \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[3\]\"" {  } { { "altera_pll.v" "" { Text "/home/uoftmda/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_pll_0.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_pll_0.v" 97 0 0 } } { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 319 0 0 } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493113654 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_pll_0:pll_0|altera_pll:altera_pll_i|general[3].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1462493113654 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1462493113654 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462493125849 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462493125849 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462493125849 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462493125849 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 23 " "Parameter WIDTH_B set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462493125849 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462493125849 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462493125849 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462493125849 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462493125849 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462493125849 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462493125849 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462493125849 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462493125849 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462493125849 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1462493125849 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462493125849 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462493125849 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462493125849 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462493125849 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 15 " "Parameter WIDTH_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462493125849 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462493125849 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462493125849 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462493125849 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462493125849 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462493125849 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462493125849 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462493125849 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462493125849 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1462493125849 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1462493125849 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1462493125849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493126005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493126005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 23 " "Parameter \"WIDTH_A\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493126005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493126005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493126005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 23 " "Parameter \"WIDTH_B\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493126005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493126005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493126005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493126005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493126005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493126005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493126005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493126005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493126005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493126005 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462493126005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_46j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_46j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_46j1 " "Found entity 1: altsyncram_46j1" {  } { { "db/altsyncram_46j1.tdf" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/altsyncram_46j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493126128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493126128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493126213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493126213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 15 " "Parameter \"WIDTH_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493126213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493126213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493126213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 15 " "Parameter \"WIDTH_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493126213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493126213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493126213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493126213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493126213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493126213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493126213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493126213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493126213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462493126213 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462493126213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_86j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_86j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_86j1 " "Found entity 1: altsyncram_86j1" {  } { { "db/altsyncram_86j1.tdf" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/altsyncram_86j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462493126331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493126331 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\|altsyncram_86j1:auto_generated\|ram_block1a10 " "Synthesized away node \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\|altsyncram_86j1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_86j1.tdf" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/db/altsyncram_86j1.tdf" 339 2 0 } } { "altsyncram.tdf" "" { Text "/home/uoftmda/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } } { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 209 0 0 } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493126706 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a10"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1462493126706 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1462493126706 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1462493127779 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[7\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[9\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[11\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[13\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[15\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[17\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[19\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[20\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[21\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[23\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[25\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[26\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[27\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[28\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[29\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[30\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[31\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[33\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[34\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[34\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[35\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[3\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[5\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[7\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[9\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[13\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[15\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[17\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[19\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[21\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[23\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[25\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[27\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[29\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128311 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[31\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128311 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[33\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462493128311 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1462493128310 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1462493128313 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1462493128313 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[0\] GND pin " "The pin \"GPIO_0\[0\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[1\] GND pin " "The pin \"GPIO_0\[1\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[2\] GND pin " "The pin \"GPIO_0\[2\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[4\] GND pin " "The pin \"GPIO_0\[4\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[6\] GND pin " "The pin \"GPIO_0\[6\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[8\] GND pin " "The pin \"GPIO_0\[8\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[10\] GND pin " "The pin \"GPIO_0\[10\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[12\] GND pin " "The pin \"GPIO_0\[12\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[22\] GND pin " "The pin \"GPIO_0\[22\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[24\] GND pin " "The pin \"GPIO_0\[24\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[0\] GND pin " "The pin \"GPIO_1\[0\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[1\] GND pin " "The pin \"GPIO_1\[1\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[2\] GND pin " "The pin \"GPIO_1\[2\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[4\] GND pin " "The pin \"GPIO_1\[4\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[6\] GND pin " "The pin \"GPIO_1\[6\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[8\] GND pin " "The pin \"GPIO_1\[8\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[10\] GND pin " "The pin \"GPIO_1\[10\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[12\] GND pin " "The pin \"GPIO_1\[12\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[22\] GND pin " "The pin \"GPIO_1\[22\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[24\] GND pin " "The pin \"GPIO_1\[24\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[26\] GND pin " "The pin \"GPIO_1\[26\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[28\] GND pin " "The pin \"GPIO_1\[28\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[30\] GND pin " "The pin \"GPIO_1\[30\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[32\] GND pin " "The pin \"GPIO_1\[32\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[34\] GND pin " "The pin \"GPIO_1\[34\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462493128313 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[35\] GND pin " "The pin \"GPIO_1\[35\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462493128313 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1462493128313 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[11\]~synth " "Node \"GPIO_0\[11\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[13\]~synth " "Node \"GPIO_0\[13\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[15\]~synth " "Node \"GPIO_0\[15\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[17\]~synth " "Node \"GPIO_0\[17\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[19\]~synth " "Node \"GPIO_0\[19\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[20\]~synth " "Node \"GPIO_0\[20\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[21\]~synth " "Node \"GPIO_0\[21\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[23\]~synth " "Node \"GPIO_0\[23\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[25\]~synth " "Node \"GPIO_0\[25\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[26\]~synth " "Node \"GPIO_0\[26\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[27\]~synth " "Node \"GPIO_0\[27\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[28\]~synth " "Node \"GPIO_0\[28\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[29\]~synth " "Node \"GPIO_0\[29\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[30\]~synth " "Node \"GPIO_0\[30\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[31\]~synth " "Node \"GPIO_0\[31\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[33\]~synth " "Node \"GPIO_0\[33\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[34\]~synth " "Node \"GPIO_0\[34\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[35\]~synth " "Node \"GPIO_0\[35\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[3\]~synth " "Node \"GPIO_1\[3\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[5\]~synth " "Node \"GPIO_1\[5\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[7\]~synth " "Node \"GPIO_1\[7\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[9\]~synth " "Node \"GPIO_1\[9\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[11\]~synth " "Node \"GPIO_1\[11\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[13\]~synth " "Node \"GPIO_1\[13\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[14\]~synth " "Node \"GPIO_1\[14\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[15\]~synth " "Node \"GPIO_1\[15\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[17\]~synth " "Node \"GPIO_1\[17\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[19\]~synth " "Node \"GPIO_1\[19\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[21\]~synth " "Node \"GPIO_1\[21\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[23\]~synth " "Node \"GPIO_1\[23\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[25\]~synth " "Node \"GPIO_1\[25\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[27\]~synth " "Node \"GPIO_1\[27\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[29\]~synth " "Node \"GPIO_1\[29\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[31\]~synth " "Node \"GPIO_1\[31\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[33\]~synth " "Node \"GPIO_1\[33\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462493135600 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1462493135600 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462493135603 "|DE0_Nano|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462493135603 "|DE0_Nano|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462493135603 "|DE0_Nano|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462493135603 "|DE0_Nano|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462493135603 "|DE0_Nano|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST VCC " "Pin \"ADC_CONVST\" is stuck at VCC" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462493135603 "|DE0_Nano|ADC_CONVST"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1462493135603 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493137369 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[2\] GPIO_0\[14\] " "Output pin \"LED\[2\]\" driven by bidirectional pin \"GPIO_0\[14\]\" cannot be tri-stated" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 75 -1 0 } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v" 91 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1462493138328 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "503 " "503 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1462493149509 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_ADC 24 " "Ignored 24 assignments for entity \"DE0_NANO_SOC_ADC\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150505 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_NANO_SOC_ADC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_NANO_SOC_ADC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150505 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1462493150505 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_Default 24 " "Ignored 24 assignments for entity \"DE0_NANO_SOC_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_NANO_SOC_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_NANO_SOC_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150507 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1462493150507 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ghrd 24 " "Ignored 24 assignments for entity \"ghrd\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150510 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1462493150510 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_first_fpga 24 " "Ignored 24 assignments for entity \"my_first_fpga\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity my_first_fpga -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1462493150512 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1462493150512 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.map.smsg " "Generated suppressed messages file /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493151803 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "18 0 3 0 0 " "Adding 18 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1462493159548 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462493159548 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5278 " "Implemented 5278 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1462493162646 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1462493162646 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1462493162646 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4742 " "Implemented 4742 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1462493162646 ""} { "Info" "ICUT_CUT_TM_RAMS" "437 " "Implemented 437 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1462493162646 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1462493162646 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1462493162646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 253 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 253 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1481 " "Peak virtual memory: 1481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1462493162883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  5 20:06:02 2016 " "Processing ended: Thu May  5 20:06:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1462493162883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:32 " "Elapsed time: 00:02:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1462493162883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:11 " "Total CPU time (on all processors): 00:03:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1462493162883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1462493162883 ""}
