
*** Running vivado
    with args -log memristor_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source memristor_wrapper.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source memristor_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top memristor_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_1_0/memristor_ADC_1_0.dcp' for cell 'memristor_i/ADC_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_2_0/memristor_ADC_2_0.dcp' for cell 'memristor_i/ADC_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_3_0/memristor_ADC_3_0.dcp' for cell 'memristor_i/ADC_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_4_0/memristor_ADC_4_0.dcp' for cell 'memristor_i/ADC_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_CTRL_WEST_0/memristor_CTRL_WEST_0.dcp' for cell 'memristor_i/CTRL_WEST'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_DA4_GPIO_0/memristor_DA4_GPIO_0.dcp' for cell 'memristor_i/DA4_GPIO'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_DA4_SPI_0/memristor_DA4_SPI_0.dcp' for cell 'memristor_i/DA4_SPI'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_PGA_GPIO_0/memristor_PGA_GPIO_0.dcp' for cell 'memristor_i/PGA_GPIO'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_PGA_SPI_0/memristor_PGA_SPI_0.dcp' for cell 'memristor_i/PGA_SPI'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_oddr_0_0/memristor_oddr_0_0.dcp' for cell 'memristor_i/oddr_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_processing_system7_0_0/memristor_processing_system7_0_0.dcp' for cell 'memristor_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_rst_ps7_0_100M_0/memristor_rst_ps7_0_100M_0.dcp' for cell 'memristor_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_xbar_0/memristor_xbar_0.dcp' for cell 'memristor_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_auto_pc_0/memristor_auto_pc_0.dcp' for cell 'memristor_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1162.742 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_1_0/memristor_ADC_1_0_board.xdc] for cell 'memristor_i/ADC_1/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_1_0/memristor_ADC_1_0_board.xdc] for cell 'memristor_i/ADC_1/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_1_0/memristor_ADC_1_0.xdc] for cell 'memristor_i/ADC_1/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_1_0/memristor_ADC_1_0.xdc] for cell 'memristor_i/ADC_1/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_2_0/memristor_ADC_2_0_board.xdc] for cell 'memristor_i/ADC_2/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_2_0/memristor_ADC_2_0_board.xdc] for cell 'memristor_i/ADC_2/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_2_0/memristor_ADC_2_0.xdc] for cell 'memristor_i/ADC_2/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_2_0/memristor_ADC_2_0.xdc] for cell 'memristor_i/ADC_2/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_3_0/memristor_ADC_3_0_board.xdc] for cell 'memristor_i/ADC_3/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_3_0/memristor_ADC_3_0_board.xdc] for cell 'memristor_i/ADC_3/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_3_0/memristor_ADC_3_0.xdc] for cell 'memristor_i/ADC_3/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_3_0/memristor_ADC_3_0.xdc] for cell 'memristor_i/ADC_3/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_4_0/memristor_ADC_4_0_board.xdc] for cell 'memristor_i/ADC_4/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_4_0/memristor_ADC_4_0_board.xdc] for cell 'memristor_i/ADC_4/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_4_0/memristor_ADC_4_0.xdc] for cell 'memristor_i/ADC_4/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_4_0/memristor_ADC_4_0.xdc] for cell 'memristor_i/ADC_4/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_CTRL_WEST_0/memristor_CTRL_WEST_0_board.xdc] for cell 'memristor_i/CTRL_WEST/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_CTRL_WEST_0/memristor_CTRL_WEST_0_board.xdc] for cell 'memristor_i/CTRL_WEST/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_CTRL_WEST_0/memristor_CTRL_WEST_0.xdc] for cell 'memristor_i/CTRL_WEST/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_CTRL_WEST_0/memristor_CTRL_WEST_0.xdc] for cell 'memristor_i/CTRL_WEST/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_DA4_GPIO_0/memristor_DA4_GPIO_0_board.xdc] for cell 'memristor_i/DA4_GPIO/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_DA4_GPIO_0/memristor_DA4_GPIO_0_board.xdc] for cell 'memristor_i/DA4_GPIO/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_DA4_GPIO_0/memristor_DA4_GPIO_0.xdc] for cell 'memristor_i/DA4_GPIO/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_DA4_GPIO_0/memristor_DA4_GPIO_0.xdc] for cell 'memristor_i/DA4_GPIO/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_DA4_SPI_0/memristor_DA4_SPI_0_board.xdc] for cell 'memristor_i/DA4_SPI/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_DA4_SPI_0/memristor_DA4_SPI_0_board.xdc] for cell 'memristor_i/DA4_SPI/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_DA4_SPI_0/memristor_DA4_SPI_0.xdc] for cell 'memristor_i/DA4_SPI/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_DA4_SPI_0/memristor_DA4_SPI_0.xdc] for cell 'memristor_i/DA4_SPI/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_PGA_GPIO_0/memristor_PGA_GPIO_0_board.xdc] for cell 'memristor_i/PGA_GPIO/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_PGA_GPIO_0/memristor_PGA_GPIO_0_board.xdc] for cell 'memristor_i/PGA_GPIO/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_PGA_GPIO_0/memristor_PGA_GPIO_0.xdc] for cell 'memristor_i/PGA_GPIO/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_PGA_GPIO_0/memristor_PGA_GPIO_0.xdc] for cell 'memristor_i/PGA_GPIO/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_PGA_SPI_0/memristor_PGA_SPI_0_board.xdc] for cell 'memristor_i/PGA_SPI/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_PGA_SPI_0/memristor_PGA_SPI_0_board.xdc] for cell 'memristor_i/PGA_SPI/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_PGA_SPI_0/memristor_PGA_SPI_0.xdc] for cell 'memristor_i/PGA_SPI/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_PGA_SPI_0/memristor_PGA_SPI_0.xdc] for cell 'memristor_i/PGA_SPI/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_processing_system7_0_0/memristor_processing_system7_0_0.xdc] for cell 'memristor_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_processing_system7_0_0/memristor_processing_system7_0_0.xdc] for cell 'memristor_i/processing_system7_0/inst'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_rst_ps7_0_100M_0/memristor_rst_ps7_0_100M_0_board.xdc] for cell 'memristor_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_rst_ps7_0_100M_0/memristor_rst_ps7_0_100M_0_board.xdc] for cell 'memristor_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_rst_ps7_0_100M_0/memristor_rst_ps7_0_100M_0.xdc] for cell 'memristor_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_rst_ps7_0_100M_0/memristor_rst_ps7_0_100M_0.xdc] for cell 'memristor_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/ZCU702_Projects/ZCU702_memristor/design/project_11.srcs/constrs_1/new/zc702.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/ZCU702_Projects/ZCU702_memristor/design/project_11.srcs/constrs_1/new/zc702.xdc:425]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ZCU702_Projects/ZCU702_memristor/design/project_11.srcs/constrs_1/new/zc702.xdc:425]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/ZCU702_Projects/ZCU702_memristor/design/project_11.srcs/constrs_1/new/zc702.xdc]
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_DA4_SPI_0/memristor_DA4_SPI_0_clocks.xdc] for cell 'memristor_i/DA4_SPI/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_DA4_SPI_0/memristor_DA4_SPI_0_clocks.xdc:50]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1734.273 ; gain = 571.531
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_DA4_SPI_0/memristor_DA4_SPI_0_clocks.xdc] for cell 'memristor_i/DA4_SPI/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_PGA_SPI_0/memristor_PGA_SPI_0_clocks.xdc] for cell 'memristor_i/PGA_SPI/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_PGA_SPI_0/memristor_PGA_SPI_0_clocks.xdc] for cell 'memristor_i/PGA_SPI/U0'
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1734.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances

26 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1734.273 ; gain = 571.531
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.958 . Memory (MB): peak = 1734.273 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1977669bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 1734.273 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1876597ac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.344 . Memory (MB): peak = 1908.590 ; gain = 0.348
INFO: [Opt 31-389] Phase Retarget created 55 cells and removed 120 cells
INFO: [Opt 31-1021] In phase Retarget, 48 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 12bc67d55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.397 . Memory (MB): peak = 1908.590 ; gain = 0.348
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 19 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16a60e91f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.722 . Memory (MB): peak = 1908.590 ; gain = 0.348
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 457 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 16a60e91f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.809 . Memory (MB): peak = 1908.590 ; gain = 0.348
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16a60e91f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.829 . Memory (MB): peak = 1908.590 ; gain = 0.348
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1949d34a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.867 . Memory (MB): peak = 1908.590 ; gain = 0.348
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              55  |             120  |                                             48  |
|  Constant propagation         |               4  |              19  |                                              2  |
|  Sweep                        |               4  |             457  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1908.590 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 5611094f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1908.590 ; gain = 0.348

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 5611094f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1908.590 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 5611094f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1908.590 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1908.590 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 5611094f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1908.590 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1932.816 ; gain = 0.152
INFO: [Common 17-1381] The checkpoint 'C:/ZCU702_Projects/ZCU702_memristor/design/project_11.runs/impl_1/memristor_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file memristor_wrapper_drc_opted.rpt -pb memristor_wrapper_drc_opted.pb -rpx memristor_wrapper_drc_opted.rpx
Command: report_drc -file memristor_wrapper_drc_opted.rpt -pb memristor_wrapper_drc_opted.pb -rpx memristor_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/ZCU702_Projects/ZCU702_memristor/design/project_11.runs/impl_1/memristor_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2003.285 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17c577b9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2003.285 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2003.285 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f2a63aae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.992 . Memory (MB): peak = 2003.285 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 156343be1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2003.285 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 156343be1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2003.285 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 156343be1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2003.285 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17a272c23

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2003.285 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1e34fbd85

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2003.285 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 120 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 52 nets or cells. Created 0 new cell, deleted 52 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2003.285 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             52  |                    52  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             52  |                    52  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1534b7377

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2003.285 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1e4b14776

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2003.285 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1e4b14776

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2003.285 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11e770664

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2003.285 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e43fc521

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2003.285 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c6a6c70c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2003.285 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a7679677

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2003.285 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 16f707b81

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2003.285 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 96012f0c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2003.285 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9a8b5812

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2003.285 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 9a8b5812

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2003.285 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 7083c1f2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.387 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: abcc3cd4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.215 . Memory (MB): peak = 2003.285 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 91d499e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.232 . Memory (MB): peak = 2003.285 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 7083c1f2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2003.285 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.387. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2003.285 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1447252a3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2003.285 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1447252a3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2003.285 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1447252a3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2003.285 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1447252a3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2003.285 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2003.285 ; gain = 0.000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2003.285 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17733726d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2003.285 ; gain = 0.000
Ending Placer Task | Checksum: 864a2815

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2003.285 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2003.285 ; gain = 1.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.490 . Memory (MB): peak = 2003.285 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/ZCU702_Projects/ZCU702_memristor/design/project_11.runs/impl_1/memristor_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file memristor_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2003.285 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file memristor_wrapper_utilization_placed.rpt -pb memristor_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file memristor_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2003.285 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.493 . Memory (MB): peak = 2015.422 ; gain = 12.137
INFO: [Common 17-1381] The checkpoint 'C:/ZCU702_Projects/ZCU702_memristor/design/project_11.runs/impl_1/memristor_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 30316b4 ConstDB: 0 ShapeSum: 83471161 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 58546acc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2118.156 ; gain = 93.746
Post Restoration Checksum: NetGraph: 4311b9d8 NumContArr: 1542b0f4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 58546acc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2118.168 ; gain = 93.758

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 58546acc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2124.934 ; gain = 100.523

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 58546acc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2124.934 ; gain = 100.523
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 165e88423

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2153.977 ; gain = 129.566
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.432  | TNS=0.000  | WHS=-0.201 | THS=-109.714|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 178ddc69e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2153.977 ; gain = 129.566
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.432  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1ae0755ad

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2159.480 ; gain = 135.070
Phase 2 Router Initialization | Checksum: 2344bc0e1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2159.480 ; gain = 135.070

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4158
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4158
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2344bc0e1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2159.480 ; gain = 135.070
Phase 3 Initial Routing | Checksum: 1b536071c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2159.480 ; gain = 135.070

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 318
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.462  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12892fc0d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2159.480 ; gain = 135.070

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.462  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b088fb3a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2159.480 ; gain = 135.070
Phase 4 Rip-up And Reroute | Checksum: 1b088fb3a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2159.480 ; gain = 135.070

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b088fb3a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2159.480 ; gain = 135.070

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b088fb3a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2159.480 ; gain = 135.070
Phase 5 Delay and Skew Optimization | Checksum: 1b088fb3a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2159.480 ; gain = 135.070

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 214a0bd60

Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2159.480 ; gain = 135.070
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.577  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1649849ed

Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2159.480 ; gain = 135.070
Phase 6 Post Hold Fix | Checksum: 1649849ed

Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2159.480 ; gain = 135.070

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.733665 %
  Global Horizontal Routing Utilization  = 0.907032 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1649849ed

Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2159.480 ; gain = 135.070

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1649849ed

Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2159.480 ; gain = 135.070

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 154b619ff

Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2159.480 ; gain = 135.070

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.577  | TNS=0.000  | WHS=0.032  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 154b619ff

Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2159.480 ; gain = 135.070
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2159.480 ; gain = 135.070

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 2159.480 ; gain = 144.059
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.786 . Memory (MB): peak = 2162.945 ; gain = 3.465
INFO: [Common 17-1381] The checkpoint 'C:/ZCU702_Projects/ZCU702_memristor/design/project_11.runs/impl_1/memristor_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file memristor_wrapper_drc_routed.rpt -pb memristor_wrapper_drc_routed.pb -rpx memristor_wrapper_drc_routed.rpx
Command: report_drc -file memristor_wrapper_drc_routed.rpt -pb memristor_wrapper_drc_routed.pb -rpx memristor_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/ZCU702_Projects/ZCU702_memristor/design/project_11.runs/impl_1/memristor_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file memristor_wrapper_methodology_drc_routed.rpt -pb memristor_wrapper_methodology_drc_routed.pb -rpx memristor_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file memristor_wrapper_methodology_drc_routed.rpt -pb memristor_wrapper_methodology_drc_routed.pb -rpx memristor_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/ZCU702_Projects/ZCU702_memristor/design/project_11.runs/impl_1/memristor_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file memristor_wrapper_power_routed.rpt -pb memristor_wrapper_power_summary_routed.pb -rpx memristor_wrapper_power_routed.rpx
Command: report_power -file memristor_wrapper_power_routed.rpt -pb memristor_wrapper_power_summary_routed.pb -rpx memristor_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
119 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file memristor_wrapper_route_status.rpt -pb memristor_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file memristor_wrapper_timing_summary_routed.rpt -pb memristor_wrapper_timing_summary_routed.pb -rpx memristor_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file memristor_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file memristor_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file memristor_wrapper_bus_skew_routed.rpt -pb memristor_wrapper_bus_skew_routed.pb -rpx memristor_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force memristor_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./memristor_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2631.922 ; gain = 444.969
INFO: [Common 17-206] Exiting Vivado at Mon Apr 15 13:00:21 2024...
