
RecuDriver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d4c4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004fc  0800d658  0800d658  0001d658  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800db54  0800db54  0001db54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800db5c  0800db5c  0001db5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800db60  0800db60  0001db60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000684  20000000  0800db64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020684  2**0
                  CONTENTS
  8 .bss          000009ec  20000684  20000684  00020684  2**2
                  ALLOC
  9 ._user_heap_stack 00000c00  20001070  20001070  00020684  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020684  2**0
                  CONTENTS, READONLY
 11 .debug_info   000209c1  00000000  00000000  000206b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00003d1e  00000000  00000000  00041075  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001ac8  00000000  00000000  00044d98  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001968  00000000  00000000  00046860  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000da91  00000000  00000000  000481c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000890d  00000000  00000000  00055c59  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0005e566  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008450  00000000  00000000  0005e5e4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000684 	.word	0x20000684
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d63c 	.word	0x0800d63c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000688 	.word	0x20000688
 80001cc:	0800d63c 	.word	0x0800d63c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_ldivmod>:
 8000ba0:	b97b      	cbnz	r3, 8000bc2 <__aeabi_ldivmod+0x22>
 8000ba2:	b972      	cbnz	r2, 8000bc2 <__aeabi_ldivmod+0x22>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bfbe      	ittt	lt
 8000ba8:	2000      	movlt	r0, #0
 8000baa:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000bae:	e006      	blt.n	8000bbe <__aeabi_ldivmod+0x1e>
 8000bb0:	bf08      	it	eq
 8000bb2:	2800      	cmpeq	r0, #0
 8000bb4:	bf1c      	itt	ne
 8000bb6:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000bba:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbe:	f000 b9c5 	b.w	8000f4c <__aeabi_idiv0>
 8000bc2:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bca:	2900      	cmp	r1, #0
 8000bcc:	db09      	blt.n	8000be2 <__aeabi_ldivmod+0x42>
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	db1a      	blt.n	8000c08 <__aeabi_ldivmod+0x68>
 8000bd2:	f000 f84d 	bl	8000c70 <__udivmoddi4>
 8000bd6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bde:	b004      	add	sp, #16
 8000be0:	4770      	bx	lr
 8000be2:	4240      	negs	r0, r0
 8000be4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	db1b      	blt.n	8000c24 <__aeabi_ldivmod+0x84>
 8000bec:	f000 f840 	bl	8000c70 <__udivmoddi4>
 8000bf0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf8:	b004      	add	sp, #16
 8000bfa:	4240      	negs	r0, r0
 8000bfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c00:	4252      	negs	r2, r2
 8000c02:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c06:	4770      	bx	lr
 8000c08:	4252      	negs	r2, r2
 8000c0a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c0e:	f000 f82f 	bl	8000c70 <__udivmoddi4>
 8000c12:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c16:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c1a:	b004      	add	sp, #16
 8000c1c:	4240      	negs	r0, r0
 8000c1e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c22:	4770      	bx	lr
 8000c24:	4252      	negs	r2, r2
 8000c26:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c2a:	f000 f821 	bl	8000c70 <__udivmoddi4>
 8000c2e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c36:	b004      	add	sp, #16
 8000c38:	4252      	negs	r2, r2
 8000c3a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c3e:	4770      	bx	lr

08000c40 <__aeabi_uldivmod>:
 8000c40:	b953      	cbnz	r3, 8000c58 <__aeabi_uldivmod+0x18>
 8000c42:	b94a      	cbnz	r2, 8000c58 <__aeabi_uldivmod+0x18>
 8000c44:	2900      	cmp	r1, #0
 8000c46:	bf08      	it	eq
 8000c48:	2800      	cmpeq	r0, #0
 8000c4a:	bf1c      	itt	ne
 8000c4c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c50:	f04f 30ff 	movne.w	r0, #4294967295
 8000c54:	f000 b97a 	b.w	8000f4c <__aeabi_idiv0>
 8000c58:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c5c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c60:	f000 f806 	bl	8000c70 <__udivmoddi4>
 8000c64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c6c:	b004      	add	sp, #16
 8000c6e:	4770      	bx	lr

08000c70 <__udivmoddi4>:
 8000c70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c74:	468c      	mov	ip, r1
 8000c76:	460d      	mov	r5, r1
 8000c78:	4604      	mov	r4, r0
 8000c7a:	9e08      	ldr	r6, [sp, #32]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d151      	bne.n	8000d24 <__udivmoddi4+0xb4>
 8000c80:	428a      	cmp	r2, r1
 8000c82:	4617      	mov	r7, r2
 8000c84:	d96d      	bls.n	8000d62 <__udivmoddi4+0xf2>
 8000c86:	fab2 fe82 	clz	lr, r2
 8000c8a:	f1be 0f00 	cmp.w	lr, #0
 8000c8e:	d00b      	beq.n	8000ca8 <__udivmoddi4+0x38>
 8000c90:	f1ce 0c20 	rsb	ip, lr, #32
 8000c94:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c98:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c9c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ca0:	ea4c 0c05 	orr.w	ip, ip, r5
 8000ca4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ca8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000cac:	0c25      	lsrs	r5, r4, #16
 8000cae:	fbbc f8fa 	udiv	r8, ip, sl
 8000cb2:	fa1f f987 	uxth.w	r9, r7
 8000cb6:	fb0a cc18 	mls	ip, sl, r8, ip
 8000cba:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000cbe:	fb08 f309 	mul.w	r3, r8, r9
 8000cc2:	42ab      	cmp	r3, r5
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x6c>
 8000cc6:	19ed      	adds	r5, r5, r7
 8000cc8:	f108 32ff 	add.w	r2, r8, #4294967295
 8000ccc:	f080 8123 	bcs.w	8000f16 <__udivmoddi4+0x2a6>
 8000cd0:	42ab      	cmp	r3, r5
 8000cd2:	f240 8120 	bls.w	8000f16 <__udivmoddi4+0x2a6>
 8000cd6:	f1a8 0802 	sub.w	r8, r8, #2
 8000cda:	443d      	add	r5, r7
 8000cdc:	1aed      	subs	r5, r5, r3
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb5 f0fa 	udiv	r0, r5, sl
 8000ce4:	fb0a 5510 	mls	r5, sl, r0, r5
 8000ce8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cec:	fb00 f909 	mul.w	r9, r0, r9
 8000cf0:	45a1      	cmp	r9, r4
 8000cf2:	d909      	bls.n	8000d08 <__udivmoddi4+0x98>
 8000cf4:	19e4      	adds	r4, r4, r7
 8000cf6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfa:	f080 810a 	bcs.w	8000f12 <__udivmoddi4+0x2a2>
 8000cfe:	45a1      	cmp	r9, r4
 8000d00:	f240 8107 	bls.w	8000f12 <__udivmoddi4+0x2a2>
 8000d04:	3802      	subs	r0, #2
 8000d06:	443c      	add	r4, r7
 8000d08:	eba4 0409 	sub.w	r4, r4, r9
 8000d0c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d10:	2100      	movs	r1, #0
 8000d12:	2e00      	cmp	r6, #0
 8000d14:	d061      	beq.n	8000dda <__udivmoddi4+0x16a>
 8000d16:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	6034      	str	r4, [r6, #0]
 8000d1e:	6073      	str	r3, [r6, #4]
 8000d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d24:	428b      	cmp	r3, r1
 8000d26:	d907      	bls.n	8000d38 <__udivmoddi4+0xc8>
 8000d28:	2e00      	cmp	r6, #0
 8000d2a:	d054      	beq.n	8000dd6 <__udivmoddi4+0x166>
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d32:	4608      	mov	r0, r1
 8000d34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d38:	fab3 f183 	clz	r1, r3
 8000d3c:	2900      	cmp	r1, #0
 8000d3e:	f040 808e 	bne.w	8000e5e <__udivmoddi4+0x1ee>
 8000d42:	42ab      	cmp	r3, r5
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xdc>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80fa 	bhi.w	8000f40 <__udivmoddi4+0x2d0>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb65 0503 	sbc.w	r5, r5, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	46ac      	mov	ip, r5
 8000d56:	2e00      	cmp	r6, #0
 8000d58:	d03f      	beq.n	8000dda <__udivmoddi4+0x16a>
 8000d5a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	b912      	cbnz	r2, 8000d6a <__udivmoddi4+0xfa>
 8000d64:	2701      	movs	r7, #1
 8000d66:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d6a:	fab7 fe87 	clz	lr, r7
 8000d6e:	f1be 0f00 	cmp.w	lr, #0
 8000d72:	d134      	bne.n	8000dde <__udivmoddi4+0x16e>
 8000d74:	1beb      	subs	r3, r5, r7
 8000d76:	0c3a      	lsrs	r2, r7, #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d82:	0c25      	lsrs	r5, r4, #16
 8000d84:	fb02 3318 	mls	r3, r2, r8, r3
 8000d88:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d8c:	fb0c f308 	mul.w	r3, ip, r8
 8000d90:	42ab      	cmp	r3, r5
 8000d92:	d907      	bls.n	8000da4 <__udivmoddi4+0x134>
 8000d94:	19ed      	adds	r5, r5, r7
 8000d96:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x132>
 8000d9c:	42ab      	cmp	r3, r5
 8000d9e:	f200 80d1 	bhi.w	8000f44 <__udivmoddi4+0x2d4>
 8000da2:	4680      	mov	r8, r0
 8000da4:	1aed      	subs	r5, r5, r3
 8000da6:	b2a3      	uxth	r3, r4
 8000da8:	fbb5 f0f2 	udiv	r0, r5, r2
 8000dac:	fb02 5510 	mls	r5, r2, r0, r5
 8000db0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000db4:	fb0c fc00 	mul.w	ip, ip, r0
 8000db8:	45a4      	cmp	ip, r4
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x15c>
 8000dbc:	19e4      	adds	r4, r4, r7
 8000dbe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x15a>
 8000dc4:	45a4      	cmp	ip, r4
 8000dc6:	f200 80b8 	bhi.w	8000f3a <__udivmoddi4+0x2ca>
 8000dca:	4618      	mov	r0, r3
 8000dcc:	eba4 040c 	sub.w	r4, r4, ip
 8000dd0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dd4:	e79d      	b.n	8000d12 <__udivmoddi4+0xa2>
 8000dd6:	4631      	mov	r1, r6
 8000dd8:	4630      	mov	r0, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	f1ce 0420 	rsb	r4, lr, #32
 8000de2:	fa05 f30e 	lsl.w	r3, r5, lr
 8000de6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000dea:	fa20 f804 	lsr.w	r8, r0, r4
 8000dee:	0c3a      	lsrs	r2, r7, #16
 8000df0:	fa25 f404 	lsr.w	r4, r5, r4
 8000df4:	ea48 0803 	orr.w	r8, r8, r3
 8000df8:	fbb4 f1f2 	udiv	r1, r4, r2
 8000dfc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000e00:	fb02 4411 	mls	r4, r2, r1, r4
 8000e04:	fa1f fc87 	uxth.w	ip, r7
 8000e08:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000e0c:	fb01 f30c 	mul.w	r3, r1, ip
 8000e10:	42ab      	cmp	r3, r5
 8000e12:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e16:	d909      	bls.n	8000e2c <__udivmoddi4+0x1bc>
 8000e18:	19ed      	adds	r5, r5, r7
 8000e1a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e1e:	f080 808a 	bcs.w	8000f36 <__udivmoddi4+0x2c6>
 8000e22:	42ab      	cmp	r3, r5
 8000e24:	f240 8087 	bls.w	8000f36 <__udivmoddi4+0x2c6>
 8000e28:	3902      	subs	r1, #2
 8000e2a:	443d      	add	r5, r7
 8000e2c:	1aeb      	subs	r3, r5, r3
 8000e2e:	fa1f f588 	uxth.w	r5, r8
 8000e32:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e36:	fb02 3310 	mls	r3, r2, r0, r3
 8000e3a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e3e:	fb00 f30c 	mul.w	r3, r0, ip
 8000e42:	42ab      	cmp	r3, r5
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x1e6>
 8000e46:	19ed      	adds	r5, r5, r7
 8000e48:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e4c:	d26f      	bcs.n	8000f2e <__udivmoddi4+0x2be>
 8000e4e:	42ab      	cmp	r3, r5
 8000e50:	d96d      	bls.n	8000f2e <__udivmoddi4+0x2be>
 8000e52:	3802      	subs	r0, #2
 8000e54:	443d      	add	r5, r7
 8000e56:	1aeb      	subs	r3, r5, r3
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	e78f      	b.n	8000d7e <__udivmoddi4+0x10e>
 8000e5e:	f1c1 0720 	rsb	r7, r1, #32
 8000e62:	fa22 f807 	lsr.w	r8, r2, r7
 8000e66:	408b      	lsls	r3, r1
 8000e68:	fa05 f401 	lsl.w	r4, r5, r1
 8000e6c:	ea48 0303 	orr.w	r3, r8, r3
 8000e70:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e74:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e7e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e82:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e86:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e8a:	fa1f f883 	uxth.w	r8, r3
 8000e8e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e92:	fb09 f408 	mul.w	r4, r9, r8
 8000e96:	42ac      	cmp	r4, r5
 8000e98:	fa02 f201 	lsl.w	r2, r2, r1
 8000e9c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ea0:	d908      	bls.n	8000eb4 <__udivmoddi4+0x244>
 8000ea2:	18ed      	adds	r5, r5, r3
 8000ea4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ea8:	d243      	bcs.n	8000f32 <__udivmoddi4+0x2c2>
 8000eaa:	42ac      	cmp	r4, r5
 8000eac:	d941      	bls.n	8000f32 <__udivmoddi4+0x2c2>
 8000eae:	f1a9 0902 	sub.w	r9, r9, #2
 8000eb2:	441d      	add	r5, r3
 8000eb4:	1b2d      	subs	r5, r5, r4
 8000eb6:	fa1f fe8e 	uxth.w	lr, lr
 8000eba:	fbb5 f0fc 	udiv	r0, r5, ip
 8000ebe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000ec2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000ec6:	fb00 f808 	mul.w	r8, r0, r8
 8000eca:	45a0      	cmp	r8, r4
 8000ecc:	d907      	bls.n	8000ede <__udivmoddi4+0x26e>
 8000ece:	18e4      	adds	r4, r4, r3
 8000ed0:	f100 35ff 	add.w	r5, r0, #4294967295
 8000ed4:	d229      	bcs.n	8000f2a <__udivmoddi4+0x2ba>
 8000ed6:	45a0      	cmp	r8, r4
 8000ed8:	d927      	bls.n	8000f2a <__udivmoddi4+0x2ba>
 8000eda:	3802      	subs	r0, #2
 8000edc:	441c      	add	r4, r3
 8000ede:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ee2:	eba4 0408 	sub.w	r4, r4, r8
 8000ee6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eea:	454c      	cmp	r4, r9
 8000eec:	46c6      	mov	lr, r8
 8000eee:	464d      	mov	r5, r9
 8000ef0:	d315      	bcc.n	8000f1e <__udivmoddi4+0x2ae>
 8000ef2:	d012      	beq.n	8000f1a <__udivmoddi4+0x2aa>
 8000ef4:	b156      	cbz	r6, 8000f0c <__udivmoddi4+0x29c>
 8000ef6:	ebba 030e 	subs.w	r3, sl, lr
 8000efa:	eb64 0405 	sbc.w	r4, r4, r5
 8000efe:	fa04 f707 	lsl.w	r7, r4, r7
 8000f02:	40cb      	lsrs	r3, r1
 8000f04:	431f      	orrs	r7, r3
 8000f06:	40cc      	lsrs	r4, r1
 8000f08:	6037      	str	r7, [r6, #0]
 8000f0a:	6074      	str	r4, [r6, #4]
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f12:	4618      	mov	r0, r3
 8000f14:	e6f8      	b.n	8000d08 <__udivmoddi4+0x98>
 8000f16:	4690      	mov	r8, r2
 8000f18:	e6e0      	b.n	8000cdc <__udivmoddi4+0x6c>
 8000f1a:	45c2      	cmp	sl, r8
 8000f1c:	d2ea      	bcs.n	8000ef4 <__udivmoddi4+0x284>
 8000f1e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f22:	eb69 0503 	sbc.w	r5, r9, r3
 8000f26:	3801      	subs	r0, #1
 8000f28:	e7e4      	b.n	8000ef4 <__udivmoddi4+0x284>
 8000f2a:	4628      	mov	r0, r5
 8000f2c:	e7d7      	b.n	8000ede <__udivmoddi4+0x26e>
 8000f2e:	4640      	mov	r0, r8
 8000f30:	e791      	b.n	8000e56 <__udivmoddi4+0x1e6>
 8000f32:	4681      	mov	r9, r0
 8000f34:	e7be      	b.n	8000eb4 <__udivmoddi4+0x244>
 8000f36:	4601      	mov	r1, r0
 8000f38:	e778      	b.n	8000e2c <__udivmoddi4+0x1bc>
 8000f3a:	3802      	subs	r0, #2
 8000f3c:	443c      	add	r4, r7
 8000f3e:	e745      	b.n	8000dcc <__udivmoddi4+0x15c>
 8000f40:	4608      	mov	r0, r1
 8000f42:	e708      	b.n	8000d56 <__udivmoddi4+0xe6>
 8000f44:	f1a8 0802 	sub.w	r8, r8, #2
 8000f48:	443d      	add	r5, r7
 8000f4a:	e72b      	b.n	8000da4 <__udivmoddi4+0x134>

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f54:	4a0e      	ldr	r2, [pc, #56]	; (8000f90 <HAL_Init+0x40>)
 8000f56:	4b0e      	ldr	r3, [pc, #56]	; (8000f90 <HAL_Init+0x40>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f5e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f60:	4a0b      	ldr	r2, [pc, #44]	; (8000f90 <HAL_Init+0x40>)
 8000f62:	4b0b      	ldr	r3, [pc, #44]	; (8000f90 <HAL_Init+0x40>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f6a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f6c:	4a08      	ldr	r2, [pc, #32]	; (8000f90 <HAL_Init+0x40>)
 8000f6e:	4b08      	ldr	r3, [pc, #32]	; (8000f90 <HAL_Init+0x40>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f78:	2003      	movs	r0, #3
 8000f7a:	f000 fc87 	bl	800188c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f7e:	200f      	movs	r0, #15
 8000f80:	f000 f808 	bl	8000f94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f84:	f006 fa8e 	bl	80074a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f88:	2300      	movs	r3, #0
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	40023c00 	.word	0x40023c00

08000f94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f9c:	4b12      	ldr	r3, [pc, #72]	; (8000fe8 <HAL_InitTick+0x54>)
 8000f9e:	681a      	ldr	r2, [r3, #0]
 8000fa0:	4b12      	ldr	r3, [pc, #72]	; (8000fec <HAL_InitTick+0x58>)
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000faa:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fae:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f000 fc9f 	bl	80018f6 <HAL_SYSTICK_Config>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	e00e      	b.n	8000fe0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	2b0f      	cmp	r3, #15
 8000fc6:	d80a      	bhi.n	8000fde <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fc8:	2200      	movs	r2, #0
 8000fca:	6879      	ldr	r1, [r7, #4]
 8000fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8000fd0:	f000 fc67 	bl	80018a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fd4:	4a06      	ldr	r2, [pc, #24]	; (8000ff0 <HAL_InitTick+0x5c>)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	e000      	b.n	8000fe0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fde:	2301      	movs	r3, #1
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	3708      	adds	r7, #8
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	20000010 	.word	0x20000010
 8000fec:	20000004 	.word	0x20000004
 8000ff0:	20000000 	.word	0x20000000

08000ff4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ff8:	4b06      	ldr	r3, [pc, #24]	; (8001014 <HAL_IncTick+0x20>)
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	4b06      	ldr	r3, [pc, #24]	; (8001018 <HAL_IncTick+0x24>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4413      	add	r3, r2
 8001004:	4a04      	ldr	r2, [pc, #16]	; (8001018 <HAL_IncTick+0x24>)
 8001006:	6013      	str	r3, [r2, #0]
}
 8001008:	bf00      	nop
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop
 8001014:	20000004 	.word	0x20000004
 8001018:	20000bbc 	.word	0x20000bbc

0800101c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  return uwTick;
 8001020:	4b03      	ldr	r3, [pc, #12]	; (8001030 <HAL_GetTick+0x14>)
 8001022:	681b      	ldr	r3, [r3, #0]
}
 8001024:	4618      	mov	r0, r3
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	20000bbc 	.word	0x20000bbc

08001034 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800103c:	2300      	movs	r3, #0
 800103e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d101      	bne.n	800104a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001046:	2301      	movs	r3, #1
 8001048:	e033      	b.n	80010b2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800104e:	2b00      	cmp	r3, #0
 8001050:	d109      	bne.n	8001066 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001052:	6878      	ldr	r0, [r7, #4]
 8001054:	f006 fa52 	bl	80074fc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2200      	movs	r2, #0
 800105c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2200      	movs	r2, #0
 8001062:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800106a:	f003 0310 	and.w	r3, r3, #16
 800106e:	2b00      	cmp	r3, #0
 8001070:	d118      	bne.n	80010a4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001076:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800107a:	f023 0302 	bic.w	r3, r3, #2
 800107e:	f043 0202 	orr.w	r2, r3, #2
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001086:	6878      	ldr	r0, [r7, #4]
 8001088:	f000 f93c 	bl	8001304 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2200      	movs	r2, #0
 8001090:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001096:	f023 0303 	bic.w	r3, r3, #3
 800109a:	f043 0201 	orr.w	r2, r3, #1
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	641a      	str	r2, [r3, #64]	; 0x40
 80010a2:	e001      	b.n	80010a8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80010a4:	2301      	movs	r3, #1
 80010a6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2200      	movs	r2, #0
 80010ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80010b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	3710      	adds	r7, #16
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
	...

080010bc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80010bc:	b490      	push	{r4, r7}
 80010be:	b084      	sub	sp, #16
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80010c6:	2300      	movs	r3, #0
 80010c8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80010d0:	2b01      	cmp	r3, #1
 80010d2:	d101      	bne.n	80010d8 <HAL_ADC_ConfigChannel+0x1c>
 80010d4:	2302      	movs	r3, #2
 80010d6:	e107      	b.n	80012e8 <HAL_ADC_ConfigChannel+0x22c>
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2201      	movs	r2, #1
 80010dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	2b09      	cmp	r3, #9
 80010e6:	d926      	bls.n	8001136 <HAL_ADC_ConfigChannel+0x7a>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681a      	ldr	r2, [r3, #0]
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	68d9      	ldr	r1, [r3, #12]
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	4618      	mov	r0, r3
 80010fa:	4603      	mov	r3, r0
 80010fc:	005b      	lsls	r3, r3, #1
 80010fe:	4403      	add	r3, r0
 8001100:	3b1e      	subs	r3, #30
 8001102:	2007      	movs	r0, #7
 8001104:	fa00 f303 	lsl.w	r3, r0, r3
 8001108:	43db      	mvns	r3, r3
 800110a:	400b      	ands	r3, r1
 800110c:	60d3      	str	r3, [r2, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	68d9      	ldr	r1, [r3, #12]
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	6898      	ldr	r0, [r3, #8]
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	b29b      	uxth	r3, r3
 8001122:	461c      	mov	r4, r3
 8001124:	4623      	mov	r3, r4
 8001126:	005b      	lsls	r3, r3, #1
 8001128:	4423      	add	r3, r4
 800112a:	3b1e      	subs	r3, #30
 800112c:	fa00 f303 	lsl.w	r3, r0, r3
 8001130:	430b      	orrs	r3, r1
 8001132:	60d3      	str	r3, [r2, #12]
 8001134:	e023      	b.n	800117e <HAL_ADC_ConfigChannel+0xc2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681a      	ldr	r2, [r3, #0]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	6919      	ldr	r1, [r3, #16]
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	b29b      	uxth	r3, r3
 8001146:	4618      	mov	r0, r3
 8001148:	4603      	mov	r3, r0
 800114a:	005b      	lsls	r3, r3, #1
 800114c:	4403      	add	r3, r0
 800114e:	2007      	movs	r0, #7
 8001150:	fa00 f303 	lsl.w	r3, r0, r3
 8001154:	43db      	mvns	r3, r3
 8001156:	400b      	ands	r3, r1
 8001158:	6113      	str	r3, [r2, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	6919      	ldr	r1, [r3, #16]
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	6898      	ldr	r0, [r3, #8]
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	b29b      	uxth	r3, r3
 800116e:	461c      	mov	r4, r3
 8001170:	4623      	mov	r3, r4
 8001172:	005b      	lsls	r3, r3, #1
 8001174:	4423      	add	r3, r4
 8001176:	fa00 f303 	lsl.w	r3, r0, r3
 800117a:	430b      	orrs	r3, r1
 800117c:	6113      	str	r3, [r2, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	2b06      	cmp	r3, #6
 8001184:	d824      	bhi.n	80011d0 <HAL_ADC_ConfigChannel+0x114>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6819      	ldr	r1, [r3, #0]
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	685a      	ldr	r2, [r3, #4]
 8001194:	4613      	mov	r3, r2
 8001196:	009b      	lsls	r3, r3, #2
 8001198:	4413      	add	r3, r2
 800119a:	3b05      	subs	r3, #5
 800119c:	221f      	movs	r2, #31
 800119e:	fa02 f303 	lsl.w	r3, r2, r3
 80011a2:	43db      	mvns	r3, r3
 80011a4:	4003      	ands	r3, r0
 80011a6:	634b      	str	r3, [r1, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	6819      	ldr	r1, [r3, #0]
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	b29b      	uxth	r3, r3
 80011b8:	461c      	mov	r4, r3
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	685a      	ldr	r2, [r3, #4]
 80011be:	4613      	mov	r3, r2
 80011c0:	009b      	lsls	r3, r3, #2
 80011c2:	4413      	add	r3, r2
 80011c4:	3b05      	subs	r3, #5
 80011c6:	fa04 f303 	lsl.w	r3, r4, r3
 80011ca:	4303      	orrs	r3, r0
 80011cc:	634b      	str	r3, [r1, #52]	; 0x34
 80011ce:	e04c      	b.n	800126a <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	2b0c      	cmp	r3, #12
 80011d6:	d824      	bhi.n	8001222 <HAL_ADC_ConfigChannel+0x166>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6819      	ldr	r1, [r3, #0]
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	685a      	ldr	r2, [r3, #4]
 80011e6:	4613      	mov	r3, r2
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	4413      	add	r3, r2
 80011ec:	3b23      	subs	r3, #35	; 0x23
 80011ee:	221f      	movs	r2, #31
 80011f0:	fa02 f303 	lsl.w	r3, r2, r3
 80011f4:	43db      	mvns	r3, r3
 80011f6:	4003      	ands	r3, r0
 80011f8:	630b      	str	r3, [r1, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	6819      	ldr	r1, [r3, #0]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	b29b      	uxth	r3, r3
 800120a:	461c      	mov	r4, r3
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	685a      	ldr	r2, [r3, #4]
 8001210:	4613      	mov	r3, r2
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	4413      	add	r3, r2
 8001216:	3b23      	subs	r3, #35	; 0x23
 8001218:	fa04 f303 	lsl.w	r3, r4, r3
 800121c:	4303      	orrs	r3, r0
 800121e:	630b      	str	r3, [r1, #48]	; 0x30
 8001220:	e023      	b.n	800126a <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6819      	ldr	r1, [r3, #0]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	685a      	ldr	r2, [r3, #4]
 8001230:	4613      	mov	r3, r2
 8001232:	009b      	lsls	r3, r3, #2
 8001234:	4413      	add	r3, r2
 8001236:	3b41      	subs	r3, #65	; 0x41
 8001238:	221f      	movs	r2, #31
 800123a:	fa02 f303 	lsl.w	r3, r2, r3
 800123e:	43db      	mvns	r3, r3
 8001240:	4003      	ands	r3, r0
 8001242:	62cb      	str	r3, [r1, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6819      	ldr	r1, [r3, #0]
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	b29b      	uxth	r3, r3
 8001254:	461c      	mov	r4, r3
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	685a      	ldr	r2, [r3, #4]
 800125a:	4613      	mov	r3, r2
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	4413      	add	r3, r2
 8001260:	3b41      	subs	r3, #65	; 0x41
 8001262:	fa04 f303 	lsl.w	r3, r4, r3
 8001266:	4303      	orrs	r3, r0
 8001268:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800126a:	4b22      	ldr	r3, [pc, #136]	; (80012f4 <HAL_ADC_ConfigChannel+0x238>)
 800126c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	4a21      	ldr	r2, [pc, #132]	; (80012f8 <HAL_ADC_ConfigChannel+0x23c>)
 8001274:	4293      	cmp	r3, r2
 8001276:	d109      	bne.n	800128c <HAL_ADC_ConfigChannel+0x1d0>
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	2b12      	cmp	r3, #18
 800127e:	d105      	bne.n	800128c <HAL_ADC_ConfigChannel+0x1d0>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a19      	ldr	r2, [pc, #100]	; (80012f8 <HAL_ADC_ConfigChannel+0x23c>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d123      	bne.n	80012de <HAL_ADC_ConfigChannel+0x222>
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	2b10      	cmp	r3, #16
 800129c:	d003      	beq.n	80012a6 <HAL_ADC_ConfigChannel+0x1ea>
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2b11      	cmp	r3, #17
 80012a4:	d11b      	bne.n	80012de <HAL_ADC_ConfigChannel+0x222>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	2b10      	cmp	r3, #16
 80012b8:	d111      	bne.n	80012de <HAL_ADC_ConfigChannel+0x222>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80012ba:	4b10      	ldr	r3, [pc, #64]	; (80012fc <HAL_ADC_ConfigChannel+0x240>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a10      	ldr	r2, [pc, #64]	; (8001300 <HAL_ADC_ConfigChannel+0x244>)
 80012c0:	fba2 2303 	umull	r2, r3, r2, r3
 80012c4:	0c9a      	lsrs	r2, r3, #18
 80012c6:	4613      	mov	r3, r2
 80012c8:	009b      	lsls	r3, r3, #2
 80012ca:	4413      	add	r3, r2
 80012cc:	005b      	lsls	r3, r3, #1
 80012ce:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80012d0:	e002      	b.n	80012d8 <HAL_ADC_ConfigChannel+0x21c>
      {
        counter--;
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	3b01      	subs	r3, #1
 80012d6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d1f9      	bne.n	80012d2 <HAL_ADC_ConfigChannel+0x216>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2200      	movs	r2, #0
 80012e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80012e6:	2300      	movs	r3, #0
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	3710      	adds	r7, #16
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bc90      	pop	{r4, r7}
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	40012300 	.word	0x40012300
 80012f8:	40012000 	.word	0x40012000
 80012fc:	20000010 	.word	0x20000010
 8001300:	431bde83 	.word	0x431bde83

08001304 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001304:	b480      	push	{r7}
 8001306:	b085      	sub	sp, #20
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800130c:	4b79      	ldr	r3, [pc, #484]	; (80014f4 <ADC_Init+0x1f0>)
 800130e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	685a      	ldr	r2, [r3, #4]
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	431a      	orrs	r2, r3
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	687a      	ldr	r2, [r7, #4]
 8001330:	6812      	ldr	r2, [r2, #0]
 8001332:	6852      	ldr	r2, [r2, #4]
 8001334:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001338:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	687a      	ldr	r2, [r7, #4]
 8001340:	6812      	ldr	r2, [r2, #0]
 8001342:	6851      	ldr	r1, [r2, #4]
 8001344:	687a      	ldr	r2, [r7, #4]
 8001346:	6912      	ldr	r2, [r2, #16]
 8001348:	0212      	lsls	r2, r2, #8
 800134a:	430a      	orrs	r2, r1
 800134c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	687a      	ldr	r2, [r7, #4]
 8001354:	6812      	ldr	r2, [r2, #0]
 8001356:	6852      	ldr	r2, [r2, #4]
 8001358:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800135c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	687a      	ldr	r2, [r7, #4]
 8001364:	6812      	ldr	r2, [r2, #0]
 8001366:	6851      	ldr	r1, [r2, #4]
 8001368:	687a      	ldr	r2, [r7, #4]
 800136a:	6892      	ldr	r2, [r2, #8]
 800136c:	430a      	orrs	r2, r1
 800136e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	687a      	ldr	r2, [r7, #4]
 8001376:	6812      	ldr	r2, [r2, #0]
 8001378:	6892      	ldr	r2, [r2, #8]
 800137a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800137e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	687a      	ldr	r2, [r7, #4]
 8001386:	6812      	ldr	r2, [r2, #0]
 8001388:	6891      	ldr	r1, [r2, #8]
 800138a:	687a      	ldr	r2, [r7, #4]
 800138c:	68d2      	ldr	r2, [r2, #12]
 800138e:	430a      	orrs	r2, r1
 8001390:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001396:	4a58      	ldr	r2, [pc, #352]	; (80014f8 <ADC_Init+0x1f4>)
 8001398:	4293      	cmp	r3, r2
 800139a:	d022      	beq.n	80013e2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	687a      	ldr	r2, [r7, #4]
 80013a2:	6812      	ldr	r2, [r2, #0]
 80013a4:	6892      	ldr	r2, [r2, #8]
 80013a6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80013aa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	687a      	ldr	r2, [r7, #4]
 80013b2:	6812      	ldr	r2, [r2, #0]
 80013b4:	6891      	ldr	r1, [r2, #8]
 80013b6:	687a      	ldr	r2, [r7, #4]
 80013b8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80013ba:	430a      	orrs	r2, r1
 80013bc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	687a      	ldr	r2, [r7, #4]
 80013c4:	6812      	ldr	r2, [r2, #0]
 80013c6:	6892      	ldr	r2, [r2, #8]
 80013c8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80013cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	687a      	ldr	r2, [r7, #4]
 80013d4:	6812      	ldr	r2, [r2, #0]
 80013d6:	6891      	ldr	r1, [r2, #8]
 80013d8:	687a      	ldr	r2, [r7, #4]
 80013da:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80013dc:	430a      	orrs	r2, r1
 80013de:	609a      	str	r2, [r3, #8]
 80013e0:	e00f      	b.n	8001402 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	687a      	ldr	r2, [r7, #4]
 80013e8:	6812      	ldr	r2, [r2, #0]
 80013ea:	6892      	ldr	r2, [r2, #8]
 80013ec:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80013f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	687a      	ldr	r2, [r7, #4]
 80013f8:	6812      	ldr	r2, [r2, #0]
 80013fa:	6892      	ldr	r2, [r2, #8]
 80013fc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001400:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	687a      	ldr	r2, [r7, #4]
 8001408:	6812      	ldr	r2, [r2, #0]
 800140a:	6892      	ldr	r2, [r2, #8]
 800140c:	f022 0202 	bic.w	r2, r2, #2
 8001410:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	687a      	ldr	r2, [r7, #4]
 8001418:	6812      	ldr	r2, [r2, #0]
 800141a:	6891      	ldr	r1, [r2, #8]
 800141c:	687a      	ldr	r2, [r7, #4]
 800141e:	7e12      	ldrb	r2, [r2, #24]
 8001420:	0052      	lsls	r2, r2, #1
 8001422:	430a      	orrs	r2, r1
 8001424:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	f893 3020 	ldrb.w	r3, [r3, #32]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d01b      	beq.n	8001468 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	687a      	ldr	r2, [r7, #4]
 8001436:	6812      	ldr	r2, [r2, #0]
 8001438:	6852      	ldr	r2, [r2, #4]
 800143a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800143e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	687a      	ldr	r2, [r7, #4]
 8001446:	6812      	ldr	r2, [r2, #0]
 8001448:	6852      	ldr	r2, [r2, #4]
 800144a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800144e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	687a      	ldr	r2, [r7, #4]
 8001456:	6812      	ldr	r2, [r2, #0]
 8001458:	6851      	ldr	r1, [r2, #4]
 800145a:	687a      	ldr	r2, [r7, #4]
 800145c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800145e:	3a01      	subs	r2, #1
 8001460:	0352      	lsls	r2, r2, #13
 8001462:	430a      	orrs	r2, r1
 8001464:	605a      	str	r2, [r3, #4]
 8001466:	e007      	b.n	8001478 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	687a      	ldr	r2, [r7, #4]
 800146e:	6812      	ldr	r2, [r2, #0]
 8001470:	6852      	ldr	r2, [r2, #4]
 8001472:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001476:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	687a      	ldr	r2, [r7, #4]
 800147e:	6812      	ldr	r2, [r2, #0]
 8001480:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001482:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001486:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	687a      	ldr	r2, [r7, #4]
 800148e:	6812      	ldr	r2, [r2, #0]
 8001490:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001492:	687a      	ldr	r2, [r7, #4]
 8001494:	69d2      	ldr	r2, [r2, #28]
 8001496:	3a01      	subs	r2, #1
 8001498:	0512      	lsls	r2, r2, #20
 800149a:	430a      	orrs	r2, r1
 800149c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	687a      	ldr	r2, [r7, #4]
 80014a4:	6812      	ldr	r2, [r2, #0]
 80014a6:	6892      	ldr	r2, [r2, #8]
 80014a8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80014ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	687a      	ldr	r2, [r7, #4]
 80014b4:	6812      	ldr	r2, [r2, #0]
 80014b6:	6891      	ldr	r1, [r2, #8]
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 80014be:	0252      	lsls	r2, r2, #9
 80014c0:	430a      	orrs	r2, r1
 80014c2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	6812      	ldr	r2, [r2, #0]
 80014cc:	6892      	ldr	r2, [r2, #8]
 80014ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80014d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	687a      	ldr	r2, [r7, #4]
 80014da:	6812      	ldr	r2, [r2, #0]
 80014dc:	6891      	ldr	r1, [r2, #8]
 80014de:	687a      	ldr	r2, [r7, #4]
 80014e0:	6952      	ldr	r2, [r2, #20]
 80014e2:	0292      	lsls	r2, r2, #10
 80014e4:	430a      	orrs	r2, r1
 80014e6:	609a      	str	r2, [r3, #8]
}
 80014e8:	bf00      	nop
 80014ea:	3714      	adds	r7, #20
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr
 80014f4:	40012300 	.word	0x40012300
 80014f8:	0f000001 	.word	0x0f000001

080014fc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d101      	bne.n	800150e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800150a:	2301      	movs	r3, #1
 800150c:	e0ec      	b.n	80016e8 <HAL_CAN_Init+0x1ec>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001514:	b2db      	uxtb	r3, r3
 8001516:	2b00      	cmp	r3, #0
 8001518:	d102      	bne.n	8001520 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	f006 f84e 	bl	80075bc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	687a      	ldr	r2, [r7, #4]
 8001526:	6812      	ldr	r2, [r2, #0]
 8001528:	6812      	ldr	r2, [r2, #0]
 800152a:	f042 0201 	orr.w	r2, r2, #1
 800152e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001530:	f7ff fd74 	bl	800101c <HAL_GetTick>
 8001534:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001536:	e012      	b.n	800155e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001538:	f7ff fd70 	bl	800101c <HAL_GetTick>
 800153c:	4602      	mov	r2, r0
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	1ad3      	subs	r3, r2, r3
 8001542:	2b0a      	cmp	r3, #10
 8001544:	d90b      	bls.n	800155e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800154a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2205      	movs	r2, #5
 8001556:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800155a:	2301      	movs	r3, #1
 800155c:	e0c4      	b.n	80016e8 <HAL_CAN_Init+0x1ec>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	f003 0301 	and.w	r3, r3, #1
 8001568:	2b00      	cmp	r3, #0
 800156a:	d0e5      	beq.n	8001538 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	687a      	ldr	r2, [r7, #4]
 8001572:	6812      	ldr	r2, [r2, #0]
 8001574:	6812      	ldr	r2, [r2, #0]
 8001576:	f022 0202 	bic.w	r2, r2, #2
 800157a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800157c:	f7ff fd4e 	bl	800101c <HAL_GetTick>
 8001580:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001582:	e012      	b.n	80015aa <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001584:	f7ff fd4a 	bl	800101c <HAL_GetTick>
 8001588:	4602      	mov	r2, r0
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	2b0a      	cmp	r3, #10
 8001590:	d90b      	bls.n	80015aa <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001596:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	2205      	movs	r2, #5
 80015a2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80015a6:	2301      	movs	r3, #1
 80015a8:	e09e      	b.n	80016e8 <HAL_CAN_Init+0x1ec>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	f003 0302 	and.w	r3, r3, #2
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d1e5      	bne.n	8001584 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	7e1b      	ldrb	r3, [r3, #24]
 80015bc:	2b01      	cmp	r3, #1
 80015be:	d108      	bne.n	80015d2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	687a      	ldr	r2, [r7, #4]
 80015c6:	6812      	ldr	r2, [r2, #0]
 80015c8:	6812      	ldr	r2, [r2, #0]
 80015ca:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80015ce:	601a      	str	r2, [r3, #0]
 80015d0:	e007      	b.n	80015e2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	687a      	ldr	r2, [r7, #4]
 80015d8:	6812      	ldr	r2, [r2, #0]
 80015da:	6812      	ldr	r2, [r2, #0]
 80015dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80015e0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	7e5b      	ldrb	r3, [r3, #25]
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d108      	bne.n	80015fc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	687a      	ldr	r2, [r7, #4]
 80015f0:	6812      	ldr	r2, [r2, #0]
 80015f2:	6812      	ldr	r2, [r2, #0]
 80015f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80015f8:	601a      	str	r2, [r3, #0]
 80015fa:	e007      	b.n	800160c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	687a      	ldr	r2, [r7, #4]
 8001602:	6812      	ldr	r2, [r2, #0]
 8001604:	6812      	ldr	r2, [r2, #0]
 8001606:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800160a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	7e9b      	ldrb	r3, [r3, #26]
 8001610:	2b01      	cmp	r3, #1
 8001612:	d108      	bne.n	8001626 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	687a      	ldr	r2, [r7, #4]
 800161a:	6812      	ldr	r2, [r2, #0]
 800161c:	6812      	ldr	r2, [r2, #0]
 800161e:	f042 0220 	orr.w	r2, r2, #32
 8001622:	601a      	str	r2, [r3, #0]
 8001624:	e007      	b.n	8001636 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	687a      	ldr	r2, [r7, #4]
 800162c:	6812      	ldr	r2, [r2, #0]
 800162e:	6812      	ldr	r2, [r2, #0]
 8001630:	f022 0220 	bic.w	r2, r2, #32
 8001634:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	7edb      	ldrb	r3, [r3, #27]
 800163a:	2b01      	cmp	r3, #1
 800163c:	d108      	bne.n	8001650 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	6812      	ldr	r2, [r2, #0]
 8001646:	6812      	ldr	r2, [r2, #0]
 8001648:	f022 0210 	bic.w	r2, r2, #16
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	e007      	b.n	8001660 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	687a      	ldr	r2, [r7, #4]
 8001656:	6812      	ldr	r2, [r2, #0]
 8001658:	6812      	ldr	r2, [r2, #0]
 800165a:	f042 0210 	orr.w	r2, r2, #16
 800165e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	7f1b      	ldrb	r3, [r3, #28]
 8001664:	2b01      	cmp	r3, #1
 8001666:	d108      	bne.n	800167a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	687a      	ldr	r2, [r7, #4]
 800166e:	6812      	ldr	r2, [r2, #0]
 8001670:	6812      	ldr	r2, [r2, #0]
 8001672:	f042 0208 	orr.w	r2, r2, #8
 8001676:	601a      	str	r2, [r3, #0]
 8001678:	e007      	b.n	800168a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	6812      	ldr	r2, [r2, #0]
 8001682:	6812      	ldr	r2, [r2, #0]
 8001684:	f022 0208 	bic.w	r2, r2, #8
 8001688:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	7f5b      	ldrb	r3, [r3, #29]
 800168e:	2b01      	cmp	r3, #1
 8001690:	d108      	bne.n	80016a4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	687a      	ldr	r2, [r7, #4]
 8001698:	6812      	ldr	r2, [r2, #0]
 800169a:	6812      	ldr	r2, [r2, #0]
 800169c:	f042 0204 	orr.w	r2, r2, #4
 80016a0:	601a      	str	r2, [r3, #0]
 80016a2:	e007      	b.n	80016b4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	687a      	ldr	r2, [r7, #4]
 80016aa:	6812      	ldr	r2, [r2, #0]
 80016ac:	6812      	ldr	r2, [r2, #0]
 80016ae:	f022 0204 	bic.w	r2, r2, #4
 80016b2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	687a      	ldr	r2, [r7, #4]
 80016ba:	6891      	ldr	r1, [r2, #8]
 80016bc:	687a      	ldr	r2, [r7, #4]
 80016be:	68d2      	ldr	r2, [r2, #12]
 80016c0:	4311      	orrs	r1, r2
 80016c2:	687a      	ldr	r2, [r7, #4]
 80016c4:	6912      	ldr	r2, [r2, #16]
 80016c6:	4311      	orrs	r1, r2
 80016c8:	687a      	ldr	r2, [r7, #4]
 80016ca:	6952      	ldr	r2, [r2, #20]
 80016cc:	4311      	orrs	r1, r2
 80016ce:	687a      	ldr	r2, [r7, #4]
 80016d0:	6852      	ldr	r2, [r2, #4]
 80016d2:	3a01      	subs	r2, #1
 80016d4:	430a      	orrs	r2, r1
 80016d6:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2200      	movs	r2, #0
 80016dc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2201      	movs	r2, #1
 80016e2:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80016e6:	2300      	movs	r3, #0
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	3710      	adds	r7, #16
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}

080016f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b085      	sub	sp, #20
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	f003 0307 	and.w	r3, r3, #7
 80016fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001700:	4b0c      	ldr	r3, [pc, #48]	; (8001734 <__NVIC_SetPriorityGrouping+0x44>)
 8001702:	68db      	ldr	r3, [r3, #12]
 8001704:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001706:	68ba      	ldr	r2, [r7, #8]
 8001708:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800170c:	4013      	ands	r3, r2
 800170e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001714:	68bb      	ldr	r3, [r7, #8]
 8001716:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001718:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800171c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001720:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001722:	4a04      	ldr	r2, [pc, #16]	; (8001734 <__NVIC_SetPriorityGrouping+0x44>)
 8001724:	68bb      	ldr	r3, [r7, #8]
 8001726:	60d3      	str	r3, [r2, #12]
}
 8001728:	bf00      	nop
 800172a:	3714      	adds	r7, #20
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr
 8001734:	e000ed00 	.word	0xe000ed00

08001738 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800173c:	4b04      	ldr	r3, [pc, #16]	; (8001750 <__NVIC_GetPriorityGrouping+0x18>)
 800173e:	68db      	ldr	r3, [r3, #12]
 8001740:	0a1b      	lsrs	r3, r3, #8
 8001742:	f003 0307 	and.w	r3, r3, #7
}
 8001746:	4618      	mov	r0, r3
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr
 8001750:	e000ed00 	.word	0xe000ed00

08001754 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	4603      	mov	r3, r0
 800175c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800175e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001762:	2b00      	cmp	r3, #0
 8001764:	db0b      	blt.n	800177e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001766:	4909      	ldr	r1, [pc, #36]	; (800178c <__NVIC_EnableIRQ+0x38>)
 8001768:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800176c:	095b      	lsrs	r3, r3, #5
 800176e:	79fa      	ldrb	r2, [r7, #7]
 8001770:	f002 021f 	and.w	r2, r2, #31
 8001774:	2001      	movs	r0, #1
 8001776:	fa00 f202 	lsl.w	r2, r0, r2
 800177a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800177e:	bf00      	nop
 8001780:	370c      	adds	r7, #12
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	e000e100 	.word	0xe000e100

08001790 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	4603      	mov	r3, r0
 8001798:	6039      	str	r1, [r7, #0]
 800179a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800179c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	db0a      	blt.n	80017ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017a4:	490d      	ldr	r1, [pc, #52]	; (80017dc <__NVIC_SetPriority+0x4c>)
 80017a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017aa:	683a      	ldr	r2, [r7, #0]
 80017ac:	b2d2      	uxtb	r2, r2
 80017ae:	0112      	lsls	r2, r2, #4
 80017b0:	b2d2      	uxtb	r2, r2
 80017b2:	440b      	add	r3, r1
 80017b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017b8:	e00a      	b.n	80017d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017ba:	4909      	ldr	r1, [pc, #36]	; (80017e0 <__NVIC_SetPriority+0x50>)
 80017bc:	79fb      	ldrb	r3, [r7, #7]
 80017be:	f003 030f 	and.w	r3, r3, #15
 80017c2:	3b04      	subs	r3, #4
 80017c4:	683a      	ldr	r2, [r7, #0]
 80017c6:	b2d2      	uxtb	r2, r2
 80017c8:	0112      	lsls	r2, r2, #4
 80017ca:	b2d2      	uxtb	r2, r2
 80017cc:	440b      	add	r3, r1
 80017ce:	761a      	strb	r2, [r3, #24]
}
 80017d0:	bf00      	nop
 80017d2:	370c      	adds	r7, #12
 80017d4:	46bd      	mov	sp, r7
 80017d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017da:	4770      	bx	lr
 80017dc:	e000e100 	.word	0xe000e100
 80017e0:	e000ed00 	.word	0xe000ed00

080017e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b089      	sub	sp, #36	; 0x24
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	60f8      	str	r0, [r7, #12]
 80017ec:	60b9      	str	r1, [r7, #8]
 80017ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	f003 0307 	and.w	r3, r3, #7
 80017f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017f8:	69fb      	ldr	r3, [r7, #28]
 80017fa:	f1c3 0307 	rsb	r3, r3, #7
 80017fe:	2b04      	cmp	r3, #4
 8001800:	bf28      	it	cs
 8001802:	2304      	movcs	r3, #4
 8001804:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	3304      	adds	r3, #4
 800180a:	2b06      	cmp	r3, #6
 800180c:	d902      	bls.n	8001814 <NVIC_EncodePriority+0x30>
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	3b03      	subs	r3, #3
 8001812:	e000      	b.n	8001816 <NVIC_EncodePriority+0x32>
 8001814:	2300      	movs	r3, #0
 8001816:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001818:	2201      	movs	r2, #1
 800181a:	69bb      	ldr	r3, [r7, #24]
 800181c:	fa02 f303 	lsl.w	r3, r2, r3
 8001820:	1e5a      	subs	r2, r3, #1
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	401a      	ands	r2, r3
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800182a:	2101      	movs	r1, #1
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	fa01 f303 	lsl.w	r3, r1, r3
 8001832:	1e59      	subs	r1, r3, #1
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001838:	4313      	orrs	r3, r2
         );
}
 800183a:	4618      	mov	r0, r3
 800183c:	3724      	adds	r7, #36	; 0x24
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr
	...

08001848 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	3b01      	subs	r3, #1
 8001854:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001858:	d301      	bcc.n	800185e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800185a:	2301      	movs	r3, #1
 800185c:	e00f      	b.n	800187e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800185e:	4a0a      	ldr	r2, [pc, #40]	; (8001888 <SysTick_Config+0x40>)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	3b01      	subs	r3, #1
 8001864:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001866:	210f      	movs	r1, #15
 8001868:	f04f 30ff 	mov.w	r0, #4294967295
 800186c:	f7ff ff90 	bl	8001790 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001870:	4b05      	ldr	r3, [pc, #20]	; (8001888 <SysTick_Config+0x40>)
 8001872:	2200      	movs	r2, #0
 8001874:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001876:	4b04      	ldr	r3, [pc, #16]	; (8001888 <SysTick_Config+0x40>)
 8001878:	2207      	movs	r2, #7
 800187a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800187c:	2300      	movs	r3, #0
}
 800187e:	4618      	mov	r0, r3
 8001880:	3708      	adds	r7, #8
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	e000e010 	.word	0xe000e010

0800188c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001894:	6878      	ldr	r0, [r7, #4]
 8001896:	f7ff ff2b 	bl	80016f0 <__NVIC_SetPriorityGrouping>
}
 800189a:	bf00      	nop
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}

080018a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018a2:	b580      	push	{r7, lr}
 80018a4:	b086      	sub	sp, #24
 80018a6:	af00      	add	r7, sp, #0
 80018a8:	4603      	mov	r3, r0
 80018aa:	60b9      	str	r1, [r7, #8]
 80018ac:	607a      	str	r2, [r7, #4]
 80018ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018b0:	2300      	movs	r3, #0
 80018b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018b4:	f7ff ff40 	bl	8001738 <__NVIC_GetPriorityGrouping>
 80018b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018ba:	687a      	ldr	r2, [r7, #4]
 80018bc:	68b9      	ldr	r1, [r7, #8]
 80018be:	6978      	ldr	r0, [r7, #20]
 80018c0:	f7ff ff90 	bl	80017e4 <NVIC_EncodePriority>
 80018c4:	4602      	mov	r2, r0
 80018c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018ca:	4611      	mov	r1, r2
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7ff ff5f 	bl	8001790 <__NVIC_SetPriority>
}
 80018d2:	bf00      	nop
 80018d4:	3718      	adds	r7, #24
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}

080018da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018da:	b580      	push	{r7, lr}
 80018dc:	b082      	sub	sp, #8
 80018de:	af00      	add	r7, sp, #0
 80018e0:	4603      	mov	r3, r0
 80018e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff ff33 	bl	8001754 <__NVIC_EnableIRQ>
}
 80018ee:	bf00      	nop
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}

080018f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018f6:	b580      	push	{r7, lr}
 80018f8:	b082      	sub	sp, #8
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018fe:	6878      	ldr	r0, [r7, #4]
 8001900:	f7ff ffa2 	bl	8001848 <SysTick_Config>
 8001904:	4603      	mov	r3, r0
}
 8001906:	4618      	mov	r0, r3
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}

0800190e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800190e:	b580      	push	{r7, lr}
 8001910:	b084      	sub	sp, #16
 8001912:	af00      	add	r7, sp, #0
 8001914:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800191a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800191c:	f7ff fb7e 	bl	800101c <HAL_GetTick>
 8001920:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001928:	b2db      	uxtb	r3, r3
 800192a:	2b02      	cmp	r3, #2
 800192c:	d008      	beq.n	8001940 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2280      	movs	r2, #128	; 0x80
 8001932:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2200      	movs	r2, #0
 8001938:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800193c:	2301      	movs	r3, #1
 800193e:	e052      	b.n	80019e6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	687a      	ldr	r2, [r7, #4]
 8001946:	6812      	ldr	r2, [r2, #0]
 8001948:	6812      	ldr	r2, [r2, #0]
 800194a:	f022 0216 	bic.w	r2, r2, #22
 800194e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	687a      	ldr	r2, [r7, #4]
 8001956:	6812      	ldr	r2, [r2, #0]
 8001958:	6952      	ldr	r2, [r2, #20]
 800195a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800195e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001964:	2b00      	cmp	r3, #0
 8001966:	d103      	bne.n	8001970 <HAL_DMA_Abort+0x62>
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800196c:	2b00      	cmp	r3, #0
 800196e:	d007      	beq.n	8001980 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	687a      	ldr	r2, [r7, #4]
 8001976:	6812      	ldr	r2, [r2, #0]
 8001978:	6812      	ldr	r2, [r2, #0]
 800197a:	f022 0208 	bic.w	r2, r2, #8
 800197e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	687a      	ldr	r2, [r7, #4]
 8001986:	6812      	ldr	r2, [r2, #0]
 8001988:	6812      	ldr	r2, [r2, #0]
 800198a:	f022 0201 	bic.w	r2, r2, #1
 800198e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001990:	e013      	b.n	80019ba <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001992:	f7ff fb43 	bl	800101c <HAL_GetTick>
 8001996:	4602      	mov	r2, r0
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	1ad3      	subs	r3, r2, r3
 800199c:	2b05      	cmp	r3, #5
 800199e:	d90c      	bls.n	80019ba <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2220      	movs	r2, #32
 80019a4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2203      	movs	r2, #3
 80019aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2200      	movs	r2, #0
 80019b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80019b6:	2303      	movs	r3, #3
 80019b8:	e015      	b.n	80019e6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 0301 	and.w	r3, r3, #1
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d1e4      	bne.n	8001992 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019cc:	223f      	movs	r2, #63	; 0x3f
 80019ce:	409a      	lsls	r2, r3
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2201      	movs	r2, #1
 80019d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2200      	movs	r2, #0
 80019e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80019e4:	2300      	movs	r3, #0
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3710      	adds	r7, #16
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}

080019ee <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80019ee:	b480      	push	{r7}
 80019f0:	b083      	sub	sp, #12
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	2b02      	cmp	r3, #2
 8001a00:	d004      	beq.n	8001a0c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2280      	movs	r2, #128	; 0x80
 8001a06:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	e00c      	b.n	8001a26 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2205      	movs	r2, #5
 8001a10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	687a      	ldr	r2, [r7, #4]
 8001a1a:	6812      	ldr	r2, [r2, #0]
 8001a1c:	6812      	ldr	r2, [r2, #0]
 8001a1e:	f022 0201 	bic.w	r2, r2, #1
 8001a22:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001a24:	2300      	movs	r3, #0
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	370c      	adds	r7, #12
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr
	...

08001a34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b089      	sub	sp, #36	; 0x24
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a42:	2300      	movs	r3, #0
 8001a44:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a46:	2300      	movs	r3, #0
 8001a48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	61fb      	str	r3, [r7, #28]
 8001a4e:	e16b      	b.n	8001d28 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a50:	2201      	movs	r2, #1
 8001a52:	69fb      	ldr	r3, [r7, #28]
 8001a54:	fa02 f303 	lsl.w	r3, r2, r3
 8001a58:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	697b      	ldr	r3, [r7, #20]
 8001a60:	4013      	ands	r3, r2
 8001a62:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a64:	693a      	ldr	r2, [r7, #16]
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	f040 815a 	bne.w	8001d22 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	f003 0303 	and.w	r3, r3, #3
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	d005      	beq.n	8001a86 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a82:	2b02      	cmp	r3, #2
 8001a84:	d130      	bne.n	8001ae8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a8c:	69fb      	ldr	r3, [r7, #28]
 8001a8e:	005b      	lsls	r3, r3, #1
 8001a90:	2203      	movs	r2, #3
 8001a92:	fa02 f303 	lsl.w	r3, r2, r3
 8001a96:	43db      	mvns	r3, r3
 8001a98:	69ba      	ldr	r2, [r7, #24]
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	68da      	ldr	r2, [r3, #12]
 8001aa2:	69fb      	ldr	r3, [r7, #28]
 8001aa4:	005b      	lsls	r3, r3, #1
 8001aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aaa:	69ba      	ldr	r2, [r7, #24]
 8001aac:	4313      	orrs	r3, r2
 8001aae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	69ba      	ldr	r2, [r7, #24]
 8001ab4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001abc:	2201      	movs	r2, #1
 8001abe:	69fb      	ldr	r3, [r7, #28]
 8001ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac4:	43db      	mvns	r3, r3
 8001ac6:	69ba      	ldr	r2, [r7, #24]
 8001ac8:	4013      	ands	r3, r2
 8001aca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	091b      	lsrs	r3, r3, #4
 8001ad2:	f003 0201 	and.w	r2, r3, #1
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8001adc:	69ba      	ldr	r2, [r7, #24]
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	69ba      	ldr	r2, [r7, #24]
 8001ae6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	f003 0303 	and.w	r3, r3, #3
 8001af0:	2b03      	cmp	r3, #3
 8001af2:	d017      	beq.n	8001b24 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001afa:	69fb      	ldr	r3, [r7, #28]
 8001afc:	005b      	lsls	r3, r3, #1
 8001afe:	2203      	movs	r2, #3
 8001b00:	fa02 f303 	lsl.w	r3, r2, r3
 8001b04:	43db      	mvns	r3, r3
 8001b06:	69ba      	ldr	r2, [r7, #24]
 8001b08:	4013      	ands	r3, r2
 8001b0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	689a      	ldr	r2, [r3, #8]
 8001b10:	69fb      	ldr	r3, [r7, #28]
 8001b12:	005b      	lsls	r3, r3, #1
 8001b14:	fa02 f303 	lsl.w	r3, r2, r3
 8001b18:	69ba      	ldr	r2, [r7, #24]
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	69ba      	ldr	r2, [r7, #24]
 8001b22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	f003 0303 	and.w	r3, r3, #3
 8001b2c:	2b02      	cmp	r3, #2
 8001b2e:	d123      	bne.n	8001b78 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b30:	69fb      	ldr	r3, [r7, #28]
 8001b32:	08da      	lsrs	r2, r3, #3
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	3208      	adds	r2, #8
 8001b38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b3e:	69fb      	ldr	r3, [r7, #28]
 8001b40:	f003 0307 	and.w	r3, r3, #7
 8001b44:	009b      	lsls	r3, r3, #2
 8001b46:	220f      	movs	r2, #15
 8001b48:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4c:	43db      	mvns	r3, r3
 8001b4e:	69ba      	ldr	r2, [r7, #24]
 8001b50:	4013      	ands	r3, r2
 8001b52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	691a      	ldr	r2, [r3, #16]
 8001b58:	69fb      	ldr	r3, [r7, #28]
 8001b5a:	f003 0307 	and.w	r3, r3, #7
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	fa02 f303 	lsl.w	r3, r2, r3
 8001b64:	69ba      	ldr	r2, [r7, #24]
 8001b66:	4313      	orrs	r3, r2
 8001b68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b6a:	69fb      	ldr	r3, [r7, #28]
 8001b6c:	08da      	lsrs	r2, r3, #3
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	3208      	adds	r2, #8
 8001b72:	69b9      	ldr	r1, [r7, #24]
 8001b74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b7e:	69fb      	ldr	r3, [r7, #28]
 8001b80:	005b      	lsls	r3, r3, #1
 8001b82:	2203      	movs	r2, #3
 8001b84:	fa02 f303 	lsl.w	r3, r2, r3
 8001b88:	43db      	mvns	r3, r3
 8001b8a:	69ba      	ldr	r2, [r7, #24]
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	f003 0203 	and.w	r2, r3, #3
 8001b98:	69fb      	ldr	r3, [r7, #28]
 8001b9a:	005b      	lsls	r3, r3, #1
 8001b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba0:	69ba      	ldr	r2, [r7, #24]
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	69ba      	ldr	r2, [r7, #24]
 8001baa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	f000 80b4 	beq.w	8001d22 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bba:	2300      	movs	r3, #0
 8001bbc:	60fb      	str	r3, [r7, #12]
 8001bbe:	4a5f      	ldr	r2, [pc, #380]	; (8001d3c <HAL_GPIO_Init+0x308>)
 8001bc0:	4b5e      	ldr	r3, [pc, #376]	; (8001d3c <HAL_GPIO_Init+0x308>)
 8001bc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bc8:	6453      	str	r3, [r2, #68]	; 0x44
 8001bca:	4b5c      	ldr	r3, [pc, #368]	; (8001d3c <HAL_GPIO_Init+0x308>)
 8001bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bd2:	60fb      	str	r3, [r7, #12]
 8001bd4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001bd6:	4a5a      	ldr	r2, [pc, #360]	; (8001d40 <HAL_GPIO_Init+0x30c>)
 8001bd8:	69fb      	ldr	r3, [r7, #28]
 8001bda:	089b      	lsrs	r3, r3, #2
 8001bdc:	3302      	adds	r3, #2
 8001bde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001be2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001be4:	69fb      	ldr	r3, [r7, #28]
 8001be6:	f003 0303 	and.w	r3, r3, #3
 8001bea:	009b      	lsls	r3, r3, #2
 8001bec:	220f      	movs	r2, #15
 8001bee:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf2:	43db      	mvns	r3, r3
 8001bf4:	69ba      	ldr	r2, [r7, #24]
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	4a51      	ldr	r2, [pc, #324]	; (8001d44 <HAL_GPIO_Init+0x310>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d02b      	beq.n	8001c5a <HAL_GPIO_Init+0x226>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	4a50      	ldr	r2, [pc, #320]	; (8001d48 <HAL_GPIO_Init+0x314>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d025      	beq.n	8001c56 <HAL_GPIO_Init+0x222>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	4a4f      	ldr	r2, [pc, #316]	; (8001d4c <HAL_GPIO_Init+0x318>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d01f      	beq.n	8001c52 <HAL_GPIO_Init+0x21e>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4a4e      	ldr	r2, [pc, #312]	; (8001d50 <HAL_GPIO_Init+0x31c>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d019      	beq.n	8001c4e <HAL_GPIO_Init+0x21a>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	4a4d      	ldr	r2, [pc, #308]	; (8001d54 <HAL_GPIO_Init+0x320>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d013      	beq.n	8001c4a <HAL_GPIO_Init+0x216>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	4a4c      	ldr	r2, [pc, #304]	; (8001d58 <HAL_GPIO_Init+0x324>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d00d      	beq.n	8001c46 <HAL_GPIO_Init+0x212>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	4a4b      	ldr	r2, [pc, #300]	; (8001d5c <HAL_GPIO_Init+0x328>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d007      	beq.n	8001c42 <HAL_GPIO_Init+0x20e>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	4a4a      	ldr	r2, [pc, #296]	; (8001d60 <HAL_GPIO_Init+0x32c>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d101      	bne.n	8001c3e <HAL_GPIO_Init+0x20a>
 8001c3a:	2307      	movs	r3, #7
 8001c3c:	e00e      	b.n	8001c5c <HAL_GPIO_Init+0x228>
 8001c3e:	2308      	movs	r3, #8
 8001c40:	e00c      	b.n	8001c5c <HAL_GPIO_Init+0x228>
 8001c42:	2306      	movs	r3, #6
 8001c44:	e00a      	b.n	8001c5c <HAL_GPIO_Init+0x228>
 8001c46:	2305      	movs	r3, #5
 8001c48:	e008      	b.n	8001c5c <HAL_GPIO_Init+0x228>
 8001c4a:	2304      	movs	r3, #4
 8001c4c:	e006      	b.n	8001c5c <HAL_GPIO_Init+0x228>
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e004      	b.n	8001c5c <HAL_GPIO_Init+0x228>
 8001c52:	2302      	movs	r3, #2
 8001c54:	e002      	b.n	8001c5c <HAL_GPIO_Init+0x228>
 8001c56:	2301      	movs	r3, #1
 8001c58:	e000      	b.n	8001c5c <HAL_GPIO_Init+0x228>
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	69fa      	ldr	r2, [r7, #28]
 8001c5e:	f002 0203 	and.w	r2, r2, #3
 8001c62:	0092      	lsls	r2, r2, #2
 8001c64:	4093      	lsls	r3, r2
 8001c66:	69ba      	ldr	r2, [r7, #24]
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c6c:	4934      	ldr	r1, [pc, #208]	; (8001d40 <HAL_GPIO_Init+0x30c>)
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	089b      	lsrs	r3, r3, #2
 8001c72:	3302      	adds	r3, #2
 8001c74:	69ba      	ldr	r2, [r7, #24]
 8001c76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c7a:	4b3a      	ldr	r3, [pc, #232]	; (8001d64 <HAL_GPIO_Init+0x330>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	43db      	mvns	r3, r3
 8001c84:	69ba      	ldr	r2, [r7, #24]
 8001c86:	4013      	ands	r3, r2
 8001c88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d003      	beq.n	8001c9e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001c96:	69ba      	ldr	r2, [r7, #24]
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c9e:	4a31      	ldr	r2, [pc, #196]	; (8001d64 <HAL_GPIO_Init+0x330>)
 8001ca0:	69bb      	ldr	r3, [r7, #24]
 8001ca2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001ca4:	4b2f      	ldr	r3, [pc, #188]	; (8001d64 <HAL_GPIO_Init+0x330>)
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001caa:	693b      	ldr	r3, [r7, #16]
 8001cac:	43db      	mvns	r3, r3
 8001cae:	69ba      	ldr	r2, [r7, #24]
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d003      	beq.n	8001cc8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001cc0:	69ba      	ldr	r2, [r7, #24]
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001cc8:	4a26      	ldr	r2, [pc, #152]	; (8001d64 <HAL_GPIO_Init+0x330>)
 8001cca:	69bb      	ldr	r3, [r7, #24]
 8001ccc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001cce:	4b25      	ldr	r3, [pc, #148]	; (8001d64 <HAL_GPIO_Init+0x330>)
 8001cd0:	689b      	ldr	r3, [r3, #8]
 8001cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	43db      	mvns	r3, r3
 8001cd8:	69ba      	ldr	r2, [r7, #24]
 8001cda:	4013      	ands	r3, r2
 8001cdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d003      	beq.n	8001cf2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001cea:	69ba      	ldr	r2, [r7, #24]
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001cf2:	4a1c      	ldr	r2, [pc, #112]	; (8001d64 <HAL_GPIO_Init+0x330>)
 8001cf4:	69bb      	ldr	r3, [r7, #24]
 8001cf6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001cf8:	4b1a      	ldr	r3, [pc, #104]	; (8001d64 <HAL_GPIO_Init+0x330>)
 8001cfa:	68db      	ldr	r3, [r3, #12]
 8001cfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	43db      	mvns	r3, r3
 8001d02:	69ba      	ldr	r2, [r7, #24]
 8001d04:	4013      	ands	r3, r2
 8001d06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d003      	beq.n	8001d1c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001d14:	69ba      	ldr	r2, [r7, #24]
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d1c:	4a11      	ldr	r2, [pc, #68]	; (8001d64 <HAL_GPIO_Init+0x330>)
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	3301      	adds	r3, #1
 8001d26:	61fb      	str	r3, [r7, #28]
 8001d28:	69fb      	ldr	r3, [r7, #28]
 8001d2a:	2b0f      	cmp	r3, #15
 8001d2c:	f67f ae90 	bls.w	8001a50 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d30:	bf00      	nop
 8001d32:	3724      	adds	r7, #36	; 0x24
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr
 8001d3c:	40023800 	.word	0x40023800
 8001d40:	40013800 	.word	0x40013800
 8001d44:	40020000 	.word	0x40020000
 8001d48:	40020400 	.word	0x40020400
 8001d4c:	40020800 	.word	0x40020800
 8001d50:	40020c00 	.word	0x40020c00
 8001d54:	40021000 	.word	0x40021000
 8001d58:	40021400 	.word	0x40021400
 8001d5c:	40021800 	.word	0x40021800
 8001d60:	40021c00 	.word	0x40021c00
 8001d64:	40013c00 	.word	0x40013c00

08001d68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b083      	sub	sp, #12
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
 8001d70:	460b      	mov	r3, r1
 8001d72:	807b      	strh	r3, [r7, #2]
 8001d74:	4613      	mov	r3, r2
 8001d76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d78:	787b      	ldrb	r3, [r7, #1]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d003      	beq.n	8001d86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d7e:	887a      	ldrh	r2, [r7, #2]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d84:	e003      	b.n	8001d8e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d86:	887b      	ldrh	r3, [r7, #2]
 8001d88:	041a      	lsls	r2, r3, #16
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	619a      	str	r2, [r3, #24]
}
 8001d8e:	bf00      	nop
 8001d90:	370c      	adds	r7, #12
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr

08001d9a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d9a:	b480      	push	{r7}
 8001d9c:	b085      	sub	sp, #20
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	6078      	str	r0, [r7, #4]
 8001da2:	460b      	mov	r3, r1
 8001da4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	695b      	ldr	r3, [r3, #20]
 8001daa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001dac:	887a      	ldrh	r2, [r7, #2]
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	4013      	ands	r3, r2
 8001db2:	041a      	lsls	r2, r3, #16
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	43d9      	mvns	r1, r3
 8001db8:	887b      	ldrh	r3, [r7, #2]
 8001dba:	400b      	ands	r3, r1
 8001dbc:	431a      	orrs	r2, r3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	619a      	str	r2, [r3, #24]
}
 8001dc2:	bf00      	nop
 8001dc4:	3714      	adds	r7, #20
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
	...

08001dd0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001dd0:	b590      	push	{r4, r7, lr}
 8001dd2:	b085      	sub	sp, #20
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d101      	bne.n	8001de2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e11f      	b.n	8002022 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d106      	bne.n	8001dfc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2200      	movs	r2, #0
 8001df2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f005 fc28 	bl	800764c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2224      	movs	r2, #36	; 0x24
 8001e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	687a      	ldr	r2, [r7, #4]
 8001e0a:	6812      	ldr	r2, [r2, #0]
 8001e0c:	6812      	ldr	r2, [r2, #0]
 8001e0e:	f022 0201 	bic.w	r2, r2, #1
 8001e12:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	687a      	ldr	r2, [r7, #4]
 8001e1a:	6812      	ldr	r2, [r2, #0]
 8001e1c:	6812      	ldr	r2, [r2, #0]
 8001e1e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001e22:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	687a      	ldr	r2, [r7, #4]
 8001e2a:	6812      	ldr	r2, [r2, #0]
 8001e2c:	6812      	ldr	r2, [r2, #0]
 8001e2e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001e32:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001e34:	f000 fd24 	bl	8002880 <HAL_RCC_GetPCLK1Freq>
 8001e38:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	4a7b      	ldr	r2, [pc, #492]	; (800202c <HAL_I2C_Init+0x25c>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d807      	bhi.n	8001e54 <HAL_I2C_Init+0x84>
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	4a7a      	ldr	r2, [pc, #488]	; (8002030 <HAL_I2C_Init+0x260>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	bf94      	ite	ls
 8001e4c:	2301      	movls	r3, #1
 8001e4e:	2300      	movhi	r3, #0
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	e006      	b.n	8001e62 <HAL_I2C_Init+0x92>
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	4a77      	ldr	r2, [pc, #476]	; (8002034 <HAL_I2C_Init+0x264>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	bf94      	ite	ls
 8001e5c:	2301      	movls	r3, #1
 8001e5e:	2300      	movhi	r3, #0
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001e66:	2301      	movs	r3, #1
 8001e68:	e0db      	b.n	8002022 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	4a72      	ldr	r2, [pc, #456]	; (8002038 <HAL_I2C_Init+0x268>)
 8001e6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e72:	0c9b      	lsrs	r3, r3, #18
 8001e74:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	6812      	ldr	r2, [r2, #0]
 8001e7e:	6852      	ldr	r2, [r2, #4]
 8001e80:	f022 013f 	bic.w	r1, r2, #63	; 0x3f
 8001e84:	68ba      	ldr	r2, [r7, #8]
 8001e86:	430a      	orrs	r2, r1
 8001e88:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	6a1b      	ldr	r3, [r3, #32]
 8001e94:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	4863      	ldr	r0, [pc, #396]	; (800202c <HAL_I2C_Init+0x25c>)
 8001e9e:	4283      	cmp	r3, r0
 8001ea0:	d802      	bhi.n	8001ea8 <HAL_I2C_Init+0xd8>
 8001ea2:	68bb      	ldr	r3, [r7, #8]
 8001ea4:	3301      	adds	r3, #1
 8001ea6:	e009      	b.n	8001ebc <HAL_I2C_Init+0xec>
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001eae:	fb00 f303 	mul.w	r3, r0, r3
 8001eb2:	4862      	ldr	r0, [pc, #392]	; (800203c <HAL_I2C_Init+0x26c>)
 8001eb4:	fba0 0303 	umull	r0, r3, r0, r3
 8001eb8:	099b      	lsrs	r3, r3, #6
 8001eba:	3301      	adds	r3, #1
 8001ebc:	430b      	orrs	r3, r1
 8001ebe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6818      	ldr	r0, [r3, #0]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	69db      	ldr	r3, [r3, #28]
 8001eca:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001ece:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	4955      	ldr	r1, [pc, #340]	; (800202c <HAL_I2C_Init+0x25c>)
 8001ed8:	428b      	cmp	r3, r1
 8001eda:	d80d      	bhi.n	8001ef8 <HAL_I2C_Init+0x128>
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	1e59      	subs	r1, r3, #1
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	005b      	lsls	r3, r3, #1
 8001ee6:	fbb1 f3f3 	udiv	r3, r1, r3
 8001eea:	3301      	adds	r3, #1
 8001eec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ef0:	2b04      	cmp	r3, #4
 8001ef2:	bf38      	it	cc
 8001ef4:	2304      	movcc	r3, #4
 8001ef6:	e04f      	b.n	8001f98 <HAL_I2C_Init+0x1c8>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d111      	bne.n	8001f24 <HAL_I2C_Init+0x154>
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	1e5c      	subs	r4, r3, #1
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6859      	ldr	r1, [r3, #4]
 8001f08:	460b      	mov	r3, r1
 8001f0a:	005b      	lsls	r3, r3, #1
 8001f0c:	440b      	add	r3, r1
 8001f0e:	fbb4 f3f3 	udiv	r3, r4, r3
 8001f12:	3301      	adds	r3, #1
 8001f14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	bf0c      	ite	eq
 8001f1c:	2301      	moveq	r3, #1
 8001f1e:	2300      	movne	r3, #0
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	e012      	b.n	8001f4a <HAL_I2C_Init+0x17a>
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	1e5c      	subs	r4, r3, #1
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6859      	ldr	r1, [r3, #4]
 8001f2c:	460b      	mov	r3, r1
 8001f2e:	009b      	lsls	r3, r3, #2
 8001f30:	440b      	add	r3, r1
 8001f32:	0099      	lsls	r1, r3, #2
 8001f34:	440b      	add	r3, r1
 8001f36:	fbb4 f3f3 	udiv	r3, r4, r3
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	bf0c      	ite	eq
 8001f44:	2301      	moveq	r3, #1
 8001f46:	2300      	movne	r3, #0
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <HAL_I2C_Init+0x182>
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e022      	b.n	8001f98 <HAL_I2C_Init+0x1c8>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d10e      	bne.n	8001f78 <HAL_I2C_Init+0x1a8>
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	1e5c      	subs	r4, r3, #1
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6859      	ldr	r1, [r3, #4]
 8001f62:	460b      	mov	r3, r1
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	440b      	add	r3, r1
 8001f68:	fbb4 f3f3 	udiv	r3, r4, r3
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f76:	e00f      	b.n	8001f98 <HAL_I2C_Init+0x1c8>
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	1e5c      	subs	r4, r3, #1
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6859      	ldr	r1, [r3, #4]
 8001f80:	460b      	mov	r3, r1
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	440b      	add	r3, r1
 8001f86:	0099      	lsls	r1, r3, #2
 8001f88:	440b      	add	r3, r1
 8001f8a:	fbb4 f3f3 	udiv	r3, r4, r3
 8001f8e:	3301      	adds	r3, #1
 8001f90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f94:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	61c3      	str	r3, [r0, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	687a      	ldr	r2, [r7, #4]
 8001fa2:	6812      	ldr	r2, [r2, #0]
 8001fa4:	6812      	ldr	r2, [r2, #0]
 8001fa6:	f022 01c0 	bic.w	r1, r2, #192	; 0xc0
 8001faa:	687a      	ldr	r2, [r7, #4]
 8001fac:	69d0      	ldr	r0, [r2, #28]
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	6a12      	ldr	r2, [r2, #32]
 8001fb2:	4302      	orrs	r2, r0
 8001fb4:	430a      	orrs	r2, r1
 8001fb6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001fc6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001fca:	6879      	ldr	r1, [r7, #4]
 8001fcc:	6908      	ldr	r0, [r1, #16]
 8001fce:	6879      	ldr	r1, [r7, #4]
 8001fd0:	68c9      	ldr	r1, [r1, #12]
 8001fd2:	4301      	orrs	r1, r0
 8001fd4:	430b      	orrs	r3, r1
 8001fd6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	6812      	ldr	r2, [r2, #0]
 8001fe0:	68d2      	ldr	r2, [r2, #12]
 8001fe2:	f022 01ff 	bic.w	r1, r2, #255	; 0xff
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	6950      	ldr	r0, [r2, #20]
 8001fea:	687a      	ldr	r2, [r7, #4]
 8001fec:	6992      	ldr	r2, [r2, #24]
 8001fee:	4302      	orrs	r2, r0
 8001ff0:	430a      	orrs	r2, r1
 8001ff2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	687a      	ldr	r2, [r7, #4]
 8001ffa:	6812      	ldr	r2, [r2, #0]
 8001ffc:	6812      	ldr	r2, [r2, #0]
 8001ffe:	f042 0201 	orr.w	r2, r2, #1
 8002002:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2200      	movs	r2, #0
 8002008:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2220      	movs	r2, #32
 800200e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2200      	movs	r2, #0
 8002016:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2200      	movs	r2, #0
 800201c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002020:	2300      	movs	r3, #0
}
 8002022:	4618      	mov	r0, r3
 8002024:	3714      	adds	r7, #20
 8002026:	46bd      	mov	sp, r7
 8002028:	bd90      	pop	{r4, r7, pc}
 800202a:	bf00      	nop
 800202c:	000186a0 	.word	0x000186a0
 8002030:	001e847f 	.word	0x001e847f
 8002034:	003d08ff 	.word	0x003d08ff
 8002038:	431bde83 	.word	0x431bde83
 800203c:	10624dd3 	.word	0x10624dd3

08002040 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b086      	sub	sp, #24
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d101      	bne.n	8002052 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e264      	b.n	800251c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f003 0301 	and.w	r3, r3, #1
 800205a:	2b00      	cmp	r3, #0
 800205c:	d075      	beq.n	800214a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800205e:	4ba3      	ldr	r3, [pc, #652]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	f003 030c 	and.w	r3, r3, #12
 8002066:	2b04      	cmp	r3, #4
 8002068:	d00c      	beq.n	8002084 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800206a:	4ba0      	ldr	r3, [pc, #640]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002072:	2b08      	cmp	r3, #8
 8002074:	d112      	bne.n	800209c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002076:	4b9d      	ldr	r3, [pc, #628]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800207e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002082:	d10b      	bne.n	800209c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002084:	4b99      	ldr	r3, [pc, #612]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800208c:	2b00      	cmp	r3, #0
 800208e:	d05b      	beq.n	8002148 <HAL_RCC_OscConfig+0x108>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d157      	bne.n	8002148 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002098:	2301      	movs	r3, #1
 800209a:	e23f      	b.n	800251c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020a4:	d106      	bne.n	80020b4 <HAL_RCC_OscConfig+0x74>
 80020a6:	4a91      	ldr	r2, [pc, #580]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 80020a8:	4b90      	ldr	r3, [pc, #576]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020b0:	6013      	str	r3, [r2, #0]
 80020b2:	e01d      	b.n	80020f0 <HAL_RCC_OscConfig+0xb0>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80020bc:	d10c      	bne.n	80020d8 <HAL_RCC_OscConfig+0x98>
 80020be:	4a8b      	ldr	r2, [pc, #556]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 80020c0:	4b8a      	ldr	r3, [pc, #552]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020c8:	6013      	str	r3, [r2, #0]
 80020ca:	4a88      	ldr	r2, [pc, #544]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 80020cc:	4b87      	ldr	r3, [pc, #540]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020d4:	6013      	str	r3, [r2, #0]
 80020d6:	e00b      	b.n	80020f0 <HAL_RCC_OscConfig+0xb0>
 80020d8:	4a84      	ldr	r2, [pc, #528]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 80020da:	4b84      	ldr	r3, [pc, #528]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020e2:	6013      	str	r3, [r2, #0]
 80020e4:	4a81      	ldr	r2, [pc, #516]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 80020e6:	4b81      	ldr	r3, [pc, #516]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d013      	beq.n	8002120 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020f8:	f7fe ff90 	bl	800101c <HAL_GetTick>
 80020fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020fe:	e008      	b.n	8002112 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002100:	f7fe ff8c 	bl	800101c <HAL_GetTick>
 8002104:	4602      	mov	r2, r0
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	1ad3      	subs	r3, r2, r3
 800210a:	2b64      	cmp	r3, #100	; 0x64
 800210c:	d901      	bls.n	8002112 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800210e:	2303      	movs	r3, #3
 8002110:	e204      	b.n	800251c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002112:	4b76      	ldr	r3, [pc, #472]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800211a:	2b00      	cmp	r3, #0
 800211c:	d0f0      	beq.n	8002100 <HAL_RCC_OscConfig+0xc0>
 800211e:	e014      	b.n	800214a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002120:	f7fe ff7c 	bl	800101c <HAL_GetTick>
 8002124:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002126:	e008      	b.n	800213a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002128:	f7fe ff78 	bl	800101c <HAL_GetTick>
 800212c:	4602      	mov	r2, r0
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	1ad3      	subs	r3, r2, r3
 8002132:	2b64      	cmp	r3, #100	; 0x64
 8002134:	d901      	bls.n	800213a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002136:	2303      	movs	r3, #3
 8002138:	e1f0      	b.n	800251c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800213a:	4b6c      	ldr	r3, [pc, #432]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002142:	2b00      	cmp	r3, #0
 8002144:	d1f0      	bne.n	8002128 <HAL_RCC_OscConfig+0xe8>
 8002146:	e000      	b.n	800214a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002148:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 0302 	and.w	r3, r3, #2
 8002152:	2b00      	cmp	r3, #0
 8002154:	d063      	beq.n	800221e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002156:	4b65      	ldr	r3, [pc, #404]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	f003 030c 	and.w	r3, r3, #12
 800215e:	2b00      	cmp	r3, #0
 8002160:	d00b      	beq.n	800217a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002162:	4b62      	ldr	r3, [pc, #392]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 8002164:	689b      	ldr	r3, [r3, #8]
 8002166:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800216a:	2b08      	cmp	r3, #8
 800216c:	d11c      	bne.n	80021a8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800216e:	4b5f      	ldr	r3, [pc, #380]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002176:	2b00      	cmp	r3, #0
 8002178:	d116      	bne.n	80021a8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800217a:	4b5c      	ldr	r3, [pc, #368]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f003 0302 	and.w	r3, r3, #2
 8002182:	2b00      	cmp	r3, #0
 8002184:	d005      	beq.n	8002192 <HAL_RCC_OscConfig+0x152>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	68db      	ldr	r3, [r3, #12]
 800218a:	2b01      	cmp	r3, #1
 800218c:	d001      	beq.n	8002192 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	e1c4      	b.n	800251c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002192:	4956      	ldr	r1, [pc, #344]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 8002194:	4b55      	ldr	r3, [pc, #340]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	691b      	ldr	r3, [r3, #16]
 80021a0:	00db      	lsls	r3, r3, #3
 80021a2:	4313      	orrs	r3, r2
 80021a4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021a6:	e03a      	b.n	800221e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	68db      	ldr	r3, [r3, #12]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d020      	beq.n	80021f2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021b0:	4b4f      	ldr	r3, [pc, #316]	; (80022f0 <HAL_RCC_OscConfig+0x2b0>)
 80021b2:	2201      	movs	r2, #1
 80021b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021b6:	f7fe ff31 	bl	800101c <HAL_GetTick>
 80021ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021bc:	e008      	b.n	80021d0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80021be:	f7fe ff2d 	bl	800101c <HAL_GetTick>
 80021c2:	4602      	mov	r2, r0
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	1ad3      	subs	r3, r2, r3
 80021c8:	2b02      	cmp	r3, #2
 80021ca:	d901      	bls.n	80021d0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80021cc:	2303      	movs	r3, #3
 80021ce:	e1a5      	b.n	800251c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021d0:	4b46      	ldr	r3, [pc, #280]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 0302 	and.w	r3, r3, #2
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d0f0      	beq.n	80021be <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021dc:	4943      	ldr	r1, [pc, #268]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 80021de:	4b43      	ldr	r3, [pc, #268]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	691b      	ldr	r3, [r3, #16]
 80021ea:	00db      	lsls	r3, r3, #3
 80021ec:	4313      	orrs	r3, r2
 80021ee:	600b      	str	r3, [r1, #0]
 80021f0:	e015      	b.n	800221e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021f2:	4b3f      	ldr	r3, [pc, #252]	; (80022f0 <HAL_RCC_OscConfig+0x2b0>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021f8:	f7fe ff10 	bl	800101c <HAL_GetTick>
 80021fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021fe:	e008      	b.n	8002212 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002200:	f7fe ff0c 	bl	800101c <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	2b02      	cmp	r3, #2
 800220c:	d901      	bls.n	8002212 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e184      	b.n	800251c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002212:	4b36      	ldr	r3, [pc, #216]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 0302 	and.w	r3, r3, #2
 800221a:	2b00      	cmp	r3, #0
 800221c:	d1f0      	bne.n	8002200 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f003 0308 	and.w	r3, r3, #8
 8002226:	2b00      	cmp	r3, #0
 8002228:	d030      	beq.n	800228c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	695b      	ldr	r3, [r3, #20]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d016      	beq.n	8002260 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002232:	4b30      	ldr	r3, [pc, #192]	; (80022f4 <HAL_RCC_OscConfig+0x2b4>)
 8002234:	2201      	movs	r2, #1
 8002236:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002238:	f7fe fef0 	bl	800101c <HAL_GetTick>
 800223c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800223e:	e008      	b.n	8002252 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002240:	f7fe feec 	bl	800101c <HAL_GetTick>
 8002244:	4602      	mov	r2, r0
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	1ad3      	subs	r3, r2, r3
 800224a:	2b02      	cmp	r3, #2
 800224c:	d901      	bls.n	8002252 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800224e:	2303      	movs	r3, #3
 8002250:	e164      	b.n	800251c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002252:	4b26      	ldr	r3, [pc, #152]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 8002254:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002256:	f003 0302 	and.w	r3, r3, #2
 800225a:	2b00      	cmp	r3, #0
 800225c:	d0f0      	beq.n	8002240 <HAL_RCC_OscConfig+0x200>
 800225e:	e015      	b.n	800228c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002260:	4b24      	ldr	r3, [pc, #144]	; (80022f4 <HAL_RCC_OscConfig+0x2b4>)
 8002262:	2200      	movs	r2, #0
 8002264:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002266:	f7fe fed9 	bl	800101c <HAL_GetTick>
 800226a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800226c:	e008      	b.n	8002280 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800226e:	f7fe fed5 	bl	800101c <HAL_GetTick>
 8002272:	4602      	mov	r2, r0
 8002274:	693b      	ldr	r3, [r7, #16]
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	2b02      	cmp	r3, #2
 800227a:	d901      	bls.n	8002280 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800227c:	2303      	movs	r3, #3
 800227e:	e14d      	b.n	800251c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002280:	4b1a      	ldr	r3, [pc, #104]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 8002282:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002284:	f003 0302 	and.w	r3, r3, #2
 8002288:	2b00      	cmp	r3, #0
 800228a:	d1f0      	bne.n	800226e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f003 0304 	and.w	r3, r3, #4
 8002294:	2b00      	cmp	r3, #0
 8002296:	f000 80a0 	beq.w	80023da <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800229a:	2300      	movs	r3, #0
 800229c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800229e:	4b13      	ldr	r3, [pc, #76]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 80022a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d10f      	bne.n	80022ca <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022aa:	2300      	movs	r3, #0
 80022ac:	60bb      	str	r3, [r7, #8]
 80022ae:	4a0f      	ldr	r2, [pc, #60]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 80022b0:	4b0e      	ldr	r3, [pc, #56]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 80022b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022b8:	6413      	str	r3, [r2, #64]	; 0x40
 80022ba:	4b0c      	ldr	r3, [pc, #48]	; (80022ec <HAL_RCC_OscConfig+0x2ac>)
 80022bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022c2:	60bb      	str	r3, [r7, #8]
 80022c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022c6:	2301      	movs	r3, #1
 80022c8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022ca:	4b0b      	ldr	r3, [pc, #44]	; (80022f8 <HAL_RCC_OscConfig+0x2b8>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d121      	bne.n	800231a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022d6:	4a08      	ldr	r2, [pc, #32]	; (80022f8 <HAL_RCC_OscConfig+0x2b8>)
 80022d8:	4b07      	ldr	r3, [pc, #28]	; (80022f8 <HAL_RCC_OscConfig+0x2b8>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022e2:	f7fe fe9b 	bl	800101c <HAL_GetTick>
 80022e6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022e8:	e011      	b.n	800230e <HAL_RCC_OscConfig+0x2ce>
 80022ea:	bf00      	nop
 80022ec:	40023800 	.word	0x40023800
 80022f0:	42470000 	.word	0x42470000
 80022f4:	42470e80 	.word	0x42470e80
 80022f8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022fc:	f7fe fe8e 	bl	800101c <HAL_GetTick>
 8002300:	4602      	mov	r2, r0
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	2b02      	cmp	r3, #2
 8002308:	d901      	bls.n	800230e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800230a:	2303      	movs	r3, #3
 800230c:	e106      	b.n	800251c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800230e:	4b85      	ldr	r3, [pc, #532]	; (8002524 <HAL_RCC_OscConfig+0x4e4>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002316:	2b00      	cmp	r3, #0
 8002318:	d0f0      	beq.n	80022fc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	2b01      	cmp	r3, #1
 8002320:	d106      	bne.n	8002330 <HAL_RCC_OscConfig+0x2f0>
 8002322:	4a81      	ldr	r2, [pc, #516]	; (8002528 <HAL_RCC_OscConfig+0x4e8>)
 8002324:	4b80      	ldr	r3, [pc, #512]	; (8002528 <HAL_RCC_OscConfig+0x4e8>)
 8002326:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002328:	f043 0301 	orr.w	r3, r3, #1
 800232c:	6713      	str	r3, [r2, #112]	; 0x70
 800232e:	e01c      	b.n	800236a <HAL_RCC_OscConfig+0x32a>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	689b      	ldr	r3, [r3, #8]
 8002334:	2b05      	cmp	r3, #5
 8002336:	d10c      	bne.n	8002352 <HAL_RCC_OscConfig+0x312>
 8002338:	4a7b      	ldr	r2, [pc, #492]	; (8002528 <HAL_RCC_OscConfig+0x4e8>)
 800233a:	4b7b      	ldr	r3, [pc, #492]	; (8002528 <HAL_RCC_OscConfig+0x4e8>)
 800233c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800233e:	f043 0304 	orr.w	r3, r3, #4
 8002342:	6713      	str	r3, [r2, #112]	; 0x70
 8002344:	4a78      	ldr	r2, [pc, #480]	; (8002528 <HAL_RCC_OscConfig+0x4e8>)
 8002346:	4b78      	ldr	r3, [pc, #480]	; (8002528 <HAL_RCC_OscConfig+0x4e8>)
 8002348:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800234a:	f043 0301 	orr.w	r3, r3, #1
 800234e:	6713      	str	r3, [r2, #112]	; 0x70
 8002350:	e00b      	b.n	800236a <HAL_RCC_OscConfig+0x32a>
 8002352:	4a75      	ldr	r2, [pc, #468]	; (8002528 <HAL_RCC_OscConfig+0x4e8>)
 8002354:	4b74      	ldr	r3, [pc, #464]	; (8002528 <HAL_RCC_OscConfig+0x4e8>)
 8002356:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002358:	f023 0301 	bic.w	r3, r3, #1
 800235c:	6713      	str	r3, [r2, #112]	; 0x70
 800235e:	4a72      	ldr	r2, [pc, #456]	; (8002528 <HAL_RCC_OscConfig+0x4e8>)
 8002360:	4b71      	ldr	r3, [pc, #452]	; (8002528 <HAL_RCC_OscConfig+0x4e8>)
 8002362:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002364:	f023 0304 	bic.w	r3, r3, #4
 8002368:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d015      	beq.n	800239e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002372:	f7fe fe53 	bl	800101c <HAL_GetTick>
 8002376:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002378:	e00a      	b.n	8002390 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800237a:	f7fe fe4f 	bl	800101c <HAL_GetTick>
 800237e:	4602      	mov	r2, r0
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	1ad3      	subs	r3, r2, r3
 8002384:	f241 3288 	movw	r2, #5000	; 0x1388
 8002388:	4293      	cmp	r3, r2
 800238a:	d901      	bls.n	8002390 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800238c:	2303      	movs	r3, #3
 800238e:	e0c5      	b.n	800251c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002390:	4b65      	ldr	r3, [pc, #404]	; (8002528 <HAL_RCC_OscConfig+0x4e8>)
 8002392:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002394:	f003 0302 	and.w	r3, r3, #2
 8002398:	2b00      	cmp	r3, #0
 800239a:	d0ee      	beq.n	800237a <HAL_RCC_OscConfig+0x33a>
 800239c:	e014      	b.n	80023c8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800239e:	f7fe fe3d 	bl	800101c <HAL_GetTick>
 80023a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023a4:	e00a      	b.n	80023bc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023a6:	f7fe fe39 	bl	800101c <HAL_GetTick>
 80023aa:	4602      	mov	r2, r0
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	1ad3      	subs	r3, r2, r3
 80023b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d901      	bls.n	80023bc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80023b8:	2303      	movs	r3, #3
 80023ba:	e0af      	b.n	800251c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023bc:	4b5a      	ldr	r3, [pc, #360]	; (8002528 <HAL_RCC_OscConfig+0x4e8>)
 80023be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023c0:	f003 0302 	and.w	r3, r3, #2
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d1ee      	bne.n	80023a6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80023c8:	7dfb      	ldrb	r3, [r7, #23]
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d105      	bne.n	80023da <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023ce:	4a56      	ldr	r2, [pc, #344]	; (8002528 <HAL_RCC_OscConfig+0x4e8>)
 80023d0:	4b55      	ldr	r3, [pc, #340]	; (8002528 <HAL_RCC_OscConfig+0x4e8>)
 80023d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023d8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	699b      	ldr	r3, [r3, #24]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	f000 809b 	beq.w	800251a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80023e4:	4b50      	ldr	r3, [pc, #320]	; (8002528 <HAL_RCC_OscConfig+0x4e8>)
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	f003 030c 	and.w	r3, r3, #12
 80023ec:	2b08      	cmp	r3, #8
 80023ee:	d05c      	beq.n	80024aa <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	699b      	ldr	r3, [r3, #24]
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	d141      	bne.n	800247c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023f8:	4b4c      	ldr	r3, [pc, #304]	; (800252c <HAL_RCC_OscConfig+0x4ec>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023fe:	f7fe fe0d 	bl	800101c <HAL_GetTick>
 8002402:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002404:	e008      	b.n	8002418 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002406:	f7fe fe09 	bl	800101c <HAL_GetTick>
 800240a:	4602      	mov	r2, r0
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	1ad3      	subs	r3, r2, r3
 8002410:	2b02      	cmp	r3, #2
 8002412:	d901      	bls.n	8002418 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002414:	2303      	movs	r3, #3
 8002416:	e081      	b.n	800251c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002418:	4b43      	ldr	r3, [pc, #268]	; (8002528 <HAL_RCC_OscConfig+0x4e8>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002420:	2b00      	cmp	r3, #0
 8002422:	d1f0      	bne.n	8002406 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002424:	4940      	ldr	r1, [pc, #256]	; (8002528 <HAL_RCC_OscConfig+0x4e8>)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	69da      	ldr	r2, [r3, #28]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6a1b      	ldr	r3, [r3, #32]
 800242e:	431a      	orrs	r2, r3
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002434:	019b      	lsls	r3, r3, #6
 8002436:	431a      	orrs	r2, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800243c:	085b      	lsrs	r3, r3, #1
 800243e:	3b01      	subs	r3, #1
 8002440:	041b      	lsls	r3, r3, #16
 8002442:	431a      	orrs	r2, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002448:	061b      	lsls	r3, r3, #24
 800244a:	4313      	orrs	r3, r2
 800244c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800244e:	4b37      	ldr	r3, [pc, #220]	; (800252c <HAL_RCC_OscConfig+0x4ec>)
 8002450:	2201      	movs	r2, #1
 8002452:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002454:	f7fe fde2 	bl	800101c <HAL_GetTick>
 8002458:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800245a:	e008      	b.n	800246e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800245c:	f7fe fdde 	bl	800101c <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	2b02      	cmp	r3, #2
 8002468:	d901      	bls.n	800246e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e056      	b.n	800251c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800246e:	4b2e      	ldr	r3, [pc, #184]	; (8002528 <HAL_RCC_OscConfig+0x4e8>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002476:	2b00      	cmp	r3, #0
 8002478:	d0f0      	beq.n	800245c <HAL_RCC_OscConfig+0x41c>
 800247a:	e04e      	b.n	800251a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800247c:	4b2b      	ldr	r3, [pc, #172]	; (800252c <HAL_RCC_OscConfig+0x4ec>)
 800247e:	2200      	movs	r2, #0
 8002480:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002482:	f7fe fdcb 	bl	800101c <HAL_GetTick>
 8002486:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002488:	e008      	b.n	800249c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800248a:	f7fe fdc7 	bl	800101c <HAL_GetTick>
 800248e:	4602      	mov	r2, r0
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	1ad3      	subs	r3, r2, r3
 8002494:	2b02      	cmp	r3, #2
 8002496:	d901      	bls.n	800249c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002498:	2303      	movs	r3, #3
 800249a:	e03f      	b.n	800251c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800249c:	4b22      	ldr	r3, [pc, #136]	; (8002528 <HAL_RCC_OscConfig+0x4e8>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d1f0      	bne.n	800248a <HAL_RCC_OscConfig+0x44a>
 80024a8:	e037      	b.n	800251a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	699b      	ldr	r3, [r3, #24]
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d101      	bne.n	80024b6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e032      	b.n	800251c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80024b6:	4b1c      	ldr	r3, [pc, #112]	; (8002528 <HAL_RCC_OscConfig+0x4e8>)
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	699b      	ldr	r3, [r3, #24]
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d028      	beq.n	8002516 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024ce:	429a      	cmp	r2, r3
 80024d0:	d121      	bne.n	8002516 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024dc:	429a      	cmp	r2, r3
 80024de:	d11a      	bne.n	8002516 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80024e0:	68fa      	ldr	r2, [r7, #12]
 80024e2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80024e6:	4013      	ands	r3, r2
 80024e8:	687a      	ldr	r2, [r7, #4]
 80024ea:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80024ec:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d111      	bne.n	8002516 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024fc:	085b      	lsrs	r3, r3, #1
 80024fe:	3b01      	subs	r3, #1
 8002500:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002502:	429a      	cmp	r2, r3
 8002504:	d107      	bne.n	8002516 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002510:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002512:	429a      	cmp	r2, r3
 8002514:	d001      	beq.n	800251a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e000      	b.n	800251c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800251a:	2300      	movs	r3, #0
}
 800251c:	4618      	mov	r0, r3
 800251e:	3718      	adds	r7, #24
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	40007000 	.word	0x40007000
 8002528:	40023800 	.word	0x40023800
 800252c:	42470060 	.word	0x42470060

08002530 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d101      	bne.n	8002544 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e0cc      	b.n	80026de <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002544:	4b68      	ldr	r3, [pc, #416]	; (80026e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f003 0207 	and.w	r2, r3, #7
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	429a      	cmp	r2, r3
 8002550:	d20c      	bcs.n	800256c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002552:	4b65      	ldr	r3, [pc, #404]	; (80026e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002554:	683a      	ldr	r2, [r7, #0]
 8002556:	b2d2      	uxtb	r2, r2
 8002558:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800255a:	4b63      	ldr	r3, [pc, #396]	; (80026e8 <HAL_RCC_ClockConfig+0x1b8>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 0207 	and.w	r2, r3, #7
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	429a      	cmp	r2, r3
 8002566:	d001      	beq.n	800256c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002568:	2301      	movs	r3, #1
 800256a:	e0b8      	b.n	80026de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 0302 	and.w	r3, r3, #2
 8002574:	2b00      	cmp	r3, #0
 8002576:	d020      	beq.n	80025ba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f003 0304 	and.w	r3, r3, #4
 8002580:	2b00      	cmp	r3, #0
 8002582:	d005      	beq.n	8002590 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002584:	4a59      	ldr	r2, [pc, #356]	; (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 8002586:	4b59      	ldr	r3, [pc, #356]	; (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800258e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 0308 	and.w	r3, r3, #8
 8002598:	2b00      	cmp	r3, #0
 800259a:	d005      	beq.n	80025a8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800259c:	4a53      	ldr	r2, [pc, #332]	; (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 800259e:	4b53      	ldr	r3, [pc, #332]	; (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80025a6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025a8:	4950      	ldr	r1, [pc, #320]	; (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 80025aa:	4b50      	ldr	r3, [pc, #320]	; (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	4313      	orrs	r3, r2
 80025b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 0301 	and.w	r3, r3, #1
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d044      	beq.n	8002650 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	2b01      	cmp	r3, #1
 80025cc:	d107      	bne.n	80025de <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025ce:	4b47      	ldr	r3, [pc, #284]	; (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d119      	bne.n	800260e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e07f      	b.n	80026de <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d003      	beq.n	80025ee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025ea:	2b03      	cmp	r3, #3
 80025ec:	d107      	bne.n	80025fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025ee:	4b3f      	ldr	r3, [pc, #252]	; (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d109      	bne.n	800260e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e06f      	b.n	80026de <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025fe:	4b3b      	ldr	r3, [pc, #236]	; (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 0302 	and.w	r3, r3, #2
 8002606:	2b00      	cmp	r3, #0
 8002608:	d101      	bne.n	800260e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e067      	b.n	80026de <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800260e:	4937      	ldr	r1, [pc, #220]	; (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 8002610:	4b36      	ldr	r3, [pc, #216]	; (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	f023 0203 	bic.w	r2, r3, #3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	4313      	orrs	r3, r2
 800261e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002620:	f7fe fcfc 	bl	800101c <HAL_GetTick>
 8002624:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002626:	e00a      	b.n	800263e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002628:	f7fe fcf8 	bl	800101c <HAL_GetTick>
 800262c:	4602      	mov	r2, r0
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	f241 3288 	movw	r2, #5000	; 0x1388
 8002636:	4293      	cmp	r3, r2
 8002638:	d901      	bls.n	800263e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800263a:	2303      	movs	r3, #3
 800263c:	e04f      	b.n	80026de <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800263e:	4b2b      	ldr	r3, [pc, #172]	; (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	f003 020c 	and.w	r2, r3, #12
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	429a      	cmp	r2, r3
 800264e:	d1eb      	bne.n	8002628 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002650:	4b25      	ldr	r3, [pc, #148]	; (80026e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0207 	and.w	r2, r3, #7
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	429a      	cmp	r2, r3
 800265c:	d90c      	bls.n	8002678 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800265e:	4b22      	ldr	r3, [pc, #136]	; (80026e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002660:	683a      	ldr	r2, [r7, #0]
 8002662:	b2d2      	uxtb	r2, r2
 8002664:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002666:	4b20      	ldr	r3, [pc, #128]	; (80026e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 0207 	and.w	r2, r3, #7
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	429a      	cmp	r2, r3
 8002672:	d001      	beq.n	8002678 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	e032      	b.n	80026de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f003 0304 	and.w	r3, r3, #4
 8002680:	2b00      	cmp	r3, #0
 8002682:	d008      	beq.n	8002696 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002684:	4919      	ldr	r1, [pc, #100]	; (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 8002686:	4b19      	ldr	r3, [pc, #100]	; (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	68db      	ldr	r3, [r3, #12]
 8002692:	4313      	orrs	r3, r2
 8002694:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 0308 	and.w	r3, r3, #8
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d009      	beq.n	80026b6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026a2:	4912      	ldr	r1, [pc, #72]	; (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 80026a4:	4b11      	ldr	r3, [pc, #68]	; (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	691b      	ldr	r3, [r3, #16]
 80026b0:	00db      	lsls	r3, r3, #3
 80026b2:	4313      	orrs	r3, r2
 80026b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80026b6:	f000 f821 	bl	80026fc <HAL_RCC_GetSysClockFreq>
 80026ba:	4601      	mov	r1, r0
 80026bc:	4b0b      	ldr	r3, [pc, #44]	; (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	091b      	lsrs	r3, r3, #4
 80026c2:	f003 030f 	and.w	r3, r3, #15
 80026c6:	4a0a      	ldr	r2, [pc, #40]	; (80026f0 <HAL_RCC_ClockConfig+0x1c0>)
 80026c8:	5cd3      	ldrb	r3, [r2, r3]
 80026ca:	fa21 f303 	lsr.w	r3, r1, r3
 80026ce:	4a09      	ldr	r2, [pc, #36]	; (80026f4 <HAL_RCC_ClockConfig+0x1c4>)
 80026d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80026d2:	4b09      	ldr	r3, [pc, #36]	; (80026f8 <HAL_RCC_ClockConfig+0x1c8>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7fe fc5c 	bl	8000f94 <HAL_InitTick>

  return HAL_OK;
 80026dc:	2300      	movs	r3, #0
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3710      	adds	r7, #16
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	40023c00 	.word	0x40023c00
 80026ec:	40023800 	.word	0x40023800
 80026f0:	0800d810 	.word	0x0800d810
 80026f4:	20000010 	.word	0x20000010
 80026f8:	20000000 	.word	0x20000000

080026fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002700:	b087      	sub	sp, #28
 8002702:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002704:	2200      	movs	r2, #0
 8002706:	60fa      	str	r2, [r7, #12]
 8002708:	2200      	movs	r2, #0
 800270a:	617a      	str	r2, [r7, #20]
 800270c:	2200      	movs	r2, #0
 800270e:	60ba      	str	r2, [r7, #8]
  uint32_t sysclockfreq = 0U;
 8002710:	2200      	movs	r2, #0
 8002712:	613a      	str	r2, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002714:	4a51      	ldr	r2, [pc, #324]	; (800285c <HAL_RCC_GetSysClockFreq+0x160>)
 8002716:	6892      	ldr	r2, [r2, #8]
 8002718:	f002 020c 	and.w	r2, r2, #12
 800271c:	2a04      	cmp	r2, #4
 800271e:	d007      	beq.n	8002730 <HAL_RCC_GetSysClockFreq+0x34>
 8002720:	2a08      	cmp	r2, #8
 8002722:	d008      	beq.n	8002736 <HAL_RCC_GetSysClockFreq+0x3a>
 8002724:	2a00      	cmp	r2, #0
 8002726:	f040 8090 	bne.w	800284a <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800272a:	4b4d      	ldr	r3, [pc, #308]	; (8002860 <HAL_RCC_GetSysClockFreq+0x164>)
 800272c:	613b      	str	r3, [r7, #16]
       break;
 800272e:	e08f      	b.n	8002850 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002730:	4b4c      	ldr	r3, [pc, #304]	; (8002864 <HAL_RCC_GetSysClockFreq+0x168>)
 8002732:	613b      	str	r3, [r7, #16]
      break;
 8002734:	e08c      	b.n	8002850 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002736:	4a49      	ldr	r2, [pc, #292]	; (800285c <HAL_RCC_GetSysClockFreq+0x160>)
 8002738:	6852      	ldr	r2, [r2, #4]
 800273a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800273e:	60fa      	str	r2, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002740:	4a46      	ldr	r2, [pc, #280]	; (800285c <HAL_RCC_GetSysClockFreq+0x160>)
 8002742:	6852      	ldr	r2, [r2, #4]
 8002744:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8002748:	2a00      	cmp	r2, #0
 800274a:	d023      	beq.n	8002794 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800274c:	4b43      	ldr	r3, [pc, #268]	; (800285c <HAL_RCC_GetSysClockFreq+0x160>)
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	099b      	lsrs	r3, r3, #6
 8002752:	f04f 0400 	mov.w	r4, #0
 8002756:	f240 11ff 	movw	r1, #511	; 0x1ff
 800275a:	f04f 0200 	mov.w	r2, #0
 800275e:	ea03 0301 	and.w	r3, r3, r1
 8002762:	ea04 0402 	and.w	r4, r4, r2
 8002766:	4a3f      	ldr	r2, [pc, #252]	; (8002864 <HAL_RCC_GetSysClockFreq+0x168>)
 8002768:	fb02 f104 	mul.w	r1, r2, r4
 800276c:	2200      	movs	r2, #0
 800276e:	fb02 f203 	mul.w	r2, r2, r3
 8002772:	440a      	add	r2, r1
 8002774:	493b      	ldr	r1, [pc, #236]	; (8002864 <HAL_RCC_GetSysClockFreq+0x168>)
 8002776:	fba3 0101 	umull	r0, r1, r3, r1
 800277a:	1853      	adds	r3, r2, r1
 800277c:	4619      	mov	r1, r3
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	f04f 0400 	mov.w	r4, #0
 8002784:	461a      	mov	r2, r3
 8002786:	4623      	mov	r3, r4
 8002788:	f7fe fa5a 	bl	8000c40 <__aeabi_uldivmod>
 800278c:	4603      	mov	r3, r0
 800278e:	460c      	mov	r4, r1
 8002790:	617b      	str	r3, [r7, #20]
 8002792:	e04c      	b.n	800282e <HAL_RCC_GetSysClockFreq+0x132>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002794:	4a31      	ldr	r2, [pc, #196]	; (800285c <HAL_RCC_GetSysClockFreq+0x160>)
 8002796:	6852      	ldr	r2, [r2, #4]
 8002798:	0992      	lsrs	r2, r2, #6
 800279a:	4611      	mov	r1, r2
 800279c:	f04f 0200 	mov.w	r2, #0
 80027a0:	f240 15ff 	movw	r5, #511	; 0x1ff
 80027a4:	f04f 0600 	mov.w	r6, #0
 80027a8:	ea05 0501 	and.w	r5, r5, r1
 80027ac:	ea06 0602 	and.w	r6, r6, r2
 80027b0:	4629      	mov	r1, r5
 80027b2:	4632      	mov	r2, r6
 80027b4:	ea4f 1b42 	mov.w	fp, r2, lsl #5
 80027b8:	ea4b 6bd1 	orr.w	fp, fp, r1, lsr #27
 80027bc:	ea4f 1a41 	mov.w	sl, r1, lsl #5
 80027c0:	4651      	mov	r1, sl
 80027c2:	465a      	mov	r2, fp
 80027c4:	46aa      	mov	sl, r5
 80027c6:	46b3      	mov	fp, r6
 80027c8:	4655      	mov	r5, sl
 80027ca:	465e      	mov	r6, fp
 80027cc:	1b4d      	subs	r5, r1, r5
 80027ce:	eb62 0606 	sbc.w	r6, r2, r6
 80027d2:	4629      	mov	r1, r5
 80027d4:	4632      	mov	r2, r6
 80027d6:	0194      	lsls	r4, r2, #6
 80027d8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80027dc:	018b      	lsls	r3, r1, #6
 80027de:	1a5b      	subs	r3, r3, r1
 80027e0:	eb64 0402 	sbc.w	r4, r4, r2
 80027e4:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 80027e8:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 80027ec:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 80027f0:	4643      	mov	r3, r8
 80027f2:	464c      	mov	r4, r9
 80027f4:	4655      	mov	r5, sl
 80027f6:	465e      	mov	r6, fp
 80027f8:	18ed      	adds	r5, r5, r3
 80027fa:	eb46 0604 	adc.w	r6, r6, r4
 80027fe:	462b      	mov	r3, r5
 8002800:	4634      	mov	r4, r6
 8002802:	02a2      	lsls	r2, r4, #10
 8002804:	607a      	str	r2, [r7, #4]
 8002806:	687a      	ldr	r2, [r7, #4]
 8002808:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800280c:	607a      	str	r2, [r7, #4]
 800280e:	029b      	lsls	r3, r3, #10
 8002810:	603b      	str	r3, [r7, #0]
 8002812:	e897 0018 	ldmia.w	r7, {r3, r4}
 8002816:	4618      	mov	r0, r3
 8002818:	4621      	mov	r1, r4
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	f04f 0400 	mov.w	r4, #0
 8002820:	461a      	mov	r2, r3
 8002822:	4623      	mov	r3, r4
 8002824:	f7fe fa0c 	bl	8000c40 <__aeabi_uldivmod>
 8002828:	4603      	mov	r3, r0
 800282a:	460c      	mov	r4, r1
 800282c:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800282e:	4b0b      	ldr	r3, [pc, #44]	; (800285c <HAL_RCC_GetSysClockFreq+0x160>)
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	0c1b      	lsrs	r3, r3, #16
 8002834:	f003 0303 	and.w	r3, r3, #3
 8002838:	3301      	adds	r3, #1
 800283a:	005b      	lsls	r3, r3, #1
 800283c:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 800283e:	697a      	ldr	r2, [r7, #20]
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	fbb2 f3f3 	udiv	r3, r2, r3
 8002846:	613b      	str	r3, [r7, #16]
      break;
 8002848:	e002      	b.n	8002850 <HAL_RCC_GetSysClockFreq+0x154>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800284a:	4b05      	ldr	r3, [pc, #20]	; (8002860 <HAL_RCC_GetSysClockFreq+0x164>)
 800284c:	613b      	str	r3, [r7, #16]
      break;
 800284e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002850:	693b      	ldr	r3, [r7, #16]
}
 8002852:	4618      	mov	r0, r3
 8002854:	371c      	adds	r7, #28
 8002856:	46bd      	mov	sp, r7
 8002858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800285c:	40023800 	.word	0x40023800
 8002860:	00f42400 	.word	0x00f42400
 8002864:	00b71b00 	.word	0x00b71b00

08002868 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800286c:	4b03      	ldr	r3, [pc, #12]	; (800287c <HAL_RCC_GetHCLKFreq+0x14>)
 800286e:	681b      	ldr	r3, [r3, #0]
}
 8002870:	4618      	mov	r0, r3
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	20000010 	.word	0x20000010

08002880 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002884:	f7ff fff0 	bl	8002868 <HAL_RCC_GetHCLKFreq>
 8002888:	4601      	mov	r1, r0
 800288a:	4b05      	ldr	r3, [pc, #20]	; (80028a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	0a9b      	lsrs	r3, r3, #10
 8002890:	f003 0307 	and.w	r3, r3, #7
 8002894:	4a03      	ldr	r2, [pc, #12]	; (80028a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002896:	5cd3      	ldrb	r3, [r2, r3]
 8002898:	fa21 f303 	lsr.w	r3, r1, r3
}
 800289c:	4618      	mov	r0, r3
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	40023800 	.word	0x40023800
 80028a4:	0800d820 	.word	0x0800d820

080028a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80028ac:	f7ff ffdc 	bl	8002868 <HAL_RCC_GetHCLKFreq>
 80028b0:	4601      	mov	r1, r0
 80028b2:	4b05      	ldr	r3, [pc, #20]	; (80028c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	0b5b      	lsrs	r3, r3, #13
 80028b8:	f003 0307 	and.w	r3, r3, #7
 80028bc:	4a03      	ldr	r2, [pc, #12]	; (80028cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80028be:	5cd3      	ldrb	r3, [r2, r3]
 80028c0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	40023800 	.word	0x40023800
 80028cc:	0800d820 	.word	0x0800d820

080028d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d101      	bne.n	80028e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e07a      	b.n	80029d8 <HAL_SPI_Init+0x108>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d108      	bne.n	80028fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80028f2:	d009      	beq.n	8002908 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2200      	movs	r2, #0
 80028f8:	61da      	str	r2, [r3, #28]
 80028fa:	e005      	b.n	8002908 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2200      	movs	r2, #0
 8002900:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2200      	movs	r2, #0
 8002906:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2200      	movs	r2, #0
 800290c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002914:	b2db      	uxtb	r3, r3
 8002916:	2b00      	cmp	r3, #0
 8002918:	d106      	bne.n	8002928 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2200      	movs	r2, #0
 800291e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002922:	6878      	ldr	r0, [r7, #4]
 8002924:	f004 feda 	bl	80076dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2202      	movs	r2, #2
 800292c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	687a      	ldr	r2, [r7, #4]
 8002936:	6812      	ldr	r2, [r2, #0]
 8002938:	6812      	ldr	r2, [r2, #0]
 800293a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800293e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	687a      	ldr	r2, [r7, #4]
 8002946:	6852      	ldr	r2, [r2, #4]
 8002948:	f402 7182 	and.w	r1, r2, #260	; 0x104
 800294c:	687a      	ldr	r2, [r7, #4]
 800294e:	6892      	ldr	r2, [r2, #8]
 8002950:	f402 4204 	and.w	r2, r2, #33792	; 0x8400
 8002954:	4311      	orrs	r1, r2
 8002956:	687a      	ldr	r2, [r7, #4]
 8002958:	68d2      	ldr	r2, [r2, #12]
 800295a:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800295e:	4311      	orrs	r1, r2
 8002960:	687a      	ldr	r2, [r7, #4]
 8002962:	6912      	ldr	r2, [r2, #16]
 8002964:	f002 0202 	and.w	r2, r2, #2
 8002968:	4311      	orrs	r1, r2
 800296a:	687a      	ldr	r2, [r7, #4]
 800296c:	6952      	ldr	r2, [r2, #20]
 800296e:	f002 0201 	and.w	r2, r2, #1
 8002972:	4311      	orrs	r1, r2
 8002974:	687a      	ldr	r2, [r7, #4]
 8002976:	6992      	ldr	r2, [r2, #24]
 8002978:	f402 7200 	and.w	r2, r2, #512	; 0x200
 800297c:	4311      	orrs	r1, r2
 800297e:	687a      	ldr	r2, [r7, #4]
 8002980:	69d2      	ldr	r2, [r2, #28]
 8002982:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8002986:	4311      	orrs	r1, r2
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	6a12      	ldr	r2, [r2, #32]
 800298c:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8002990:	4311      	orrs	r1, r2
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002996:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800299a:	430a      	orrs	r2, r1
 800299c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	6992      	ldr	r2, [r2, #24]
 80029a6:	0c12      	lsrs	r2, r2, #16
 80029a8:	f002 0104 	and.w	r1, r2, #4
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80029b0:	f002 0210 	and.w	r2, r2, #16
 80029b4:	430a      	orrs	r2, r1
 80029b6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	687a      	ldr	r2, [r7, #4]
 80029be:	6812      	ldr	r2, [r2, #0]
 80029c0:	69d2      	ldr	r2, [r2, #28]
 80029c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80029c6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2200      	movs	r2, #0
 80029cc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2201      	movs	r2, #1
 80029d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80029d6:	2300      	movs	r3, #0
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3708      	adds	r7, #8
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}

080029e0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b088      	sub	sp, #32
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	603b      	str	r3, [r7, #0]
 80029ec:	4613      	mov	r3, r2
 80029ee:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80029f0:	2300      	movs	r3, #0
 80029f2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d101      	bne.n	8002a02 <HAL_SPI_Transmit+0x22>
 80029fe:	2302      	movs	r3, #2
 8002a00:	e124      	b.n	8002c4c <HAL_SPI_Transmit+0x26c>
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2201      	movs	r2, #1
 8002a06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002a0a:	f7fe fb07 	bl	800101c <HAL_GetTick>
 8002a0e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002a10:	88fb      	ldrh	r3, [r7, #6]
 8002a12:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002a1a:	b2db      	uxtb	r3, r3
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d002      	beq.n	8002a26 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002a20:	2302      	movs	r3, #2
 8002a22:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002a24:	e109      	b.n	8002c3a <HAL_SPI_Transmit+0x25a>
  }

  if ((pData == NULL) || (Size == 0U))
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d002      	beq.n	8002a32 <HAL_SPI_Transmit+0x52>
 8002a2c:	88fb      	ldrh	r3, [r7, #6]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d102      	bne.n	8002a38 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002a36:	e100      	b.n	8002c3a <HAL_SPI_Transmit+0x25a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	2203      	movs	r2, #3
 8002a3c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	2200      	movs	r2, #0
 8002a44:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	68ba      	ldr	r2, [r7, #8]
 8002a4a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	88fa      	ldrh	r2, [r7, #6]
 8002a50:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	88fa      	ldrh	r2, [r7, #6]
 8002a56:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	2200      	movs	r2, #0
 8002a62:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2200      	movs	r2, #0
 8002a68:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2200      	movs	r2, #0
 8002a74:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a7e:	d10f      	bne.n	8002aa0 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	68fa      	ldr	r2, [r7, #12]
 8002a86:	6812      	ldr	r2, [r2, #0]
 8002a88:	6812      	ldr	r2, [r2, #0]
 8002a8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a8e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	68fa      	ldr	r2, [r7, #12]
 8002a96:	6812      	ldr	r2, [r2, #0]
 8002a98:	6812      	ldr	r2, [r2, #0]
 8002a9a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a9e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002aaa:	2b40      	cmp	r3, #64	; 0x40
 8002aac:	d007      	beq.n	8002abe <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	68fa      	ldr	r2, [r7, #12]
 8002ab4:	6812      	ldr	r2, [r2, #0]
 8002ab6:	6812      	ldr	r2, [r2, #0]
 8002ab8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002abc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	68db      	ldr	r3, [r3, #12]
 8002ac2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ac6:	d14b      	bne.n	8002b60 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d002      	beq.n	8002ad6 <HAL_SPI_Transmit+0xf6>
 8002ad0:	8afb      	ldrh	r3, [r7, #22]
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d13e      	bne.n	8002b54 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	68fa      	ldr	r2, [r7, #12]
 8002adc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002ade:	8812      	ldrh	r2, [r2, #0]
 8002ae0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae6:	1c9a      	adds	r2, r3, #2
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002af0:	b29b      	uxth	r3, r3
 8002af2:	3b01      	subs	r3, #1
 8002af4:	b29a      	uxth	r2, r3
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002afa:	e02b      	b.n	8002b54 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	f003 0302 	and.w	r3, r3, #2
 8002b06:	2b02      	cmp	r3, #2
 8002b08:	d112      	bne.n	8002b30 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	68fa      	ldr	r2, [r7, #12]
 8002b10:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002b12:	8812      	ldrh	r2, [r2, #0]
 8002b14:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b1a:	1c9a      	adds	r2, r3, #2
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b24:	b29b      	uxth	r3, r3
 8002b26:	3b01      	subs	r3, #1
 8002b28:	b29a      	uxth	r2, r3
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	86da      	strh	r2, [r3, #54]	; 0x36
 8002b2e:	e011      	b.n	8002b54 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002b30:	f7fe fa74 	bl	800101c <HAL_GetTick>
 8002b34:	4602      	mov	r2, r0
 8002b36:	69bb      	ldr	r3, [r7, #24]
 8002b38:	1ad2      	subs	r2, r2, r3
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d303      	bcc.n	8002b48 <HAL_SPI_Transmit+0x168>
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b46:	d102      	bne.n	8002b4e <HAL_SPI_Transmit+0x16e>
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d102      	bne.n	8002b54 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002b52:	e072      	b.n	8002c3a <HAL_SPI_Transmit+0x25a>
    while (hspi->TxXferCount > 0U)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b58:	b29b      	uxth	r3, r3
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d1ce      	bne.n	8002afc <HAL_SPI_Transmit+0x11c>
 8002b5e:	e04c      	b.n	8002bfa <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d002      	beq.n	8002b6e <HAL_SPI_Transmit+0x18e>
 8002b68:	8afb      	ldrh	r3, [r7, #22]
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d140      	bne.n	8002bf0 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	330c      	adds	r3, #12
 8002b74:	68fa      	ldr	r2, [r7, #12]
 8002b76:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002b78:	7812      	ldrb	r2, [r2, #0]
 8002b7a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b80:	1c5a      	adds	r2, r3, #1
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b8a:	b29b      	uxth	r3, r3
 8002b8c:	3b01      	subs	r3, #1
 8002b8e:	b29a      	uxth	r2, r3
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002b94:	e02c      	b.n	8002bf0 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	f003 0302 	and.w	r3, r3, #2
 8002ba0:	2b02      	cmp	r3, #2
 8002ba2:	d113      	bne.n	8002bcc <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	330c      	adds	r3, #12
 8002baa:	68fa      	ldr	r2, [r7, #12]
 8002bac:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002bae:	7812      	ldrb	r2, [r2, #0]
 8002bb0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb6:	1c5a      	adds	r2, r3, #1
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002bc0:	b29b      	uxth	r3, r3
 8002bc2:	3b01      	subs	r3, #1
 8002bc4:	b29a      	uxth	r2, r3
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	86da      	strh	r2, [r3, #54]	; 0x36
 8002bca:	e011      	b.n	8002bf0 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002bcc:	f7fe fa26 	bl	800101c <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	69bb      	ldr	r3, [r7, #24]
 8002bd4:	1ad2      	subs	r2, r2, r3
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	d303      	bcc.n	8002be4 <HAL_SPI_Transmit+0x204>
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002be2:	d102      	bne.n	8002bea <HAL_SPI_Transmit+0x20a>
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d102      	bne.n	8002bf0 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8002bea:	2303      	movs	r3, #3
 8002bec:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002bee:	e024      	b.n	8002c3a <HAL_SPI_Transmit+0x25a>
    while (hspi->TxXferCount > 0U)
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d1cd      	bne.n	8002b96 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002bfa:	69ba      	ldr	r2, [r7, #24]
 8002bfc:	6839      	ldr	r1, [r7, #0]
 8002bfe:	68f8      	ldr	r0, [r7, #12]
 8002c00:	f000 fa50 	bl	80030a4 <SPI_EndRxTxTransaction>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d002      	beq.n	8002c10 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2220      	movs	r2, #32
 8002c0e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d10a      	bne.n	8002c2e <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002c18:	2300      	movs	r3, #0
 8002c1a:	613b      	str	r3, [r7, #16]
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	68db      	ldr	r3, [r3, #12]
 8002c22:	613b      	str	r3, [r7, #16]
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	613b      	str	r3, [r7, #16]
 8002c2c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d001      	beq.n	8002c3a <HAL_SPI_Transmit+0x25a>
  {
    errorcode = HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2200      	movs	r2, #0
 8002c46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002c4a:	7ffb      	ldrb	r3, [r7, #31]
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	3720      	adds	r7, #32
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}

08002c54 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b08c      	sub	sp, #48	; 0x30
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	60f8      	str	r0, [r7, #12]
 8002c5c:	60b9      	str	r1, [r7, #8]
 8002c5e:	607a      	str	r2, [r7, #4]
 8002c60:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002c62:	2301      	movs	r3, #1
 8002c64:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002c66:	2300      	movs	r3, #0
 8002c68:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d101      	bne.n	8002c7a <HAL_SPI_TransmitReceive+0x26>
 8002c76:	2302      	movs	r3, #2
 8002c78:	e188      	b.n	8002f8c <HAL_SPI_TransmitReceive+0x338>
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002c82:	f7fe f9cb 	bl	800101c <HAL_GetTick>
 8002c86:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002c8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002c98:	887b      	ldrh	r3, [r7, #2]
 8002c9a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002c9c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d00f      	beq.n	8002cc4 <HAL_SPI_TransmitReceive+0x70>
 8002ca4:	69fb      	ldr	r3, [r7, #28]
 8002ca6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002caa:	d107      	bne.n	8002cbc <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d103      	bne.n	8002cbc <HAL_SPI_TransmitReceive+0x68>
 8002cb4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002cb8:	2b04      	cmp	r3, #4
 8002cba:	d003      	beq.n	8002cc4 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002cbc:	2302      	movs	r3, #2
 8002cbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002cc2:	e159      	b.n	8002f78 <HAL_SPI_TransmitReceive+0x324>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d005      	beq.n	8002cd6 <HAL_SPI_TransmitReceive+0x82>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d002      	beq.n	8002cd6 <HAL_SPI_TransmitReceive+0x82>
 8002cd0:	887b      	ldrh	r3, [r7, #2]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d103      	bne.n	8002cde <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002cdc:	e14c      	b.n	8002f78 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	2b04      	cmp	r3, #4
 8002ce8:	d003      	beq.n	8002cf2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2205      	movs	r2, #5
 8002cee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	887a      	ldrh	r2, [r7, #2]
 8002d02:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	887a      	ldrh	r2, [r7, #2]
 8002d08:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	68ba      	ldr	r2, [r7, #8]
 8002d0e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	887a      	ldrh	r2, [r7, #2]
 8002d14:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	887a      	ldrh	r2, [r7, #2]
 8002d1a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2200      	movs	r2, #0
 8002d26:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d32:	2b40      	cmp	r3, #64	; 0x40
 8002d34:	d007      	beq.n	8002d46 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	68fa      	ldr	r2, [r7, #12]
 8002d3c:	6812      	ldr	r2, [r2, #0]
 8002d3e:	6812      	ldr	r2, [r2, #0]
 8002d40:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d44:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	68db      	ldr	r3, [r3, #12]
 8002d4a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d4e:	d178      	bne.n	8002e42 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d002      	beq.n	8002d5e <HAL_SPI_TransmitReceive+0x10a>
 8002d58:	8b7b      	ldrh	r3, [r7, #26]
 8002d5a:	2b01      	cmp	r3, #1
 8002d5c:	d166      	bne.n	8002e2c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	68fa      	ldr	r2, [r7, #12]
 8002d64:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002d66:	8812      	ldrh	r2, [r2, #0]
 8002d68:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d6e:	1c9a      	adds	r2, r3, #2
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d78:	b29b      	uxth	r3, r3
 8002d7a:	3b01      	subs	r3, #1
 8002d7c:	b29a      	uxth	r2, r3
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d82:	e053      	b.n	8002e2c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	f003 0302 	and.w	r3, r3, #2
 8002d8e:	2b02      	cmp	r3, #2
 8002d90:	d11b      	bne.n	8002dca <HAL_SPI_TransmitReceive+0x176>
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d016      	beq.n	8002dca <HAL_SPI_TransmitReceive+0x176>
 8002d9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d113      	bne.n	8002dca <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	68fa      	ldr	r2, [r7, #12]
 8002da8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002daa:	8812      	ldrh	r2, [r2, #0]
 8002dac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db2:	1c9a      	adds	r2, r3, #2
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002dbc:	b29b      	uxth	r3, r3
 8002dbe:	3b01      	subs	r3, #1
 8002dc0:	b29a      	uxth	r2, r3
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	f003 0301 	and.w	r3, r3, #1
 8002dd4:	2b01      	cmp	r3, #1
 8002dd6:	d119      	bne.n	8002e0c <HAL_SPI_TransmitReceive+0x1b8>
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ddc:	b29b      	uxth	r3, r3
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d014      	beq.n	8002e0c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002de6:	68fa      	ldr	r2, [r7, #12]
 8002de8:	6812      	ldr	r2, [r2, #0]
 8002dea:	68d2      	ldr	r2, [r2, #12]
 8002dec:	b292      	uxth	r2, r2
 8002dee:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002df4:	1c9a      	adds	r2, r3, #2
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002dfe:	b29b      	uxth	r3, r3
 8002e00:	3b01      	subs	r3, #1
 8002e02:	b29a      	uxth	r2, r3
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002e0c:	f7fe f906 	bl	800101c <HAL_GetTick>
 8002e10:	4602      	mov	r2, r0
 8002e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e14:	1ad2      	subs	r2, r2, r3
 8002e16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	d307      	bcc.n	8002e2c <HAL_SPI_TransmitReceive+0x1d8>
 8002e1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e22:	d003      	beq.n	8002e2c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8002e24:	2303      	movs	r3, #3
 8002e26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002e2a:	e0a5      	b.n	8002f78 <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e30:	b29b      	uxth	r3, r3
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d1a6      	bne.n	8002d84 <HAL_SPI_TransmitReceive+0x130>
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e3a:	b29b      	uxth	r3, r3
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d1a1      	bne.n	8002d84 <HAL_SPI_TransmitReceive+0x130>
 8002e40:	e07c      	b.n	8002f3c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d002      	beq.n	8002e50 <HAL_SPI_TransmitReceive+0x1fc>
 8002e4a:	8b7b      	ldrh	r3, [r7, #26]
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d16b      	bne.n	8002f28 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	330c      	adds	r3, #12
 8002e56:	68fa      	ldr	r2, [r7, #12]
 8002e58:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002e5a:	7812      	ldrb	r2, [r2, #0]
 8002e5c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e62:	1c5a      	adds	r2, r3, #1
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e6c:	b29b      	uxth	r3, r3
 8002e6e:	3b01      	subs	r3, #1
 8002e70:	b29a      	uxth	r2, r3
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e76:	e057      	b.n	8002f28 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	f003 0302 	and.w	r3, r3, #2
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d11c      	bne.n	8002ec0 <HAL_SPI_TransmitReceive+0x26c>
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e8a:	b29b      	uxth	r3, r3
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d017      	beq.n	8002ec0 <HAL_SPI_TransmitReceive+0x26c>
 8002e90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d114      	bne.n	8002ec0 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	330c      	adds	r3, #12
 8002e9c:	68fa      	ldr	r2, [r7, #12]
 8002e9e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002ea0:	7812      	ldrb	r2, [r2, #0]
 8002ea2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea8:	1c5a      	adds	r2, r3, #1
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002eb2:	b29b      	uxth	r3, r3
 8002eb4:	3b01      	subs	r3, #1
 8002eb6:	b29a      	uxth	r2, r3
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	f003 0301 	and.w	r3, r3, #1
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	d119      	bne.n	8002f02 <HAL_SPI_TransmitReceive+0x2ae>
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ed2:	b29b      	uxth	r3, r3
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d014      	beq.n	8002f02 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002edc:	68fa      	ldr	r2, [r7, #12]
 8002ede:	6812      	ldr	r2, [r2, #0]
 8002ee0:	68d2      	ldr	r2, [r2, #12]
 8002ee2:	b2d2      	uxtb	r2, r2
 8002ee4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eea:	1c5a      	adds	r2, r3, #1
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ef4:	b29b      	uxth	r3, r3
 8002ef6:	3b01      	subs	r3, #1
 8002ef8:	b29a      	uxth	r2, r3
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002efe:	2301      	movs	r3, #1
 8002f00:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002f02:	f7fe f88b 	bl	800101c <HAL_GetTick>
 8002f06:	4602      	mov	r2, r0
 8002f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f0a:	1ad2      	subs	r2, r2, r3
 8002f0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d303      	bcc.n	8002f1a <HAL_SPI_TransmitReceive+0x2c6>
 8002f12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f18:	d102      	bne.n	8002f20 <HAL_SPI_TransmitReceive+0x2cc>
 8002f1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d103      	bne.n	8002f28 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8002f20:	2303      	movs	r3, #3
 8002f22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002f26:	e027      	b.n	8002f78 <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d1a2      	bne.n	8002e78 <HAL_SPI_TransmitReceive+0x224>
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f36:	b29b      	uxth	r3, r3
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d19d      	bne.n	8002e78 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002f3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f3e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002f40:	68f8      	ldr	r0, [r7, #12]
 8002f42:	f000 f8af 	bl	80030a4 <SPI_EndRxTxTransaction>
 8002f46:	4603      	mov	r3, r0
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d006      	beq.n	8002f5a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2220      	movs	r2, #32
 8002f56:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002f58:	e00e      	b.n	8002f78 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d10a      	bne.n	8002f78 <HAL_SPI_TransmitReceive+0x324>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002f62:	2300      	movs	r3, #0
 8002f64:	617b      	str	r3, [r7, #20]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	68db      	ldr	r3, [r3, #12]
 8002f6c:	617b      	str	r3, [r7, #20]
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	617b      	str	r3, [r7, #20]
 8002f76:	697b      	ldr	r3, [r7, #20]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2200      	movs	r2, #0
 8002f84:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002f88:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3730      	adds	r7, #48	; 0x30
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}

08002f94 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b088      	sub	sp, #32
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	60f8      	str	r0, [r7, #12]
 8002f9c:	60b9      	str	r1, [r7, #8]
 8002f9e:	603b      	str	r3, [r7, #0]
 8002fa0:	4613      	mov	r3, r2
 8002fa2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002fa4:	f7fe f83a 	bl	800101c <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fac:	1a9a      	subs	r2, r3, r2
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	4413      	add	r3, r2
 8002fb2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002fb4:	f7fe f832 	bl	800101c <HAL_GetTick>
 8002fb8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002fba:	4b39      	ldr	r3, [pc, #228]	; (80030a0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	015b      	lsls	r3, r3, #5
 8002fc0:	0d1b      	lsrs	r3, r3, #20
 8002fc2:	69fa      	ldr	r2, [r7, #28]
 8002fc4:	fb02 f303 	mul.w	r3, r2, r3
 8002fc8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002fca:	e054      	b.n	8003076 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fd2:	d050      	beq.n	8003076 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002fd4:	f7fe f822 	bl	800101c <HAL_GetTick>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	69bb      	ldr	r3, [r7, #24]
 8002fdc:	1ad2      	subs	r2, r2, r3
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d202      	bcs.n	8002fea <SPI_WaitFlagStateUntilTimeout+0x56>
 8002fe4:	69fb      	ldr	r3, [r7, #28]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d13d      	bne.n	8003066 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	68fa      	ldr	r2, [r7, #12]
 8002ff0:	6812      	ldr	r2, [r2, #0]
 8002ff2:	6852      	ldr	r2, [r2, #4]
 8002ff4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002ff8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003002:	d111      	bne.n	8003028 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800300c:	d004      	beq.n	8003018 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003016:	d107      	bne.n	8003028 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	68fa      	ldr	r2, [r7, #12]
 800301e:	6812      	ldr	r2, [r2, #0]
 8003020:	6812      	ldr	r2, [r2, #0]
 8003022:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003026:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800302c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003030:	d10f      	bne.n	8003052 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	68fa      	ldr	r2, [r7, #12]
 8003038:	6812      	ldr	r2, [r2, #0]
 800303a:	6812      	ldr	r2, [r2, #0]
 800303c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003040:	601a      	str	r2, [r3, #0]
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	68fa      	ldr	r2, [r7, #12]
 8003048:	6812      	ldr	r2, [r2, #0]
 800304a:	6812      	ldr	r2, [r2, #0]
 800304c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003050:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2201      	movs	r2, #1
 8003056:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2200      	movs	r2, #0
 800305e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003062:	2303      	movs	r3, #3
 8003064:	e017      	b.n	8003096 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d101      	bne.n	8003070 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800306c:	2300      	movs	r3, #0
 800306e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	3b01      	subs	r3, #1
 8003074:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	689a      	ldr	r2, [r3, #8]
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	401a      	ands	r2, r3
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	429a      	cmp	r2, r3
 8003084:	bf0c      	ite	eq
 8003086:	2301      	moveq	r3, #1
 8003088:	2300      	movne	r3, #0
 800308a:	b2db      	uxtb	r3, r3
 800308c:	461a      	mov	r2, r3
 800308e:	79fb      	ldrb	r3, [r7, #7]
 8003090:	429a      	cmp	r2, r3
 8003092:	d19b      	bne.n	8002fcc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003094:	2300      	movs	r3, #0
}
 8003096:	4618      	mov	r0, r3
 8003098:	3720      	adds	r7, #32
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}
 800309e:	bf00      	nop
 80030a0:	20000010 	.word	0x20000010

080030a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b088      	sub	sp, #32
 80030a8:	af02      	add	r7, sp, #8
 80030aa:	60f8      	str	r0, [r7, #12]
 80030ac:	60b9      	str	r1, [r7, #8]
 80030ae:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80030b0:	4b1b      	ldr	r3, [pc, #108]	; (8003120 <SPI_EndRxTxTransaction+0x7c>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a1b      	ldr	r2, [pc, #108]	; (8003124 <SPI_EndRxTxTransaction+0x80>)
 80030b6:	fba2 2303 	umull	r2, r3, r2, r3
 80030ba:	0d5b      	lsrs	r3, r3, #21
 80030bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80030c0:	fb02 f303 	mul.w	r3, r2, r3
 80030c4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80030ce:	d112      	bne.n	80030f6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	9300      	str	r3, [sp, #0]
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	2200      	movs	r2, #0
 80030d8:	2180      	movs	r1, #128	; 0x80
 80030da:	68f8      	ldr	r0, [r7, #12]
 80030dc:	f7ff ff5a 	bl	8002f94 <SPI_WaitFlagStateUntilTimeout>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d016      	beq.n	8003114 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030ea:	f043 0220 	orr.w	r2, r3, #32
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80030f2:	2303      	movs	r3, #3
 80030f4:	e00f      	b.n	8003116 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d00a      	beq.n	8003112 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	3b01      	subs	r3, #1
 8003100:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800310c:	2b80      	cmp	r3, #128	; 0x80
 800310e:	d0f2      	beq.n	80030f6 <SPI_EndRxTxTransaction+0x52>
 8003110:	e000      	b.n	8003114 <SPI_EndRxTxTransaction+0x70>
        break;
 8003112:	bf00      	nop
  }

  return HAL_OK;
 8003114:	2300      	movs	r3, #0
}
 8003116:	4618      	mov	r0, r3
 8003118:	3718      	adds	r7, #24
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop
 8003120:	20000010 	.word	0x20000010
 8003124:	165e9f81 	.word	0x165e9f81

08003128 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d101      	bne.n	800313a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	e041      	b.n	80031be <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003140:	b2db      	uxtb	r3, r3
 8003142:	2b00      	cmp	r3, #0
 8003144:	d106      	bne.n	8003154 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2200      	movs	r2, #0
 800314a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f004 fb2c 	bl	80077ac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2202      	movs	r2, #2
 8003158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	3304      	adds	r3, #4
 8003164:	4619      	mov	r1, r3
 8003166:	4610      	mov	r0, r2
 8003168:	f000 fb4a 	bl	8003800 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2201      	movs	r2, #1
 8003170:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2201      	movs	r2, #1
 8003178:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2201      	movs	r2, #1
 8003180:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2201      	movs	r2, #1
 8003188:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2201      	movs	r2, #1
 8003190:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2201      	movs	r2, #1
 8003198:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2201      	movs	r2, #1
 80031a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2201      	movs	r2, #1
 80031a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2201      	movs	r2, #1
 80031b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2201      	movs	r2, #1
 80031b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80031bc:	2300      	movs	r3, #0
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3708      	adds	r7, #8
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
	...

080031c8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b084      	sub	sp, #16
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
 80031d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d109      	bne.n	80031ec <HAL_TIM_PWM_Start+0x24>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80031de:	b2db      	uxtb	r3, r3
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	bf14      	ite	ne
 80031e4:	2301      	movne	r3, #1
 80031e6:	2300      	moveq	r3, #0
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	e022      	b.n	8003232 <HAL_TIM_PWM_Start+0x6a>
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	2b04      	cmp	r3, #4
 80031f0:	d109      	bne.n	8003206 <HAL_TIM_PWM_Start+0x3e>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	bf14      	ite	ne
 80031fe:	2301      	movne	r3, #1
 8003200:	2300      	moveq	r3, #0
 8003202:	b2db      	uxtb	r3, r3
 8003204:	e015      	b.n	8003232 <HAL_TIM_PWM_Start+0x6a>
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	2b08      	cmp	r3, #8
 800320a:	d109      	bne.n	8003220 <HAL_TIM_PWM_Start+0x58>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003212:	b2db      	uxtb	r3, r3
 8003214:	2b01      	cmp	r3, #1
 8003216:	bf14      	ite	ne
 8003218:	2301      	movne	r3, #1
 800321a:	2300      	moveq	r3, #0
 800321c:	b2db      	uxtb	r3, r3
 800321e:	e008      	b.n	8003232 <HAL_TIM_PWM_Start+0x6a>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003226:	b2db      	uxtb	r3, r3
 8003228:	2b01      	cmp	r3, #1
 800322a:	bf14      	ite	ne
 800322c:	2301      	movne	r3, #1
 800322e:	2300      	moveq	r3, #0
 8003230:	b2db      	uxtb	r3, r3
 8003232:	2b00      	cmp	r3, #0
 8003234:	d001      	beq.n	800323a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e07c      	b.n	8003334 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d104      	bne.n	800324a <HAL_TIM_PWM_Start+0x82>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2202      	movs	r2, #2
 8003244:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003248:	e013      	b.n	8003272 <HAL_TIM_PWM_Start+0xaa>
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	2b04      	cmp	r3, #4
 800324e:	d104      	bne.n	800325a <HAL_TIM_PWM_Start+0x92>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2202      	movs	r2, #2
 8003254:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003258:	e00b      	b.n	8003272 <HAL_TIM_PWM_Start+0xaa>
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	2b08      	cmp	r3, #8
 800325e:	d104      	bne.n	800326a <HAL_TIM_PWM_Start+0xa2>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2202      	movs	r2, #2
 8003264:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003268:	e003      	b.n	8003272 <HAL_TIM_PWM_Start+0xaa>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2202      	movs	r2, #2
 800326e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	2201      	movs	r2, #1
 8003278:	6839      	ldr	r1, [r7, #0]
 800327a:	4618      	mov	r0, r3
 800327c:	f000 fe3a 	bl	8003ef4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a2d      	ldr	r2, [pc, #180]	; (800333c <HAL_TIM_PWM_Start+0x174>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d004      	beq.n	8003294 <HAL_TIM_PWM_Start+0xcc>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a2c      	ldr	r2, [pc, #176]	; (8003340 <HAL_TIM_PWM_Start+0x178>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d101      	bne.n	8003298 <HAL_TIM_PWM_Start+0xd0>
 8003294:	2301      	movs	r3, #1
 8003296:	e000      	b.n	800329a <HAL_TIM_PWM_Start+0xd2>
 8003298:	2300      	movs	r3, #0
 800329a:	2b00      	cmp	r3, #0
 800329c:	d007      	beq.n	80032ae <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	687a      	ldr	r2, [r7, #4]
 80032a4:	6812      	ldr	r2, [r2, #0]
 80032a6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80032a8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80032ac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a22      	ldr	r2, [pc, #136]	; (800333c <HAL_TIM_PWM_Start+0x174>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d022      	beq.n	80032fe <HAL_TIM_PWM_Start+0x136>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032c0:	d01d      	beq.n	80032fe <HAL_TIM_PWM_Start+0x136>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a1f      	ldr	r2, [pc, #124]	; (8003344 <HAL_TIM_PWM_Start+0x17c>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d018      	beq.n	80032fe <HAL_TIM_PWM_Start+0x136>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a1d      	ldr	r2, [pc, #116]	; (8003348 <HAL_TIM_PWM_Start+0x180>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d013      	beq.n	80032fe <HAL_TIM_PWM_Start+0x136>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a1c      	ldr	r2, [pc, #112]	; (800334c <HAL_TIM_PWM_Start+0x184>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d00e      	beq.n	80032fe <HAL_TIM_PWM_Start+0x136>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a16      	ldr	r2, [pc, #88]	; (8003340 <HAL_TIM_PWM_Start+0x178>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d009      	beq.n	80032fe <HAL_TIM_PWM_Start+0x136>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a18      	ldr	r2, [pc, #96]	; (8003350 <HAL_TIM_PWM_Start+0x188>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d004      	beq.n	80032fe <HAL_TIM_PWM_Start+0x136>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a16      	ldr	r2, [pc, #88]	; (8003354 <HAL_TIM_PWM_Start+0x18c>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d111      	bne.n	8003322 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	f003 0307 	and.w	r3, r3, #7
 8003308:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2b06      	cmp	r3, #6
 800330e:	d010      	beq.n	8003332 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	687a      	ldr	r2, [r7, #4]
 8003316:	6812      	ldr	r2, [r2, #0]
 8003318:	6812      	ldr	r2, [r2, #0]
 800331a:	f042 0201 	orr.w	r2, r2, #1
 800331e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003320:	e007      	b.n	8003332 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	687a      	ldr	r2, [r7, #4]
 8003328:	6812      	ldr	r2, [r2, #0]
 800332a:	6812      	ldr	r2, [r2, #0]
 800332c:	f042 0201 	orr.w	r2, r2, #1
 8003330:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003332:	2300      	movs	r3, #0
}
 8003334:	4618      	mov	r0, r3
 8003336:	3710      	adds	r7, #16
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}
 800333c:	40010000 	.word	0x40010000
 8003340:	40010400 	.word	0x40010400
 8003344:	40000400 	.word	0x40000400
 8003348:	40000800 	.word	0x40000800
 800334c:	40000c00 	.word	0x40000c00
 8003350:	40014000 	.word	0x40014000
 8003354:	40001800 	.word	0x40001800

08003358 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b082      	sub	sp, #8
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d101      	bne.n	800336a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e041      	b.n	80033ee <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2b00      	cmp	r3, #0
 8003374:	d106      	bne.n	8003384 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2200      	movs	r2, #0
 800337a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800337e:	6878      	ldr	r0, [r7, #4]
 8003380:	f004 fa92 	bl	80078a8 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2202      	movs	r2, #2
 8003388:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	3304      	adds	r3, #4
 8003394:	4619      	mov	r1, r3
 8003396:	4610      	mov	r0, r2
 8003398:	f000 fa32 	bl	8003800 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2201      	movs	r2, #1
 80033a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2201      	movs	r2, #1
 80033a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2201      	movs	r2, #1
 80033b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2201      	movs	r2, #1
 80033b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2201      	movs	r2, #1
 80033c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2201      	movs	r2, #1
 80033c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2201      	movs	r2, #1
 80033d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2201      	movs	r2, #1
 80033d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2201      	movs	r2, #1
 80033e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2201      	movs	r2, #1
 80033e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80033ec:	2300      	movs	r3, #0
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3708      	adds	r7, #8
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}

080033f6 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80033f6:	b580      	push	{r7, lr}
 80033f8:	b086      	sub	sp, #24
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	6078      	str	r0, [r7, #4]
 80033fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d101      	bne.n	800340a <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e097      	b.n	800353a <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003410:	b2db      	uxtb	r3, r3
 8003412:	2b00      	cmp	r3, #0
 8003414:	d106      	bne.n	8003424 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2200      	movs	r2, #0
 800341a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f004 f9fa 	bl	8007818 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2202      	movs	r2, #2
 8003428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	689b      	ldr	r3, [r3, #8]
 8003436:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800343a:	f023 0307 	bic.w	r3, r3, #7
 800343e:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	3304      	adds	r3, #4
 8003448:	4619      	mov	r1, r3
 800344a:	4610      	mov	r0, r2
 800344c:	f000 f9d8 	bl	8003800 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	699b      	ldr	r3, [r3, #24]
 800345e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	6a1b      	ldr	r3, [r3, #32]
 8003466:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	697a      	ldr	r2, [r7, #20]
 800346e:	4313      	orrs	r3, r2
 8003470:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003478:	f023 0303 	bic.w	r3, r3, #3
 800347c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	689a      	ldr	r2, [r3, #8]
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	699b      	ldr	r3, [r3, #24]
 8003486:	021b      	lsls	r3, r3, #8
 8003488:	4313      	orrs	r3, r2
 800348a:	693a      	ldr	r2, [r7, #16]
 800348c:	4313      	orrs	r3, r2
 800348e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003496:	f023 030c 	bic.w	r3, r3, #12
 800349a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80034a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80034a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	68da      	ldr	r2, [r3, #12]
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	69db      	ldr	r3, [r3, #28]
 80034b0:	021b      	lsls	r3, r3, #8
 80034b2:	4313      	orrs	r3, r2
 80034b4:	693a      	ldr	r2, [r7, #16]
 80034b6:	4313      	orrs	r3, r2
 80034b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	691b      	ldr	r3, [r3, #16]
 80034be:	011a      	lsls	r2, r3, #4
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	6a1b      	ldr	r3, [r3, #32]
 80034c4:	031b      	lsls	r3, r3, #12
 80034c6:	4313      	orrs	r3, r2
 80034c8:	693a      	ldr	r2, [r7, #16]
 80034ca:	4313      	orrs	r3, r2
 80034cc:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80034d4:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80034dc:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	685a      	ldr	r2, [r3, #4]
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	695b      	ldr	r3, [r3, #20]
 80034e6:	011b      	lsls	r3, r3, #4
 80034e8:	4313      	orrs	r3, r2
 80034ea:	68fa      	ldr	r2, [r7, #12]
 80034ec:	4313      	orrs	r3, r2
 80034ee:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	697a      	ldr	r2, [r7, #20]
 80034f6:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	693a      	ldr	r2, [r7, #16]
 80034fe:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	68fa      	ldr	r2, [r7, #12]
 8003506:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2201      	movs	r2, #1
 800350c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2201      	movs	r2, #1
 800351c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2201      	movs	r2, #1
 8003524:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2201      	movs	r2, #1
 800352c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2201      	movs	r2, #1
 8003534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003538:	2300      	movs	r3, #0
}
 800353a:	4618      	mov	r0, r3
 800353c:	3718      	adds	r7, #24
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}

08003542 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003542:	b580      	push	{r7, lr}
 8003544:	b086      	sub	sp, #24
 8003546:	af00      	add	r7, sp, #0
 8003548:	60f8      	str	r0, [r7, #12]
 800354a:	60b9      	str	r1, [r7, #8]
 800354c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800354e:	2300      	movs	r3, #0
 8003550:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003558:	2b01      	cmp	r3, #1
 800355a:	d101      	bne.n	8003560 <HAL_TIM_IC_ConfigChannel+0x1e>
 800355c:	2302      	movs	r3, #2
 800355e:	e088      	b.n	8003672 <HAL_TIM_IC_ConfigChannel+0x130>
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	2201      	movs	r2, #1
 8003564:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d11b      	bne.n	80035a6 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	6818      	ldr	r0, [r3, #0]
 8003572:	68bb      	ldr	r3, [r7, #8]
 8003574:	6819      	ldr	r1, [r3, #0]
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	685a      	ldr	r2, [r3, #4]
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	68db      	ldr	r3, [r3, #12]
 800357e:	f000 fb8f 	bl	8003ca0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	68fa      	ldr	r2, [r7, #12]
 8003588:	6812      	ldr	r2, [r2, #0]
 800358a:	6992      	ldr	r2, [r2, #24]
 800358c:	f022 020c 	bic.w	r2, r2, #12
 8003590:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	68fa      	ldr	r2, [r7, #12]
 8003598:	6812      	ldr	r2, [r2, #0]
 800359a:	6991      	ldr	r1, [r2, #24]
 800359c:	68ba      	ldr	r2, [r7, #8]
 800359e:	6892      	ldr	r2, [r2, #8]
 80035a0:	430a      	orrs	r2, r1
 80035a2:	619a      	str	r2, [r3, #24]
 80035a4:	e060      	b.n	8003668 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2b04      	cmp	r3, #4
 80035aa:	d11c      	bne.n	80035e6 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	6818      	ldr	r0, [r3, #0]
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	6819      	ldr	r1, [r3, #0]
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	685a      	ldr	r2, [r3, #4]
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	f000 fbe4 	bl	8003d88 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	68fa      	ldr	r2, [r7, #12]
 80035c6:	6812      	ldr	r2, [r2, #0]
 80035c8:	6992      	ldr	r2, [r2, #24]
 80035ca:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80035ce:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	68fa      	ldr	r2, [r7, #12]
 80035d6:	6812      	ldr	r2, [r2, #0]
 80035d8:	6991      	ldr	r1, [r2, #24]
 80035da:	68ba      	ldr	r2, [r7, #8]
 80035dc:	6892      	ldr	r2, [r2, #8]
 80035de:	0212      	lsls	r2, r2, #8
 80035e0:	430a      	orrs	r2, r1
 80035e2:	619a      	str	r2, [r3, #24]
 80035e4:	e040      	b.n	8003668 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2b08      	cmp	r3, #8
 80035ea:	d11b      	bne.n	8003624 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	6818      	ldr	r0, [r3, #0]
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	6819      	ldr	r1, [r3, #0]
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	685a      	ldr	r2, [r3, #4]
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	f000 fc01 	bl	8003e02 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	68fa      	ldr	r2, [r7, #12]
 8003606:	6812      	ldr	r2, [r2, #0]
 8003608:	69d2      	ldr	r2, [r2, #28]
 800360a:	f022 020c 	bic.w	r2, r2, #12
 800360e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	68fa      	ldr	r2, [r7, #12]
 8003616:	6812      	ldr	r2, [r2, #0]
 8003618:	69d1      	ldr	r1, [r2, #28]
 800361a:	68ba      	ldr	r2, [r7, #8]
 800361c:	6892      	ldr	r2, [r2, #8]
 800361e:	430a      	orrs	r2, r1
 8003620:	61da      	str	r2, [r3, #28]
 8003622:	e021      	b.n	8003668 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2b0c      	cmp	r3, #12
 8003628:	d11c      	bne.n	8003664 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	6818      	ldr	r0, [r3, #0]
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	6819      	ldr	r1, [r3, #0]
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	685a      	ldr	r2, [r3, #4]
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	68db      	ldr	r3, [r3, #12]
 800363a:	f000 fc1e 	bl	8003e7a <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	68fa      	ldr	r2, [r7, #12]
 8003644:	6812      	ldr	r2, [r2, #0]
 8003646:	69d2      	ldr	r2, [r2, #28]
 8003648:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800364c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	68fa      	ldr	r2, [r7, #12]
 8003654:	6812      	ldr	r2, [r2, #0]
 8003656:	69d1      	ldr	r1, [r2, #28]
 8003658:	68ba      	ldr	r2, [r7, #8]
 800365a:	6892      	ldr	r2, [r2, #8]
 800365c:	0212      	lsls	r2, r2, #8
 800365e:	430a      	orrs	r2, r1
 8003660:	61da      	str	r2, [r3, #28]
 8003662:	e001      	b.n	8003668 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2200      	movs	r2, #0
 800366c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003670:	7dfb      	ldrb	r3, [r7, #23]
}
 8003672:	4618      	mov	r0, r3
 8003674:	3718      	adds	r7, #24
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
	...

0800367c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b086      	sub	sp, #24
 8003680:	af00      	add	r7, sp, #0
 8003682:	60f8      	str	r0, [r7, #12]
 8003684:	60b9      	str	r1, [r7, #8]
 8003686:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003688:	2300      	movs	r3, #0
 800368a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003692:	2b01      	cmp	r3, #1
 8003694:	d101      	bne.n	800369a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003696:	2302      	movs	r3, #2
 8003698:	e0ae      	b.n	80037f8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2201      	movs	r2, #1
 800369e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2b0c      	cmp	r3, #12
 80036a6:	f200 809f 	bhi.w	80037e8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80036aa:	a201      	add	r2, pc, #4	; (adr r2, 80036b0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80036ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036b0:	080036e5 	.word	0x080036e5
 80036b4:	080037e9 	.word	0x080037e9
 80036b8:	080037e9 	.word	0x080037e9
 80036bc:	080037e9 	.word	0x080037e9
 80036c0:	08003725 	.word	0x08003725
 80036c4:	080037e9 	.word	0x080037e9
 80036c8:	080037e9 	.word	0x080037e9
 80036cc:	080037e9 	.word	0x080037e9
 80036d0:	08003767 	.word	0x08003767
 80036d4:	080037e9 	.word	0x080037e9
 80036d8:	080037e9 	.word	0x080037e9
 80036dc:	080037e9 	.word	0x080037e9
 80036e0:	080037a7 	.word	0x080037a7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	68b9      	ldr	r1, [r7, #8]
 80036ea:	4618      	mov	r0, r3
 80036ec:	f000 f928 	bl	8003940 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	68fa      	ldr	r2, [r7, #12]
 80036f6:	6812      	ldr	r2, [r2, #0]
 80036f8:	6992      	ldr	r2, [r2, #24]
 80036fa:	f042 0208 	orr.w	r2, r2, #8
 80036fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	68fa      	ldr	r2, [r7, #12]
 8003706:	6812      	ldr	r2, [r2, #0]
 8003708:	6992      	ldr	r2, [r2, #24]
 800370a:	f022 0204 	bic.w	r2, r2, #4
 800370e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	68fa      	ldr	r2, [r7, #12]
 8003716:	6812      	ldr	r2, [r2, #0]
 8003718:	6991      	ldr	r1, [r2, #24]
 800371a:	68ba      	ldr	r2, [r7, #8]
 800371c:	6912      	ldr	r2, [r2, #16]
 800371e:	430a      	orrs	r2, r1
 8003720:	619a      	str	r2, [r3, #24]
      break;
 8003722:	e064      	b.n	80037ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	68b9      	ldr	r1, [r7, #8]
 800372a:	4618      	mov	r0, r3
 800372c:	f000 f978 	bl	8003a20 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	68fa      	ldr	r2, [r7, #12]
 8003736:	6812      	ldr	r2, [r2, #0]
 8003738:	6992      	ldr	r2, [r2, #24]
 800373a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800373e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	68fa      	ldr	r2, [r7, #12]
 8003746:	6812      	ldr	r2, [r2, #0]
 8003748:	6992      	ldr	r2, [r2, #24]
 800374a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800374e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	68fa      	ldr	r2, [r7, #12]
 8003756:	6812      	ldr	r2, [r2, #0]
 8003758:	6991      	ldr	r1, [r2, #24]
 800375a:	68ba      	ldr	r2, [r7, #8]
 800375c:	6912      	ldr	r2, [r2, #16]
 800375e:	0212      	lsls	r2, r2, #8
 8003760:	430a      	orrs	r2, r1
 8003762:	619a      	str	r2, [r3, #24]
      break;
 8003764:	e043      	b.n	80037ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	68b9      	ldr	r1, [r7, #8]
 800376c:	4618      	mov	r0, r3
 800376e:	f000 f9cd 	bl	8003b0c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	68fa      	ldr	r2, [r7, #12]
 8003778:	6812      	ldr	r2, [r2, #0]
 800377a:	69d2      	ldr	r2, [r2, #28]
 800377c:	f042 0208 	orr.w	r2, r2, #8
 8003780:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	68fa      	ldr	r2, [r7, #12]
 8003788:	6812      	ldr	r2, [r2, #0]
 800378a:	69d2      	ldr	r2, [r2, #28]
 800378c:	f022 0204 	bic.w	r2, r2, #4
 8003790:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	68fa      	ldr	r2, [r7, #12]
 8003798:	6812      	ldr	r2, [r2, #0]
 800379a:	69d1      	ldr	r1, [r2, #28]
 800379c:	68ba      	ldr	r2, [r7, #8]
 800379e:	6912      	ldr	r2, [r2, #16]
 80037a0:	430a      	orrs	r2, r1
 80037a2:	61da      	str	r2, [r3, #28]
      break;
 80037a4:	e023      	b.n	80037ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	68b9      	ldr	r1, [r7, #8]
 80037ac:	4618      	mov	r0, r3
 80037ae:	f000 fa21 	bl	8003bf4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	68fa      	ldr	r2, [r7, #12]
 80037b8:	6812      	ldr	r2, [r2, #0]
 80037ba:	69d2      	ldr	r2, [r2, #28]
 80037bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80037c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	68fa      	ldr	r2, [r7, #12]
 80037c8:	6812      	ldr	r2, [r2, #0]
 80037ca:	69d2      	ldr	r2, [r2, #28]
 80037cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	68fa      	ldr	r2, [r7, #12]
 80037d8:	6812      	ldr	r2, [r2, #0]
 80037da:	69d1      	ldr	r1, [r2, #28]
 80037dc:	68ba      	ldr	r2, [r7, #8]
 80037de:	6912      	ldr	r2, [r2, #16]
 80037e0:	0212      	lsls	r2, r2, #8
 80037e2:	430a      	orrs	r2, r1
 80037e4:	61da      	str	r2, [r3, #28]
      break;
 80037e6:	e002      	b.n	80037ee <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	75fb      	strb	r3, [r7, #23]
      break;
 80037ec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2200      	movs	r2, #0
 80037f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80037f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	3718      	adds	r7, #24
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bd80      	pop	{r7, pc}

08003800 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003800:	b480      	push	{r7}
 8003802:	b085      	sub	sp, #20
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
 8003808:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	4a40      	ldr	r2, [pc, #256]	; (8003914 <TIM_Base_SetConfig+0x114>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d013      	beq.n	8003840 <TIM_Base_SetConfig+0x40>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800381e:	d00f      	beq.n	8003840 <TIM_Base_SetConfig+0x40>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	4a3d      	ldr	r2, [pc, #244]	; (8003918 <TIM_Base_SetConfig+0x118>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d00b      	beq.n	8003840 <TIM_Base_SetConfig+0x40>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	4a3c      	ldr	r2, [pc, #240]	; (800391c <TIM_Base_SetConfig+0x11c>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d007      	beq.n	8003840 <TIM_Base_SetConfig+0x40>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	4a3b      	ldr	r2, [pc, #236]	; (8003920 <TIM_Base_SetConfig+0x120>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d003      	beq.n	8003840 <TIM_Base_SetConfig+0x40>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	4a3a      	ldr	r2, [pc, #232]	; (8003924 <TIM_Base_SetConfig+0x124>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d108      	bne.n	8003852 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003846:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	68fa      	ldr	r2, [r7, #12]
 800384e:	4313      	orrs	r3, r2
 8003850:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4a2f      	ldr	r2, [pc, #188]	; (8003914 <TIM_Base_SetConfig+0x114>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d02b      	beq.n	80038b2 <TIM_Base_SetConfig+0xb2>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003860:	d027      	beq.n	80038b2 <TIM_Base_SetConfig+0xb2>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4a2c      	ldr	r2, [pc, #176]	; (8003918 <TIM_Base_SetConfig+0x118>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d023      	beq.n	80038b2 <TIM_Base_SetConfig+0xb2>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	4a2b      	ldr	r2, [pc, #172]	; (800391c <TIM_Base_SetConfig+0x11c>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d01f      	beq.n	80038b2 <TIM_Base_SetConfig+0xb2>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4a2a      	ldr	r2, [pc, #168]	; (8003920 <TIM_Base_SetConfig+0x120>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d01b      	beq.n	80038b2 <TIM_Base_SetConfig+0xb2>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4a29      	ldr	r2, [pc, #164]	; (8003924 <TIM_Base_SetConfig+0x124>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d017      	beq.n	80038b2 <TIM_Base_SetConfig+0xb2>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	4a28      	ldr	r2, [pc, #160]	; (8003928 <TIM_Base_SetConfig+0x128>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d013      	beq.n	80038b2 <TIM_Base_SetConfig+0xb2>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4a27      	ldr	r2, [pc, #156]	; (800392c <TIM_Base_SetConfig+0x12c>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d00f      	beq.n	80038b2 <TIM_Base_SetConfig+0xb2>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4a26      	ldr	r2, [pc, #152]	; (8003930 <TIM_Base_SetConfig+0x130>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d00b      	beq.n	80038b2 <TIM_Base_SetConfig+0xb2>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	4a25      	ldr	r2, [pc, #148]	; (8003934 <TIM_Base_SetConfig+0x134>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d007      	beq.n	80038b2 <TIM_Base_SetConfig+0xb2>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	4a24      	ldr	r2, [pc, #144]	; (8003938 <TIM_Base_SetConfig+0x138>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d003      	beq.n	80038b2 <TIM_Base_SetConfig+0xb2>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a23      	ldr	r2, [pc, #140]	; (800393c <TIM_Base_SetConfig+0x13c>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d108      	bne.n	80038c4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	68fa      	ldr	r2, [r7, #12]
 80038c0:	4313      	orrs	r3, r2
 80038c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	695b      	ldr	r3, [r3, #20]
 80038ce:	4313      	orrs	r3, r2
 80038d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	68fa      	ldr	r2, [r7, #12]
 80038d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	689a      	ldr	r2, [r3, #8]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	4a0a      	ldr	r2, [pc, #40]	; (8003914 <TIM_Base_SetConfig+0x114>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d003      	beq.n	80038f8 <TIM_Base_SetConfig+0xf8>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	4a0c      	ldr	r2, [pc, #48]	; (8003924 <TIM_Base_SetConfig+0x124>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d103      	bne.n	8003900 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	691a      	ldr	r2, [r3, #16]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2201      	movs	r2, #1
 8003904:	615a      	str	r2, [r3, #20]
}
 8003906:	bf00      	nop
 8003908:	3714      	adds	r7, #20
 800390a:	46bd      	mov	sp, r7
 800390c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003910:	4770      	bx	lr
 8003912:	bf00      	nop
 8003914:	40010000 	.word	0x40010000
 8003918:	40000400 	.word	0x40000400
 800391c:	40000800 	.word	0x40000800
 8003920:	40000c00 	.word	0x40000c00
 8003924:	40010400 	.word	0x40010400
 8003928:	40014000 	.word	0x40014000
 800392c:	40014400 	.word	0x40014400
 8003930:	40014800 	.word	0x40014800
 8003934:	40001800 	.word	0x40001800
 8003938:	40001c00 	.word	0x40001c00
 800393c:	40002000 	.word	0x40002000

08003940 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003940:	b480      	push	{r7}
 8003942:	b087      	sub	sp, #28
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
 8003948:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6a1b      	ldr	r3, [r3, #32]
 800394e:	f023 0201 	bic.w	r2, r3, #1
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6a1b      	ldr	r3, [r3, #32]
 800395a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	699b      	ldr	r3, [r3, #24]
 8003966:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800396e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	f023 0303 	bic.w	r3, r3, #3
 8003976:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	68fa      	ldr	r2, [r7, #12]
 800397e:	4313      	orrs	r3, r2
 8003980:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	f023 0302 	bic.w	r3, r3, #2
 8003988:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	697a      	ldr	r2, [r7, #20]
 8003990:	4313      	orrs	r3, r2
 8003992:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	4a20      	ldr	r2, [pc, #128]	; (8003a18 <TIM_OC1_SetConfig+0xd8>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d003      	beq.n	80039a4 <TIM_OC1_SetConfig+0x64>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	4a1f      	ldr	r2, [pc, #124]	; (8003a1c <TIM_OC1_SetConfig+0xdc>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d10c      	bne.n	80039be <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	f023 0308 	bic.w	r3, r3, #8
 80039aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	68db      	ldr	r3, [r3, #12]
 80039b0:	697a      	ldr	r2, [r7, #20]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	f023 0304 	bic.w	r3, r3, #4
 80039bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	4a15      	ldr	r2, [pc, #84]	; (8003a18 <TIM_OC1_SetConfig+0xd8>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d003      	beq.n	80039ce <TIM_OC1_SetConfig+0x8e>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	4a14      	ldr	r2, [pc, #80]	; (8003a1c <TIM_OC1_SetConfig+0xdc>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d111      	bne.n	80039f2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80039d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80039dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	695b      	ldr	r3, [r3, #20]
 80039e2:	693a      	ldr	r2, [r7, #16]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	699b      	ldr	r3, [r3, #24]
 80039ec:	693a      	ldr	r2, [r7, #16]
 80039ee:	4313      	orrs	r3, r2
 80039f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	693a      	ldr	r2, [r7, #16]
 80039f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	68fa      	ldr	r2, [r7, #12]
 80039fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	685a      	ldr	r2, [r3, #4]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	697a      	ldr	r2, [r7, #20]
 8003a0a:	621a      	str	r2, [r3, #32]
}
 8003a0c:	bf00      	nop
 8003a0e:	371c      	adds	r7, #28
 8003a10:	46bd      	mov	sp, r7
 8003a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a16:	4770      	bx	lr
 8003a18:	40010000 	.word	0x40010000
 8003a1c:	40010400 	.word	0x40010400

08003a20 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b087      	sub	sp, #28
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
 8003a28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6a1b      	ldr	r3, [r3, #32]
 8003a2e:	f023 0210 	bic.w	r2, r3, #16
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6a1b      	ldr	r3, [r3, #32]
 8003a3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	699b      	ldr	r3, [r3, #24]
 8003a46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	021b      	lsls	r3, r3, #8
 8003a5e:	68fa      	ldr	r2, [r7, #12]
 8003a60:	4313      	orrs	r3, r2
 8003a62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	f023 0320 	bic.w	r3, r3, #32
 8003a6a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	011b      	lsls	r3, r3, #4
 8003a72:	697a      	ldr	r2, [r7, #20]
 8003a74:	4313      	orrs	r3, r2
 8003a76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	4a22      	ldr	r2, [pc, #136]	; (8003b04 <TIM_OC2_SetConfig+0xe4>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d003      	beq.n	8003a88 <TIM_OC2_SetConfig+0x68>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	4a21      	ldr	r2, [pc, #132]	; (8003b08 <TIM_OC2_SetConfig+0xe8>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d10d      	bne.n	8003aa4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	011b      	lsls	r3, r3, #4
 8003a96:	697a      	ldr	r2, [r7, #20]
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003aa2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	4a17      	ldr	r2, [pc, #92]	; (8003b04 <TIM_OC2_SetConfig+0xe4>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d003      	beq.n	8003ab4 <TIM_OC2_SetConfig+0x94>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	4a16      	ldr	r2, [pc, #88]	; (8003b08 <TIM_OC2_SetConfig+0xe8>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d113      	bne.n	8003adc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003aba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003abc:	693b      	ldr	r3, [r7, #16]
 8003abe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003ac2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	695b      	ldr	r3, [r3, #20]
 8003ac8:	009b      	lsls	r3, r3, #2
 8003aca:	693a      	ldr	r2, [r7, #16]
 8003acc:	4313      	orrs	r3, r2
 8003ace:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	699b      	ldr	r3, [r3, #24]
 8003ad4:	009b      	lsls	r3, r3, #2
 8003ad6:	693a      	ldr	r2, [r7, #16]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	693a      	ldr	r2, [r7, #16]
 8003ae0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	68fa      	ldr	r2, [r7, #12]
 8003ae6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	685a      	ldr	r2, [r3, #4]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	697a      	ldr	r2, [r7, #20]
 8003af4:	621a      	str	r2, [r3, #32]
}
 8003af6:	bf00      	nop
 8003af8:	371c      	adds	r7, #28
 8003afa:	46bd      	mov	sp, r7
 8003afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b00:	4770      	bx	lr
 8003b02:	bf00      	nop
 8003b04:	40010000 	.word	0x40010000
 8003b08:	40010400 	.word	0x40010400

08003b0c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b087      	sub	sp, #28
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
 8003b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6a1b      	ldr	r3, [r3, #32]
 8003b1a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6a1b      	ldr	r3, [r3, #32]
 8003b26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	69db      	ldr	r3, [r3, #28]
 8003b32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	f023 0303 	bic.w	r3, r3, #3
 8003b42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	68fa      	ldr	r2, [r7, #12]
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003b54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	021b      	lsls	r3, r3, #8
 8003b5c:	697a      	ldr	r2, [r7, #20]
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	4a21      	ldr	r2, [pc, #132]	; (8003bec <TIM_OC3_SetConfig+0xe0>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d003      	beq.n	8003b72 <TIM_OC3_SetConfig+0x66>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	4a20      	ldr	r2, [pc, #128]	; (8003bf0 <TIM_OC3_SetConfig+0xe4>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d10d      	bne.n	8003b8e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003b78:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	68db      	ldr	r3, [r3, #12]
 8003b7e:	021b      	lsls	r3, r3, #8
 8003b80:	697a      	ldr	r2, [r7, #20]
 8003b82:	4313      	orrs	r3, r2
 8003b84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003b8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	4a16      	ldr	r2, [pc, #88]	; (8003bec <TIM_OC3_SetConfig+0xe0>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d003      	beq.n	8003b9e <TIM_OC3_SetConfig+0x92>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	4a15      	ldr	r2, [pc, #84]	; (8003bf0 <TIM_OC3_SetConfig+0xe4>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d113      	bne.n	8003bc6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003ba4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003bac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	695b      	ldr	r3, [r3, #20]
 8003bb2:	011b      	lsls	r3, r3, #4
 8003bb4:	693a      	ldr	r2, [r7, #16]
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	699b      	ldr	r3, [r3, #24]
 8003bbe:	011b      	lsls	r3, r3, #4
 8003bc0:	693a      	ldr	r2, [r7, #16]
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	693a      	ldr	r2, [r7, #16]
 8003bca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	68fa      	ldr	r2, [r7, #12]
 8003bd0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	685a      	ldr	r2, [r3, #4]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	697a      	ldr	r2, [r7, #20]
 8003bde:	621a      	str	r2, [r3, #32]
}
 8003be0:	bf00      	nop
 8003be2:	371c      	adds	r7, #28
 8003be4:	46bd      	mov	sp, r7
 8003be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bea:	4770      	bx	lr
 8003bec:	40010000 	.word	0x40010000
 8003bf0:	40010400 	.word	0x40010400

08003bf4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b087      	sub	sp, #28
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
 8003bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6a1b      	ldr	r3, [r3, #32]
 8003c02:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6a1b      	ldr	r3, [r3, #32]
 8003c0e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	69db      	ldr	r3, [r3, #28]
 8003c1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	021b      	lsls	r3, r3, #8
 8003c32:	68fa      	ldr	r2, [r7, #12]
 8003c34:	4313      	orrs	r3, r2
 8003c36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003c3e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	031b      	lsls	r3, r3, #12
 8003c46:	693a      	ldr	r2, [r7, #16]
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	4a12      	ldr	r2, [pc, #72]	; (8003c98 <TIM_OC4_SetConfig+0xa4>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d003      	beq.n	8003c5c <TIM_OC4_SetConfig+0x68>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	4a11      	ldr	r2, [pc, #68]	; (8003c9c <TIM_OC4_SetConfig+0xa8>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d109      	bne.n	8003c70 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003c62:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	695b      	ldr	r3, [r3, #20]
 8003c68:	019b      	lsls	r3, r3, #6
 8003c6a:	697a      	ldr	r2, [r7, #20]
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	697a      	ldr	r2, [r7, #20]
 8003c74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	68fa      	ldr	r2, [r7, #12]
 8003c7a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	685a      	ldr	r2, [r3, #4]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	693a      	ldr	r2, [r7, #16]
 8003c88:	621a      	str	r2, [r3, #32]
}
 8003c8a:	bf00      	nop
 8003c8c:	371c      	adds	r7, #28
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c94:	4770      	bx	lr
 8003c96:	bf00      	nop
 8003c98:	40010000 	.word	0x40010000
 8003c9c:	40010400 	.word	0x40010400

08003ca0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b087      	sub	sp, #28
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	60f8      	str	r0, [r7, #12]
 8003ca8:	60b9      	str	r1, [r7, #8]
 8003caa:	607a      	str	r2, [r7, #4]
 8003cac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	6a1b      	ldr	r3, [r3, #32]
 8003cb2:	f023 0201 	bic.w	r2, r3, #1
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	699b      	ldr	r3, [r3, #24]
 8003cbe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	6a1b      	ldr	r3, [r3, #32]
 8003cc4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	4a28      	ldr	r2, [pc, #160]	; (8003d6c <TIM_TI1_SetConfig+0xcc>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d01b      	beq.n	8003d06 <TIM_TI1_SetConfig+0x66>
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cd4:	d017      	beq.n	8003d06 <TIM_TI1_SetConfig+0x66>
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	4a25      	ldr	r2, [pc, #148]	; (8003d70 <TIM_TI1_SetConfig+0xd0>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d013      	beq.n	8003d06 <TIM_TI1_SetConfig+0x66>
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	4a24      	ldr	r2, [pc, #144]	; (8003d74 <TIM_TI1_SetConfig+0xd4>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d00f      	beq.n	8003d06 <TIM_TI1_SetConfig+0x66>
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	4a23      	ldr	r2, [pc, #140]	; (8003d78 <TIM_TI1_SetConfig+0xd8>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d00b      	beq.n	8003d06 <TIM_TI1_SetConfig+0x66>
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	4a22      	ldr	r2, [pc, #136]	; (8003d7c <TIM_TI1_SetConfig+0xdc>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d007      	beq.n	8003d06 <TIM_TI1_SetConfig+0x66>
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	4a21      	ldr	r2, [pc, #132]	; (8003d80 <TIM_TI1_SetConfig+0xe0>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d003      	beq.n	8003d06 <TIM_TI1_SetConfig+0x66>
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	4a20      	ldr	r2, [pc, #128]	; (8003d84 <TIM_TI1_SetConfig+0xe4>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d101      	bne.n	8003d0a <TIM_TI1_SetConfig+0x6a>
 8003d06:	2301      	movs	r3, #1
 8003d08:	e000      	b.n	8003d0c <TIM_TI1_SetConfig+0x6c>
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d008      	beq.n	8003d22 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	f023 0303 	bic.w	r3, r3, #3
 8003d16:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003d18:	697a      	ldr	r2, [r7, #20]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	617b      	str	r3, [r7, #20]
 8003d20:	e003      	b.n	8003d2a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	f043 0301 	orr.w	r3, r3, #1
 8003d28:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d30:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	011b      	lsls	r3, r3, #4
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	697a      	ldr	r2, [r7, #20]
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	f023 030a 	bic.w	r3, r3, #10
 8003d44:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	f003 030a 	and.w	r3, r3, #10
 8003d4c:	693a      	ldr	r2, [r7, #16]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	697a      	ldr	r2, [r7, #20]
 8003d56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	693a      	ldr	r2, [r7, #16]
 8003d5c:	621a      	str	r2, [r3, #32]
}
 8003d5e:	bf00      	nop
 8003d60:	371c      	adds	r7, #28
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr
 8003d6a:	bf00      	nop
 8003d6c:	40010000 	.word	0x40010000
 8003d70:	40000400 	.word	0x40000400
 8003d74:	40000800 	.word	0x40000800
 8003d78:	40000c00 	.word	0x40000c00
 8003d7c:	40010400 	.word	0x40010400
 8003d80:	40014000 	.word	0x40014000
 8003d84:	40001800 	.word	0x40001800

08003d88 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b087      	sub	sp, #28
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	60f8      	str	r0, [r7, #12]
 8003d90:	60b9      	str	r1, [r7, #8]
 8003d92:	607a      	str	r2, [r7, #4]
 8003d94:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	6a1b      	ldr	r3, [r3, #32]
 8003d9a:	f023 0210 	bic.w	r2, r3, #16
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	699b      	ldr	r3, [r3, #24]
 8003da6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6a1b      	ldr	r3, [r3, #32]
 8003dac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003db4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	021b      	lsls	r3, r3, #8
 8003dba:	697a      	ldr	r2, [r7, #20]
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003dc0:	697b      	ldr	r3, [r7, #20]
 8003dc2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003dc6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	031b      	lsls	r3, r3, #12
 8003dcc:	b29b      	uxth	r3, r3
 8003dce:	697a      	ldr	r2, [r7, #20]
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003dda:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	011b      	lsls	r3, r3, #4
 8003de0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8003de4:	693a      	ldr	r2, [r7, #16]
 8003de6:	4313      	orrs	r3, r2
 8003de8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	697a      	ldr	r2, [r7, #20]
 8003dee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	693a      	ldr	r2, [r7, #16]
 8003df4:	621a      	str	r2, [r3, #32]
}
 8003df6:	bf00      	nop
 8003df8:	371c      	adds	r7, #28
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e00:	4770      	bx	lr

08003e02 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003e02:	b480      	push	{r7}
 8003e04:	b087      	sub	sp, #28
 8003e06:	af00      	add	r7, sp, #0
 8003e08:	60f8      	str	r0, [r7, #12]
 8003e0a:	60b9      	str	r1, [r7, #8]
 8003e0c:	607a      	str	r2, [r7, #4]
 8003e0e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	6a1b      	ldr	r3, [r3, #32]
 8003e14:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	69db      	ldr	r3, [r3, #28]
 8003e20:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	6a1b      	ldr	r3, [r3, #32]
 8003e26:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	f023 0303 	bic.w	r3, r3, #3
 8003e2e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8003e30:	697a      	ldr	r2, [r7, #20]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	4313      	orrs	r3, r2
 8003e36:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e3e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	011b      	lsls	r3, r3, #4
 8003e44:	b2db      	uxtb	r3, r3
 8003e46:	697a      	ldr	r2, [r7, #20]
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8003e52:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	021b      	lsls	r3, r3, #8
 8003e58:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8003e5c:	693a      	ldr	r2, [r7, #16]
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	697a      	ldr	r2, [r7, #20]
 8003e66:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	693a      	ldr	r2, [r7, #16]
 8003e6c:	621a      	str	r2, [r3, #32]
}
 8003e6e:	bf00      	nop
 8003e70:	371c      	adds	r7, #28
 8003e72:	46bd      	mov	sp, r7
 8003e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e78:	4770      	bx	lr

08003e7a <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003e7a:	b480      	push	{r7}
 8003e7c:	b087      	sub	sp, #28
 8003e7e:	af00      	add	r7, sp, #0
 8003e80:	60f8      	str	r0, [r7, #12]
 8003e82:	60b9      	str	r1, [r7, #8]
 8003e84:	607a      	str	r2, [r7, #4]
 8003e86:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6a1b      	ldr	r3, [r3, #32]
 8003e8c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	69db      	ldr	r3, [r3, #28]
 8003e98:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	6a1b      	ldr	r3, [r3, #32]
 8003e9e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ea6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	021b      	lsls	r3, r3, #8
 8003eac:	697a      	ldr	r2, [r7, #20]
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003eb8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	031b      	lsls	r3, r3, #12
 8003ebe:	b29b      	uxth	r3, r3
 8003ec0:	697a      	ldr	r2, [r7, #20]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8003ecc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	031b      	lsls	r3, r3, #12
 8003ed2:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8003ed6:	693a      	ldr	r2, [r7, #16]
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	697a      	ldr	r2, [r7, #20]
 8003ee0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	693a      	ldr	r2, [r7, #16]
 8003ee6:	621a      	str	r2, [r3, #32]
}
 8003ee8:	bf00      	nop
 8003eea:	371c      	adds	r7, #28
 8003eec:	46bd      	mov	sp, r7
 8003eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef2:	4770      	bx	lr

08003ef4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b087      	sub	sp, #28
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	60f8      	str	r0, [r7, #12]
 8003efc:	60b9      	str	r1, [r7, #8]
 8003efe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	f003 031f 	and.w	r3, r3, #31
 8003f06:	2201      	movs	r2, #1
 8003f08:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	6a1a      	ldr	r2, [r3, #32]
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	43db      	mvns	r3, r3
 8003f16:	401a      	ands	r2, r3
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	6a1a      	ldr	r2, [r3, #32]
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	f003 031f 	and.w	r3, r3, #31
 8003f26:	6879      	ldr	r1, [r7, #4]
 8003f28:	fa01 f303 	lsl.w	r3, r1, r3
 8003f2c:	431a      	orrs	r2, r3
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	621a      	str	r2, [r3, #32]
}
 8003f32:	bf00      	nop
 8003f34:	371c      	adds	r7, #28
 8003f36:	46bd      	mov	sp, r7
 8003f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3c:	4770      	bx	lr
	...

08003f40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b085      	sub	sp, #20
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
 8003f48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	d101      	bne.n	8003f58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f54:	2302      	movs	r3, #2
 8003f56:	e05a      	b.n	800400e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2202      	movs	r2, #2
 8003f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	68fa      	ldr	r2, [r7, #12]
 8003f86:	4313      	orrs	r3, r2
 8003f88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	68fa      	ldr	r2, [r7, #12]
 8003f90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4a21      	ldr	r2, [pc, #132]	; (800401c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d022      	beq.n	8003fe2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fa4:	d01d      	beq.n	8003fe2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4a1d      	ldr	r2, [pc, #116]	; (8004020 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d018      	beq.n	8003fe2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a1b      	ldr	r2, [pc, #108]	; (8004024 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d013      	beq.n	8003fe2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a1a      	ldr	r2, [pc, #104]	; (8004028 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d00e      	beq.n	8003fe2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a18      	ldr	r2, [pc, #96]	; (800402c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d009      	beq.n	8003fe2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a17      	ldr	r2, [pc, #92]	; (8004030 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d004      	beq.n	8003fe2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a15      	ldr	r2, [pc, #84]	; (8004034 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d10c      	bne.n	8003ffc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003fe8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	68ba      	ldr	r2, [r7, #8]
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	68ba      	ldr	r2, [r7, #8]
 8003ffa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2201      	movs	r2, #1
 8004000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2200      	movs	r2, #0
 8004008:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800400c:	2300      	movs	r3, #0
}
 800400e:	4618      	mov	r0, r3
 8004010:	3714      	adds	r7, #20
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr
 800401a:	bf00      	nop
 800401c:	40010000 	.word	0x40010000
 8004020:	40000400 	.word	0x40000400
 8004024:	40000800 	.word	0x40000800
 8004028:	40000c00 	.word	0x40000c00
 800402c:	40010400 	.word	0x40010400
 8004030:	40014000 	.word	0x40014000
 8004034:	40001800 	.word	0x40001800

08004038 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b082      	sub	sp, #8
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d101      	bne.n	800404a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e03f      	b.n	80040ca <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004050:	b2db      	uxtb	r3, r3
 8004052:	2b00      	cmp	r3, #0
 8004054:	d106      	bne.n	8004064 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2200      	movs	r2, #0
 800405a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f003 fcca 	bl	80079f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2224      	movs	r2, #36	; 0x24
 8004068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	687a      	ldr	r2, [r7, #4]
 8004072:	6812      	ldr	r2, [r2, #0]
 8004074:	68d2      	ldr	r2, [r2, #12]
 8004076:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800407a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800407c:	6878      	ldr	r0, [r7, #4]
 800407e:	f000 fdd9 	bl	8004c34 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	687a      	ldr	r2, [r7, #4]
 8004088:	6812      	ldr	r2, [r2, #0]
 800408a:	6912      	ldr	r2, [r2, #16]
 800408c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004090:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	687a      	ldr	r2, [r7, #4]
 8004098:	6812      	ldr	r2, [r2, #0]
 800409a:	6952      	ldr	r2, [r2, #20]
 800409c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80040a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	687a      	ldr	r2, [r7, #4]
 80040a8:	6812      	ldr	r2, [r2, #0]
 80040aa:	68d2      	ldr	r2, [r2, #12]
 80040ac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80040b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2200      	movs	r2, #0
 80040b6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2220      	movs	r2, #32
 80040bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2220      	movs	r2, #32
 80040c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80040c8:	2300      	movs	r3, #0
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3708      	adds	r7, #8
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}

080040d2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040d2:	b580      	push	{r7, lr}
 80040d4:	b08a      	sub	sp, #40	; 0x28
 80040d6:	af02      	add	r7, sp, #8
 80040d8:	60f8      	str	r0, [r7, #12]
 80040da:	60b9      	str	r1, [r7, #8]
 80040dc:	603b      	str	r3, [r7, #0]
 80040de:	4613      	mov	r3, r2
 80040e0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80040e2:	2300      	movs	r3, #0
 80040e4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040ec:	b2db      	uxtb	r3, r3
 80040ee:	2b20      	cmp	r3, #32
 80040f0:	d17b      	bne.n	80041ea <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d002      	beq.n	80040fe <HAL_UART_Transmit+0x2c>
 80040f8:	88fb      	ldrh	r3, [r7, #6]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d101      	bne.n	8004102 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	e074      	b.n	80041ec <HAL_UART_Transmit+0x11a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004108:	2b01      	cmp	r3, #1
 800410a:	d101      	bne.n	8004110 <HAL_UART_Transmit+0x3e>
 800410c:	2302      	movs	r3, #2
 800410e:	e06d      	b.n	80041ec <HAL_UART_Transmit+0x11a>
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2201      	movs	r2, #1
 8004114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2200      	movs	r2, #0
 800411c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2221      	movs	r2, #33	; 0x21
 8004122:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004126:	f7fc ff79 	bl	800101c <HAL_GetTick>
 800412a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	88fa      	ldrh	r2, [r7, #6]
 8004130:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	88fa      	ldrh	r2, [r7, #6]
 8004136:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	689b      	ldr	r3, [r3, #8]
 800413c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004140:	d108      	bne.n	8004154 <HAL_UART_Transmit+0x82>
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	691b      	ldr	r3, [r3, #16]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d104      	bne.n	8004154 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800414a:	2300      	movs	r3, #0
 800414c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	61bb      	str	r3, [r7, #24]
 8004152:	e003      	b.n	800415c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004158:	2300      	movs	r3, #0
 800415a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2200      	movs	r2, #0
 8004160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004164:	e029      	b.n	80041ba <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	9300      	str	r3, [sp, #0]
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	2200      	movs	r2, #0
 800416e:	2180      	movs	r1, #128	; 0x80
 8004170:	68f8      	ldr	r0, [r7, #12]
 8004172:	f000 fb1d 	bl	80047b0 <UART_WaitOnFlagUntilTimeout>
 8004176:	4603      	mov	r3, r0
 8004178:	2b00      	cmp	r3, #0
 800417a:	d001      	beq.n	8004180 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800417c:	2303      	movs	r3, #3
 800417e:	e035      	b.n	80041ec <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8004180:	69fb      	ldr	r3, [r7, #28]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d10a      	bne.n	800419c <HAL_UART_Transmit+0xca>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	69ba      	ldr	r2, [r7, #24]
 800418c:	8812      	ldrh	r2, [r2, #0]
 800418e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004192:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004194:	69bb      	ldr	r3, [r7, #24]
 8004196:	3302      	adds	r3, #2
 8004198:	61bb      	str	r3, [r7, #24]
 800419a:	e007      	b.n	80041ac <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	69fa      	ldr	r2, [r7, #28]
 80041a2:	7812      	ldrb	r2, [r2, #0]
 80041a4:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80041a6:	69fb      	ldr	r3, [r7, #28]
 80041a8:	3301      	adds	r3, #1
 80041aa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80041b0:	b29b      	uxth	r3, r3
 80041b2:	3b01      	subs	r3, #1
 80041b4:	b29a      	uxth	r2, r3
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80041be:	b29b      	uxth	r3, r3
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d1d0      	bne.n	8004166 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	9300      	str	r3, [sp, #0]
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	2200      	movs	r2, #0
 80041cc:	2140      	movs	r1, #64	; 0x40
 80041ce:	68f8      	ldr	r0, [r7, #12]
 80041d0:	f000 faee 	bl	80047b0 <UART_WaitOnFlagUntilTimeout>
 80041d4:	4603      	mov	r3, r0
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d001      	beq.n	80041de <HAL_UART_Transmit+0x10c>
    {
      return HAL_TIMEOUT;
 80041da:	2303      	movs	r3, #3
 80041dc:	e006      	b.n	80041ec <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2220      	movs	r2, #32
 80041e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80041e6:	2300      	movs	r3, #0
 80041e8:	e000      	b.n	80041ec <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 80041ea:	2302      	movs	r3, #2
  }
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	3720      	adds	r7, #32
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}

080041f4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b084      	sub	sp, #16
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	60f8      	str	r0, [r7, #12]
 80041fc:	60b9      	str	r1, [r7, #8]
 80041fe:	4613      	mov	r3, r2
 8004200:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004208:	b2db      	uxtb	r3, r3
 800420a:	2b20      	cmp	r3, #32
 800420c:	d11d      	bne.n	800424a <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d002      	beq.n	800421a <HAL_UART_Receive_IT+0x26>
 8004214:	88fb      	ldrh	r3, [r7, #6]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d101      	bne.n	800421e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	e016      	b.n	800424c <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004224:	2b01      	cmp	r3, #1
 8004226:	d101      	bne.n	800422c <HAL_UART_Receive_IT+0x38>
 8004228:	2302      	movs	r3, #2
 800422a:	e00f      	b.n	800424c <HAL_UART_Receive_IT+0x58>
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2201      	movs	r2, #1
 8004230:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2200      	movs	r2, #0
 8004238:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800423a:	88fb      	ldrh	r3, [r7, #6]
 800423c:	461a      	mov	r2, r3
 800423e:	68b9      	ldr	r1, [r7, #8]
 8004240:	68f8      	ldr	r0, [r7, #12]
 8004242:	f000 fb23 	bl	800488c <UART_Start_Receive_IT>
 8004246:	4603      	mov	r3, r0
 8004248:	e000      	b.n	800424c <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800424a:	2302      	movs	r3, #2
  }
}
 800424c:	4618      	mov	r0, r3
 800424e:	3710      	adds	r7, #16
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}

08004254 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b0ba      	sub	sp, #232	; 0xe8
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	68db      	ldr	r3, [r3, #12]
 800426c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	695b      	ldr	r3, [r3, #20]
 8004276:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800427a:	2300      	movs	r3, #0
 800427c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004280:	2300      	movs	r3, #0
 8004282:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004286:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800428a:	f003 030f 	and.w	r3, r3, #15
 800428e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004292:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004296:	2b00      	cmp	r3, #0
 8004298:	d10f      	bne.n	80042ba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800429a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800429e:	f003 0320 	and.w	r3, r3, #32
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d009      	beq.n	80042ba <HAL_UART_IRQHandler+0x66>
 80042a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042aa:	f003 0320 	and.w	r3, r3, #32
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d003      	beq.n	80042ba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80042b2:	6878      	ldr	r0, [r7, #4]
 80042b4:	f000 fc02 	bl	8004abc <UART_Receive_IT>
      return;
 80042b8:	e257      	b.n	800476a <HAL_UART_IRQHandler+0x516>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80042ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80042be:	2b00      	cmp	r3, #0
 80042c0:	f000 80de 	beq.w	8004480 <HAL_UART_IRQHandler+0x22c>
 80042c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80042c8:	f003 0301 	and.w	r3, r3, #1
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d106      	bne.n	80042de <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80042d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042d4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80042d8:	2b00      	cmp	r3, #0
 80042da:	f000 80d1 	beq.w	8004480 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80042de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042e2:	f003 0301 	and.w	r3, r3, #1
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d00b      	beq.n	8004302 <HAL_UART_IRQHandler+0xae>
 80042ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d005      	beq.n	8004302 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042fa:	f043 0201 	orr.w	r2, r3, #1
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004302:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004306:	f003 0304 	and.w	r3, r3, #4
 800430a:	2b00      	cmp	r3, #0
 800430c:	d00b      	beq.n	8004326 <HAL_UART_IRQHandler+0xd2>
 800430e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004312:	f003 0301 	and.w	r3, r3, #1
 8004316:	2b00      	cmp	r3, #0
 8004318:	d005      	beq.n	8004326 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800431e:	f043 0202 	orr.w	r2, r3, #2
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004326:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800432a:	f003 0302 	and.w	r3, r3, #2
 800432e:	2b00      	cmp	r3, #0
 8004330:	d00b      	beq.n	800434a <HAL_UART_IRQHandler+0xf6>
 8004332:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004336:	f003 0301 	and.w	r3, r3, #1
 800433a:	2b00      	cmp	r3, #0
 800433c:	d005      	beq.n	800434a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004342:	f043 0204 	orr.w	r2, r3, #4
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800434a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800434e:	f003 0308 	and.w	r3, r3, #8
 8004352:	2b00      	cmp	r3, #0
 8004354:	d011      	beq.n	800437a <HAL_UART_IRQHandler+0x126>
 8004356:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800435a:	f003 0320 	and.w	r3, r3, #32
 800435e:	2b00      	cmp	r3, #0
 8004360:	d105      	bne.n	800436e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004362:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004366:	f003 0301 	and.w	r3, r3, #1
 800436a:	2b00      	cmp	r3, #0
 800436c:	d005      	beq.n	800437a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004372:	f043 0208 	orr.w	r2, r3, #8
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437e:	2b00      	cmp	r3, #0
 8004380:	f000 81ee 	beq.w	8004760 <HAL_UART_IRQHandler+0x50c>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004384:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004388:	f003 0320 	and.w	r3, r3, #32
 800438c:	2b00      	cmp	r3, #0
 800438e:	d008      	beq.n	80043a2 <HAL_UART_IRQHandler+0x14e>
 8004390:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004394:	f003 0320 	and.w	r3, r3, #32
 8004398:	2b00      	cmp	r3, #0
 800439a:	d002      	beq.n	80043a2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800439c:	6878      	ldr	r0, [r7, #4]
 800439e:	f000 fb8d 	bl	8004abc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	695b      	ldr	r3, [r3, #20]
 80043a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043ac:	2b40      	cmp	r3, #64	; 0x40
 80043ae:	bf0c      	ite	eq
 80043b0:	2301      	moveq	r3, #1
 80043b2:	2300      	movne	r3, #0
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043be:	f003 0308 	and.w	r3, r3, #8
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d103      	bne.n	80043ce <HAL_UART_IRQHandler+0x17a>
 80043c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d04f      	beq.n	800446e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80043ce:	6878      	ldr	r0, [r7, #4]
 80043d0:	f000 fa96 	bl	8004900 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	695b      	ldr	r3, [r3, #20]
 80043da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043de:	2b40      	cmp	r3, #64	; 0x40
 80043e0:	d141      	bne.n	8004466 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	3314      	adds	r3, #20
 80043e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80043f0:	e853 3f00 	ldrex	r3, [r3]
 80043f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80043f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80043fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004400:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	3314      	adds	r3, #20
 800440a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800440e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004412:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004416:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800441a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800441e:	e841 2300 	strex	r3, r2, [r1]
 8004422:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004426:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800442a:	2b00      	cmp	r3, #0
 800442c:	d1d9      	bne.n	80043e2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004432:	2b00      	cmp	r3, #0
 8004434:	d013      	beq.n	800445e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800443a:	4a7d      	ldr	r2, [pc, #500]	; (8004630 <HAL_UART_IRQHandler+0x3dc>)
 800443c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004442:	4618      	mov	r0, r3
 8004444:	f7fd fad3 	bl	80019ee <HAL_DMA_Abort_IT>
 8004448:	4603      	mov	r3, r0
 800444a:	2b00      	cmp	r3, #0
 800444c:	d016      	beq.n	800447c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004452:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004454:	687a      	ldr	r2, [r7, #4]
 8004456:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004458:	4610      	mov	r0, r2
 800445a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800445c:	e00e      	b.n	800447c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f000 f990 	bl	8004784 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004464:	e00a      	b.n	800447c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004466:	6878      	ldr	r0, [r7, #4]
 8004468:	f000 f98c 	bl	8004784 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800446c:	e006      	b.n	800447c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800446e:	6878      	ldr	r0, [r7, #4]
 8004470:	f000 f988 	bl	8004784 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2200      	movs	r2, #0
 8004478:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800447a:	e171      	b.n	8004760 <HAL_UART_IRQHandler+0x50c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800447c:	bf00      	nop
    return;
 800447e:	e16f      	b.n	8004760 <HAL_UART_IRQHandler+0x50c>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004484:	2b01      	cmp	r3, #1
 8004486:	f040 814a 	bne.w	800471e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800448a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800448e:	f003 0310 	and.w	r3, r3, #16
 8004492:	2b00      	cmp	r3, #0
 8004494:	f000 8143 	beq.w	800471e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004498:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800449c:	f003 0310 	and.w	r3, r3, #16
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	f000 813c 	beq.w	800471e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80044a6:	2300      	movs	r3, #0
 80044a8:	60bb      	str	r3, [r7, #8]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	60bb      	str	r3, [r7, #8]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	60bb      	str	r3, [r7, #8]
 80044ba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	695b      	ldr	r3, [r3, #20]
 80044c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044c6:	2b40      	cmp	r3, #64	; 0x40
 80044c8:	f040 80b4 	bne.w	8004634 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((nb_remaining_rx_data > 0U)
 80044d8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80044dc:	2b00      	cmp	r3, #0
 80044de:	f000 8141 	beq.w	8004764 <HAL_UART_IRQHandler+0x510>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80044e6:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 80044ea:	429a      	cmp	r2, r3
 80044ec:	f080 813a 	bcs.w	8004764 <HAL_UART_IRQHandler+0x510>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 80044f6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044fc:	69db      	ldr	r3, [r3, #28]
 80044fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004502:	f000 8088 	beq.w	8004616 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	330c      	adds	r3, #12
 800450c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004510:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004514:	e853 3f00 	ldrex	r3, [r3]
 8004518:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800451c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004520:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004524:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	330c      	adds	r3, #12
 800452e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004532:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004536:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800453a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800453e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004542:	e841 2300 	strex	r3, r2, [r1]
 8004546:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800454a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800454e:	2b00      	cmp	r3, #0
 8004550:	d1d9      	bne.n	8004506 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	3314      	adds	r3, #20
 8004558:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800455a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800455c:	e853 3f00 	ldrex	r3, [r3]
 8004560:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004562:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004564:	f023 0301 	bic.w	r3, r3, #1
 8004568:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	3314      	adds	r3, #20
 8004572:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004576:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800457a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800457c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800457e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004582:	e841 2300 	strex	r3, r2, [r1]
 8004586:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004588:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800458a:	2b00      	cmp	r3, #0
 800458c:	d1e1      	bne.n	8004552 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	3314      	adds	r3, #20
 8004594:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004596:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004598:	e853 3f00 	ldrex	r3, [r3]
 800459c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800459e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80045a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80045a4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	3314      	adds	r3, #20
 80045ae:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80045b2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80045b4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045b6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80045b8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80045ba:	e841 2300 	strex	r3, r2, [r1]
 80045be:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80045c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d1e3      	bne.n	800458e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2220      	movs	r2, #32
 80045ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2200      	movs	r2, #0
 80045d2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	330c      	adds	r3, #12
 80045da:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80045de:	e853 3f00 	ldrex	r3, [r3]
 80045e2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80045e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80045e6:	f023 0310 	bic.w	r3, r3, #16
 80045ea:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	330c      	adds	r3, #12
 80045f4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80045f8:	65ba      	str	r2, [r7, #88]	; 0x58
 80045fa:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045fc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80045fe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004600:	e841 2300 	strex	r3, r2, [r1]
 8004604:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004606:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004608:	2b00      	cmp	r3, #0
 800460a:	d1e3      	bne.n	80045d4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004610:	4618      	mov	r0, r3
 8004612:	f7fd f97c 	bl	800190e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800461e:	b29b      	uxth	r3, r3
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	b29b      	uxth	r3, r3
 8004624:	4619      	mov	r1, r3
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f000 f8b6 	bl	8004798 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800462c:	e09a      	b.n	8004764 <HAL_UART_IRQHandler+0x510>
 800462e:	bf00      	nop
 8004630:	080049c7 	.word	0x080049c7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800463c:	b29b      	uxth	r3, r3
 800463e:	1ad3      	subs	r3, r2, r3
 8004640:	f8a7 30ba 	strh.w	r3, [r7, #186]	; 0xba
      if ((huart->RxXferCount > 0U)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004648:	b29b      	uxth	r3, r3
 800464a:	2b00      	cmp	r3, #0
 800464c:	f000 808c 	beq.w	8004768 <HAL_UART_IRQHandler+0x514>
          && (nb_rx_data > 0U))
 8004650:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 8004654:	2b00      	cmp	r3, #0
 8004656:	f000 8087 	beq.w	8004768 <HAL_UART_IRQHandler+0x514>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	330c      	adds	r3, #12
 8004660:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004662:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004664:	e853 3f00 	ldrex	r3, [r3]
 8004668:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800466a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800466c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004670:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	330c      	adds	r3, #12
 800467a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800467e:	647a      	str	r2, [r7, #68]	; 0x44
 8004680:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004682:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004684:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004686:	e841 2300 	strex	r3, r2, [r1]
 800468a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800468c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800468e:	2b00      	cmp	r3, #0
 8004690:	d1e3      	bne.n	800465a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	3314      	adds	r3, #20
 8004698:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800469a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800469c:	e853 3f00 	ldrex	r3, [r3]
 80046a0:	623b      	str	r3, [r7, #32]
   return(result);
 80046a2:	6a3b      	ldr	r3, [r7, #32]
 80046a4:	f023 0301 	bic.w	r3, r3, #1
 80046a8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	3314      	adds	r3, #20
 80046b2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80046b6:	633a      	str	r2, [r7, #48]	; 0x30
 80046b8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046ba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80046bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046be:	e841 2300 	strex	r3, r2, [r1]
 80046c2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80046c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d1e3      	bne.n	8004692 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2220      	movs	r2, #32
 80046ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2200      	movs	r2, #0
 80046d6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	330c      	adds	r3, #12
 80046de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	e853 3f00 	ldrex	r3, [r3]
 80046e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f023 0310 	bic.w	r3, r3, #16
 80046ee:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	330c      	adds	r3, #12
 80046f8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80046fc:	61fa      	str	r2, [r7, #28]
 80046fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004700:	69b9      	ldr	r1, [r7, #24]
 8004702:	69fa      	ldr	r2, [r7, #28]
 8004704:	e841 2300 	strex	r3, r2, [r1]
 8004708:	617b      	str	r3, [r7, #20]
   return(result);
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d1e3      	bne.n	80046d8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004710:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 8004714:	4619      	mov	r1, r3
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f000 f83e 	bl	8004798 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800471c:	e024      	b.n	8004768 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800471e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004722:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004726:	2b00      	cmp	r3, #0
 8004728:	d009      	beq.n	800473e <HAL_UART_IRQHandler+0x4ea>
 800472a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800472e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004732:	2b00      	cmp	r3, #0
 8004734:	d003      	beq.n	800473e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004736:	6878      	ldr	r0, [r7, #4]
 8004738:	f000 f959 	bl	80049ee <UART_Transmit_IT>
    return;
 800473c:	e015      	b.n	800476a <HAL_UART_IRQHandler+0x516>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800473e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004742:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004746:	2b00      	cmp	r3, #0
 8004748:	d00f      	beq.n	800476a <HAL_UART_IRQHandler+0x516>
 800474a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800474e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004752:	2b00      	cmp	r3, #0
 8004754:	d009      	beq.n	800476a <HAL_UART_IRQHandler+0x516>
  {
    UART_EndTransmit_IT(huart);
 8004756:	6878      	ldr	r0, [r7, #4]
 8004758:	f000 f998 	bl	8004a8c <UART_EndTransmit_IT>
    return;
 800475c:	bf00      	nop
 800475e:	e004      	b.n	800476a <HAL_UART_IRQHandler+0x516>
    return;
 8004760:	bf00      	nop
 8004762:	e002      	b.n	800476a <HAL_UART_IRQHandler+0x516>
      return;
 8004764:	bf00      	nop
 8004766:	e000      	b.n	800476a <HAL_UART_IRQHandler+0x516>
      return;
 8004768:	bf00      	nop
  }
}
 800476a:	37e8      	adds	r7, #232	; 0xe8
 800476c:	46bd      	mov	sp, r7
 800476e:	bd80      	pop	{r7, pc}

08004770 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004770:	b480      	push	{r7}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004778:	bf00      	nop
 800477a:	370c      	adds	r7, #12
 800477c:	46bd      	mov	sp, r7
 800477e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004782:	4770      	bx	lr

08004784 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004784:	b480      	push	{r7}
 8004786:	b083      	sub	sp, #12
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800478c:	bf00      	nop
 800478e:	370c      	adds	r7, #12
 8004790:	46bd      	mov	sp, r7
 8004792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004796:	4770      	bx	lr

08004798 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004798:	b480      	push	{r7}
 800479a:	b083      	sub	sp, #12
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
 80047a0:	460b      	mov	r3, r1
 80047a2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80047a4:	bf00      	nop
 80047a6:	370c      	adds	r7, #12
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr

080047b0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b090      	sub	sp, #64	; 0x40
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	60f8      	str	r0, [r7, #12]
 80047b8:	60b9      	str	r1, [r7, #8]
 80047ba:	603b      	str	r3, [r7, #0]
 80047bc:	4613      	mov	r3, r2
 80047be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047c0:	e050      	b.n	8004864 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80047c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047c8:	d04c      	beq.n	8004864 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80047ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d007      	beq.n	80047e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80047d0:	f7fc fc24 	bl	800101c <HAL_GetTick>
 80047d4:	4602      	mov	r2, r0
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	1ad2      	subs	r2, r2, r3
 80047da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80047dc:	429a      	cmp	r2, r3
 80047de:	d941      	bls.n	8004864 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	330c      	adds	r3, #12
 80047e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047ea:	e853 3f00 	ldrex	r3, [r3]
 80047ee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80047f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80047f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	330c      	adds	r3, #12
 80047fe:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004800:	637a      	str	r2, [r7, #52]	; 0x34
 8004802:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004804:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004806:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004808:	e841 2300 	strex	r3, r2, [r1]
 800480c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800480e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004810:	2b00      	cmp	r3, #0
 8004812:	d1e5      	bne.n	80047e0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	3314      	adds	r3, #20
 800481a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	e853 3f00 	ldrex	r3, [r3]
 8004822:	613b      	str	r3, [r7, #16]
   return(result);
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	f023 0301 	bic.w	r3, r3, #1
 800482a:	63bb      	str	r3, [r7, #56]	; 0x38
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	3314      	adds	r3, #20
 8004832:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004834:	623a      	str	r2, [r7, #32]
 8004836:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004838:	69f9      	ldr	r1, [r7, #28]
 800483a:	6a3a      	ldr	r2, [r7, #32]
 800483c:	e841 2300 	strex	r3, r2, [r1]
 8004840:	61bb      	str	r3, [r7, #24]
   return(result);
 8004842:	69bb      	ldr	r3, [r7, #24]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d1e5      	bne.n	8004814 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2220      	movs	r2, #32
 800484c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2220      	movs	r2, #32
 8004854:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	2200      	movs	r2, #0
 800485c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004860:	2303      	movs	r3, #3
 8004862:	e00f      	b.n	8004884 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	681a      	ldr	r2, [r3, #0]
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	401a      	ands	r2, r3
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	429a      	cmp	r2, r3
 8004872:	bf0c      	ite	eq
 8004874:	2301      	moveq	r3, #1
 8004876:	2300      	movne	r3, #0
 8004878:	b2db      	uxtb	r3, r3
 800487a:	461a      	mov	r2, r3
 800487c:	79fb      	ldrb	r3, [r7, #7]
 800487e:	429a      	cmp	r2, r3
 8004880:	d09f      	beq.n	80047c2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004882:	2300      	movs	r3, #0
}
 8004884:	4618      	mov	r0, r3
 8004886:	3740      	adds	r7, #64	; 0x40
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}

0800488c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800488c:	b480      	push	{r7}
 800488e:	b085      	sub	sp, #20
 8004890:	af00      	add	r7, sp, #0
 8004892:	60f8      	str	r0, [r7, #12]
 8004894:	60b9      	str	r1, [r7, #8]
 8004896:	4613      	mov	r3, r2
 8004898:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	68ba      	ldr	r2, [r7, #8]
 800489e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	88fa      	ldrh	r2, [r7, #6]
 80048a4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	88fa      	ldrh	r2, [r7, #6]
 80048aa:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2200      	movs	r2, #0
 80048b0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	2222      	movs	r2, #34	; 0x22
 80048b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2200      	movs	r2, #0
 80048be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	68fa      	ldr	r2, [r7, #12]
 80048c8:	6812      	ldr	r2, [r2, #0]
 80048ca:	68d2      	ldr	r2, [r2, #12]
 80048cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80048d0:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	68fa      	ldr	r2, [r7, #12]
 80048d8:	6812      	ldr	r2, [r2, #0]
 80048da:	6952      	ldr	r2, [r2, #20]
 80048dc:	f042 0201 	orr.w	r2, r2, #1
 80048e0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	68fa      	ldr	r2, [r7, #12]
 80048e8:	6812      	ldr	r2, [r2, #0]
 80048ea:	68d2      	ldr	r2, [r2, #12]
 80048ec:	f042 0220 	orr.w	r2, r2, #32
 80048f0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80048f2:	2300      	movs	r3, #0
}
 80048f4:	4618      	mov	r0, r3
 80048f6:	3714      	adds	r7, #20
 80048f8:	46bd      	mov	sp, r7
 80048fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fe:	4770      	bx	lr

08004900 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004900:	b480      	push	{r7}
 8004902:	b095      	sub	sp, #84	; 0x54
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	330c      	adds	r3, #12
 800490e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004910:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004912:	e853 3f00 	ldrex	r3, [r3]
 8004916:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004918:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800491a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800491e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	330c      	adds	r3, #12
 8004926:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004928:	643a      	str	r2, [r7, #64]	; 0x40
 800492a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800492c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800492e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004930:	e841 2300 	strex	r3, r2, [r1]
 8004934:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004936:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004938:	2b00      	cmp	r3, #0
 800493a:	d1e5      	bne.n	8004908 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	3314      	adds	r3, #20
 8004942:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004944:	6a3b      	ldr	r3, [r7, #32]
 8004946:	e853 3f00 	ldrex	r3, [r3]
 800494a:	61fb      	str	r3, [r7, #28]
   return(result);
 800494c:	69fb      	ldr	r3, [r7, #28]
 800494e:	f023 0301 	bic.w	r3, r3, #1
 8004952:	64bb      	str	r3, [r7, #72]	; 0x48
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	3314      	adds	r3, #20
 800495a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800495c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800495e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004960:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004962:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004964:	e841 2300 	strex	r3, r2, [r1]
 8004968:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800496a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800496c:	2b00      	cmp	r3, #0
 800496e:	d1e5      	bne.n	800493c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004974:	2b01      	cmp	r3, #1
 8004976:	d119      	bne.n	80049ac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	330c      	adds	r3, #12
 800497e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	e853 3f00 	ldrex	r3, [r3]
 8004986:	60bb      	str	r3, [r7, #8]
   return(result);
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	f023 0310 	bic.w	r3, r3, #16
 800498e:	647b      	str	r3, [r7, #68]	; 0x44
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	330c      	adds	r3, #12
 8004996:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004998:	61ba      	str	r2, [r7, #24]
 800499a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800499c:	6979      	ldr	r1, [r7, #20]
 800499e:	69ba      	ldr	r2, [r7, #24]
 80049a0:	e841 2300 	strex	r3, r2, [r1]
 80049a4:	613b      	str	r3, [r7, #16]
   return(result);
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d1e5      	bne.n	8004978 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2220      	movs	r2, #32
 80049b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2200      	movs	r2, #0
 80049b8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80049ba:	bf00      	nop
 80049bc:	3754      	adds	r7, #84	; 0x54
 80049be:	46bd      	mov	sp, r7
 80049c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c4:	4770      	bx	lr

080049c6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80049c6:	b580      	push	{r7, lr}
 80049c8:	b084      	sub	sp, #16
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049d2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2200      	movs	r2, #0
 80049d8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2200      	movs	r2, #0
 80049de:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80049e0:	68f8      	ldr	r0, [r7, #12]
 80049e2:	f7ff fecf 	bl	8004784 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049e6:	bf00      	nop
 80049e8:	3710      	adds	r7, #16
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}

080049ee <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80049ee:	b480      	push	{r7}
 80049f0:	b085      	sub	sp, #20
 80049f2:	af00      	add	r7, sp, #0
 80049f4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	2b21      	cmp	r3, #33	; 0x21
 8004a00:	d13d      	bne.n	8004a7e <UART_Transmit_IT+0x90>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a0a:	d113      	bne.n	8004a34 <UART_Transmit_IT+0x46>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	691b      	ldr	r3, [r3, #16]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d10f      	bne.n	8004a34 <UART_Transmit_IT+0x46>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6a1b      	ldr	r3, [r3, #32]
 8004a18:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	68fa      	ldr	r2, [r7, #12]
 8004a20:	8812      	ldrh	r2, [r2, #0]
 8004a22:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a26:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6a1b      	ldr	r3, [r3, #32]
 8004a2c:	1c9a      	adds	r2, r3, #2
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	621a      	str	r2, [r3, #32]
 8004a32:	e008      	b.n	8004a46 <UART_Transmit_IT+0x58>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6a1b      	ldr	r3, [r3, #32]
 8004a3c:	1c58      	adds	r0, r3, #1
 8004a3e:	6879      	ldr	r1, [r7, #4]
 8004a40:	6208      	str	r0, [r1, #32]
 8004a42:	781b      	ldrb	r3, [r3, #0]
 8004a44:	6053      	str	r3, [r2, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004a4a:	b29b      	uxth	r3, r3
 8004a4c:	3b01      	subs	r3, #1
 8004a4e:	b29b      	uxth	r3, r3
 8004a50:	687a      	ldr	r2, [r7, #4]
 8004a52:	4619      	mov	r1, r3
 8004a54:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d10f      	bne.n	8004a7a <UART_Transmit_IT+0x8c>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	687a      	ldr	r2, [r7, #4]
 8004a60:	6812      	ldr	r2, [r2, #0]
 8004a62:	68d2      	ldr	r2, [r2, #12]
 8004a64:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a68:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	687a      	ldr	r2, [r7, #4]
 8004a70:	6812      	ldr	r2, [r2, #0]
 8004a72:	68d2      	ldr	r2, [r2, #12]
 8004a74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a78:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	e000      	b.n	8004a80 <UART_Transmit_IT+0x92>
  }
  else
  {
    return HAL_BUSY;
 8004a7e:	2302      	movs	r3, #2
  }
}
 8004a80:	4618      	mov	r0, r3
 8004a82:	3714      	adds	r7, #20
 8004a84:	46bd      	mov	sp, r7
 8004a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8a:	4770      	bx	lr

08004a8c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b082      	sub	sp, #8
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	687a      	ldr	r2, [r7, #4]
 8004a9a:	6812      	ldr	r2, [r2, #0]
 8004a9c:	68d2      	ldr	r2, [r2, #12]
 8004a9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004aa2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2220      	movs	r2, #32
 8004aa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004aac:	6878      	ldr	r0, [r7, #4]
 8004aae:	f7ff fe5f 	bl	8004770 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004ab2:	2300      	movs	r3, #0
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	3708      	adds	r7, #8
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	bd80      	pop	{r7, pc}

08004abc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b08c      	sub	sp, #48	; 0x30
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004aca:	b2db      	uxtb	r3, r3
 8004acc:	2b22      	cmp	r3, #34	; 0x22
 8004ace:	f040 80ab 	bne.w	8004c28 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ada:	d117      	bne.n	8004b0c <UART_Receive_IT+0x50>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	691b      	ldr	r3, [r3, #16]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d113      	bne.n	8004b0c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aec:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	b29b      	uxth	r3, r3
 8004af6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004afa:	b29a      	uxth	r2, r3
 8004afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004afe:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b04:	1c9a      	adds	r2, r3, #2
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	629a      	str	r2, [r3, #40]	; 0x28
 8004b0a:	e026      	b.n	8004b5a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b10:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004b12:	2300      	movs	r3, #0
 8004b14:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b1e:	d007      	beq.n	8004b30 <UART_Receive_IT+0x74>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d10a      	bne.n	8004b3e <UART_Receive_IT+0x82>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	691b      	ldr	r3, [r3, #16]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d106      	bne.n	8004b3e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	b2da      	uxtb	r2, r3
 8004b38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b3a:	701a      	strb	r2, [r3, #0]
 8004b3c:	e008      	b.n	8004b50 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	b2db      	uxtb	r3, r3
 8004b46:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004b4a:	b2da      	uxtb	r2, r3
 8004b4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b4e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b54:	1c5a      	adds	r2, r3, #1
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b5e:	b29b      	uxth	r3, r3
 8004b60:	3b01      	subs	r3, #1
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	687a      	ldr	r2, [r7, #4]
 8004b66:	4619      	mov	r1, r3
 8004b68:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d15a      	bne.n	8004c24 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	6812      	ldr	r2, [r2, #0]
 8004b76:	68d2      	ldr	r2, [r2, #12]
 8004b78:	f022 0220 	bic.w	r2, r2, #32
 8004b7c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	6812      	ldr	r2, [r2, #0]
 8004b86:	68d2      	ldr	r2, [r2, #12]
 8004b88:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004b8c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	687a      	ldr	r2, [r7, #4]
 8004b94:	6812      	ldr	r2, [r2, #0]
 8004b96:	6952      	ldr	r2, [r2, #20]
 8004b98:	f022 0201 	bic.w	r2, r2, #1
 8004b9c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2220      	movs	r2, #32
 8004ba2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004baa:	2b01      	cmp	r3, #1
 8004bac:	d135      	bne.n	8004c1a <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	330c      	adds	r3, #12
 8004bba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	e853 3f00 	ldrex	r3, [r3]
 8004bc2:	613b      	str	r3, [r7, #16]
   return(result);
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	f023 0310 	bic.w	r3, r3, #16
 8004bca:	627b      	str	r3, [r7, #36]	; 0x24
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	330c      	adds	r3, #12
 8004bd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bd4:	623a      	str	r2, [r7, #32]
 8004bd6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bd8:	69f9      	ldr	r1, [r7, #28]
 8004bda:	6a3a      	ldr	r2, [r7, #32]
 8004bdc:	e841 2300 	strex	r3, r2, [r1]
 8004be0:	61bb      	str	r3, [r7, #24]
   return(result);
 8004be2:	69bb      	ldr	r3, [r7, #24]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d1e5      	bne.n	8004bb4 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f003 0310 	and.w	r3, r3, #16
 8004bf2:	2b10      	cmp	r3, #16
 8004bf4:	d10a      	bne.n	8004c0c <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	60fb      	str	r3, [r7, #12]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	60fb      	str	r3, [r7, #12]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	60fb      	str	r3, [r7, #12]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004c10:	4619      	mov	r1, r3
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f7ff fdc0 	bl	8004798 <HAL_UARTEx_RxEventCallback>
 8004c18:	e002      	b.n	8004c20 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004c1a:	6878      	ldr	r0, [r7, #4]
 8004c1c:	f002 faae 	bl	800717c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004c20:	2300      	movs	r3, #0
 8004c22:	e002      	b.n	8004c2a <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8004c24:	2300      	movs	r3, #0
 8004c26:	e000      	b.n	8004c2a <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004c28:	2302      	movs	r3, #2
  }
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	3730      	adds	r7, #48	; 0x30
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
	...

08004c34 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c38:	b091      	sub	sp, #68	; 0x44
 8004c3a:	af00      	add	r7, sp, #0
 8004c3c:	6378      	str	r0, [r7, #52]	; 0x34
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c40:	6819      	ldr	r1, [r3, #0]
 8004c42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	691b      	ldr	r3, [r3, #16]
 8004c48:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004c4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c4e:	68db      	ldr	r3, [r3, #12]
 8004c50:	4313      	orrs	r3, r2
 8004c52:	610b      	str	r3, [r1, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004c54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c56:	689a      	ldr	r2, [r3, #8]
 8004c58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c5a:	691b      	ldr	r3, [r3, #16]
 8004c5c:	431a      	orrs	r2, r3
 8004c5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c60:	695b      	ldr	r3, [r3, #20]
 8004c62:	431a      	orrs	r2, r3
 8004c64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c66:	69db      	ldr	r3, [r3, #28]
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	63bb      	str	r3, [r7, #56]	; 0x38
  MODIFY_REG(huart->Instance->CR1,
 8004c6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c6e:	6819      	ldr	r1, [r3, #0]
 8004c70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	68db      	ldr	r3, [r3, #12]
 8004c76:	f423 4216 	bic.w	r2, r3, #38400	; 0x9600
 8004c7a:	f022 020c 	bic.w	r2, r2, #12
 8004c7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c80:	4313      	orrs	r3, r2
 8004c82:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004c84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c86:	6819      	ldr	r1, [r3, #0]
 8004c88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	695b      	ldr	r3, [r3, #20]
 8004c8e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004c92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c94:	699b      	ldr	r3, [r3, #24]
 8004c96:	4313      	orrs	r3, r2
 8004c98:	614b      	str	r3, [r1, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004c9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c9c:	681a      	ldr	r2, [r3, #0]
 8004c9e:	4bba      	ldr	r3, [pc, #744]	; (8004f88 <UART_SetConfig+0x354>)
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	d004      	beq.n	8004cae <UART_SetConfig+0x7a>
 8004ca4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	4bb8      	ldr	r3, [pc, #736]	; (8004f8c <UART_SetConfig+0x358>)
 8004caa:	429a      	cmp	r2, r3
 8004cac:	d103      	bne.n	8004cb6 <UART_SetConfig+0x82>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004cae:	f7fd fdfb 	bl	80028a8 <HAL_RCC_GetPCLK2Freq>
 8004cb2:	63f8      	str	r0, [r7, #60]	; 0x3c
 8004cb4:	e002      	b.n	8004cbc <UART_SetConfig+0x88>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004cb6:	f7fd fde3 	bl	8002880 <HAL_RCC_GetPCLK1Freq>
 8004cba:	63f8      	str	r0, [r7, #60]	; 0x3c
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004cbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cbe:	69db      	ldr	r3, [r3, #28]
 8004cc0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004cc4:	f040 80a7 	bne.w	8004e16 <UART_SetConfig+0x1e2>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004cc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cca:	681a      	ldr	r2, [r3, #0]
 8004ccc:	62ba      	str	r2, [r7, #40]	; 0x28
 8004cce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cd0:	4619      	mov	r1, r3
 8004cd2:	f04f 0200 	mov.w	r2, #0
 8004cd6:	460b      	mov	r3, r1
 8004cd8:	4614      	mov	r4, r2
 8004cda:	18db      	adds	r3, r3, r3
 8004cdc:	eb44 0404 	adc.w	r4, r4, r4
 8004ce0:	185b      	adds	r3, r3, r1
 8004ce2:	eb44 0402 	adc.w	r4, r4, r2
 8004ce6:	00e0      	lsls	r0, r4, #3
 8004ce8:	6178      	str	r0, [r7, #20]
 8004cea:	6978      	ldr	r0, [r7, #20]
 8004cec:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8004cf0:	6178      	str	r0, [r7, #20]
 8004cf2:	00db      	lsls	r3, r3, #3
 8004cf4:	613b      	str	r3, [r7, #16]
 8004cf6:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8004cfa:	185d      	adds	r5, r3, r1
 8004cfc:	eb44 0602 	adc.w	r6, r4, r2
 8004d00:	4628      	mov	r0, r5
 8004d02:	4631      	mov	r1, r6
 8004d04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	f04f 0400 	mov.w	r4, #0
 8004d0c:	18db      	adds	r3, r3, r3
 8004d0e:	eb44 0404 	adc.w	r4, r4, r4
 8004d12:	461a      	mov	r2, r3
 8004d14:	4623      	mov	r3, r4
 8004d16:	f7fb ff93 	bl	8000c40 <__aeabi_uldivmod>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	460c      	mov	r4, r1
 8004d1e:	461a      	mov	r2, r3
 8004d20:	4b9b      	ldr	r3, [pc, #620]	; (8004f90 <UART_SetConfig+0x35c>)
 8004d22:	fba3 2302 	umull	r2, r3, r3, r2
 8004d26:	095b      	lsrs	r3, r3, #5
 8004d28:	011e      	lsls	r6, r3, #4
 8004d2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d2c:	4619      	mov	r1, r3
 8004d2e:	f04f 0200 	mov.w	r2, #0
 8004d32:	460b      	mov	r3, r1
 8004d34:	4614      	mov	r4, r2
 8004d36:	18db      	adds	r3, r3, r3
 8004d38:	eb44 0404 	adc.w	r4, r4, r4
 8004d3c:	185b      	adds	r3, r3, r1
 8004d3e:	eb44 0402 	adc.w	r4, r4, r2
 8004d42:	ea4f 0bc4 	mov.w	fp, r4, lsl #3
 8004d46:	ea4b 7b53 	orr.w	fp, fp, r3, lsr #29
 8004d4a:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
 8004d4e:	4653      	mov	r3, sl
 8004d50:	465c      	mov	r4, fp
 8004d52:	eb13 0a01 	adds.w	sl, r3, r1
 8004d56:	eb44 0b02 	adc.w	fp, r4, r2
 8004d5a:	4650      	mov	r0, sl
 8004d5c:	4659      	mov	r1, fp
 8004d5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	f04f 0400 	mov.w	r4, #0
 8004d66:	18db      	adds	r3, r3, r3
 8004d68:	eb44 0404 	adc.w	r4, r4, r4
 8004d6c:	461a      	mov	r2, r3
 8004d6e:	4623      	mov	r3, r4
 8004d70:	f7fb ff66 	bl	8000c40 <__aeabi_uldivmod>
 8004d74:	4603      	mov	r3, r0
 8004d76:	460c      	mov	r4, r1
 8004d78:	461a      	mov	r2, r3
 8004d7a:	4b85      	ldr	r3, [pc, #532]	; (8004f90 <UART_SetConfig+0x35c>)
 8004d7c:	fba3 1302 	umull	r1, r3, r3, r2
 8004d80:	095b      	lsrs	r3, r3, #5
 8004d82:	2164      	movs	r1, #100	; 0x64
 8004d84:	fb01 f303 	mul.w	r3, r1, r3
 8004d88:	1ad3      	subs	r3, r2, r3
 8004d8a:	00db      	lsls	r3, r3, #3
 8004d8c:	3332      	adds	r3, #50	; 0x32
 8004d8e:	4a80      	ldr	r2, [pc, #512]	; (8004f90 <UART_SetConfig+0x35c>)
 8004d90:	fba2 2303 	umull	r2, r3, r2, r3
 8004d94:	095b      	lsrs	r3, r3, #5
 8004d96:	005b      	lsls	r3, r3, #1
 8004d98:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004d9c:	441e      	add	r6, r3
 8004d9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004da0:	4619      	mov	r1, r3
 8004da2:	f04f 0200 	mov.w	r2, #0
 8004da6:	460b      	mov	r3, r1
 8004da8:	4614      	mov	r4, r2
 8004daa:	18db      	adds	r3, r3, r3
 8004dac:	eb44 0404 	adc.w	r4, r4, r4
 8004db0:	185b      	adds	r3, r3, r1
 8004db2:	eb44 0402 	adc.w	r4, r4, r2
 8004db6:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8004dba:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 8004dbe:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 8004dc2:	4643      	mov	r3, r8
 8004dc4:	464c      	mov	r4, r9
 8004dc6:	eb13 0801 	adds.w	r8, r3, r1
 8004dca:	eb44 0902 	adc.w	r9, r4, r2
 8004dce:	4640      	mov	r0, r8
 8004dd0:	4649      	mov	r1, r9
 8004dd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	f04f 0400 	mov.w	r4, #0
 8004dda:	18db      	adds	r3, r3, r3
 8004ddc:	eb44 0404 	adc.w	r4, r4, r4
 8004de0:	461a      	mov	r2, r3
 8004de2:	4623      	mov	r3, r4
 8004de4:	f7fb ff2c 	bl	8000c40 <__aeabi_uldivmod>
 8004de8:	4603      	mov	r3, r0
 8004dea:	460c      	mov	r4, r1
 8004dec:	461a      	mov	r2, r3
 8004dee:	4b68      	ldr	r3, [pc, #416]	; (8004f90 <UART_SetConfig+0x35c>)
 8004df0:	fba3 1302 	umull	r1, r3, r3, r2
 8004df4:	095b      	lsrs	r3, r3, #5
 8004df6:	2164      	movs	r1, #100	; 0x64
 8004df8:	fb01 f303 	mul.w	r3, r1, r3
 8004dfc:	1ad3      	subs	r3, r2, r3
 8004dfe:	00db      	lsls	r3, r3, #3
 8004e00:	3332      	adds	r3, #50	; 0x32
 8004e02:	4a63      	ldr	r2, [pc, #396]	; (8004f90 <UART_SetConfig+0x35c>)
 8004e04:	fba2 2303 	umull	r2, r3, r2, r3
 8004e08:	095b      	lsrs	r3, r3, #5
 8004e0a:	f003 0307 	and.w	r3, r3, #7
 8004e0e:	4433      	add	r3, r6
 8004e10:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e12:	6093      	str	r3, [r2, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004e14:	e0b3      	b.n	8004f7e <UART_SetConfig+0x34a>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004e16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	613b      	str	r3, [r7, #16]
 8004e1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e1e:	4619      	mov	r1, r3
 8004e20:	f04f 0200 	mov.w	r2, #0
 8004e24:	460b      	mov	r3, r1
 8004e26:	4614      	mov	r4, r2
 8004e28:	18db      	adds	r3, r3, r3
 8004e2a:	eb44 0404 	adc.w	r4, r4, r4
 8004e2e:	185b      	adds	r3, r3, r1
 8004e30:	eb44 0402 	adc.w	r4, r4, r2
 8004e34:	00e6      	lsls	r6, r4, #3
 8004e36:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
 8004e3a:	00dd      	lsls	r5, r3, #3
 8004e3c:	462b      	mov	r3, r5
 8004e3e:	4634      	mov	r4, r6
 8004e40:	185d      	adds	r5, r3, r1
 8004e42:	eb44 0602 	adc.w	r6, r4, r2
 8004e46:	4628      	mov	r0, r5
 8004e48:	4631      	mov	r1, r6
 8004e4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	f04f 0400 	mov.w	r4, #0
 8004e52:	00a5      	lsls	r5, r4, #2
 8004e54:	62fd      	str	r5, [r7, #44]	; 0x2c
 8004e56:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 8004e58:	ea45 7593 	orr.w	r5, r5, r3, lsr #30
 8004e5c:	62fd      	str	r5, [r7, #44]	; 0x2c
 8004e5e:	009c      	lsls	r4, r3, #2
 8004e60:	62bc      	str	r4, [r7, #40]	; 0x28
 8004e62:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004e66:	f7fb feeb 	bl	8000c40 <__aeabi_uldivmod>
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	460c      	mov	r4, r1
 8004e6e:	461a      	mov	r2, r3
 8004e70:	4b47      	ldr	r3, [pc, #284]	; (8004f90 <UART_SetConfig+0x35c>)
 8004e72:	fba3 1302 	umull	r1, r3, r3, r2
 8004e76:	095b      	lsrs	r3, r3, #5
 8004e78:	011d      	lsls	r5, r3, #4
 8004e7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e7c:	4619      	mov	r1, r3
 8004e7e:	f04f 0200 	mov.w	r2, #0
 8004e82:	460b      	mov	r3, r1
 8004e84:	4614      	mov	r4, r2
 8004e86:	18db      	adds	r3, r3, r3
 8004e88:	eb44 0404 	adc.w	r4, r4, r4
 8004e8c:	185b      	adds	r3, r3, r1
 8004e8e:	eb44 0402 	adc.w	r4, r4, r2
 8004e92:	00e0      	lsls	r0, r4, #3
 8004e94:	60f8      	str	r0, [r7, #12]
 8004e96:	68f8      	ldr	r0, [r7, #12]
 8004e98:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8004e9c:	60f8      	str	r0, [r7, #12]
 8004e9e:	00d8      	lsls	r0, r3, #3
 8004ea0:	60b8      	str	r0, [r7, #8]
 8004ea2:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8004ea6:	eb13 0801 	adds.w	r8, r3, r1
 8004eaa:	eb44 0902 	adc.w	r9, r4, r2
 8004eae:	4640      	mov	r0, r8
 8004eb0:	4649      	mov	r1, r9
 8004eb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	f04f 0400 	mov.w	r4, #0
 8004eba:	00a6      	lsls	r6, r4, #2
 8004ebc:	627e      	str	r6, [r7, #36]	; 0x24
 8004ebe:	6a7e      	ldr	r6, [r7, #36]	; 0x24
 8004ec0:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
 8004ec4:	627e      	str	r6, [r7, #36]	; 0x24
 8004ec6:	009c      	lsls	r4, r3, #2
 8004ec8:	623c      	str	r4, [r7, #32]
 8004eca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004ece:	f7fb feb7 	bl	8000c40 <__aeabi_uldivmod>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	460c      	mov	r4, r1
 8004ed6:	461a      	mov	r2, r3
 8004ed8:	4b2d      	ldr	r3, [pc, #180]	; (8004f90 <UART_SetConfig+0x35c>)
 8004eda:	fba3 1302 	umull	r1, r3, r3, r2
 8004ede:	095b      	lsrs	r3, r3, #5
 8004ee0:	2164      	movs	r1, #100	; 0x64
 8004ee2:	fb01 f303 	mul.w	r3, r1, r3
 8004ee6:	1ad3      	subs	r3, r2, r3
 8004ee8:	011b      	lsls	r3, r3, #4
 8004eea:	3332      	adds	r3, #50	; 0x32
 8004eec:	4a28      	ldr	r2, [pc, #160]	; (8004f90 <UART_SetConfig+0x35c>)
 8004eee:	fba2 1303 	umull	r1, r3, r2, r3
 8004ef2:	095b      	lsrs	r3, r3, #5
 8004ef4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004ef8:	441d      	add	r5, r3
 8004efa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004efc:	4619      	mov	r1, r3
 8004efe:	f04f 0200 	mov.w	r2, #0
 8004f02:	460b      	mov	r3, r1
 8004f04:	4614      	mov	r4, r2
 8004f06:	18db      	adds	r3, r3, r3
 8004f08:	eb44 0404 	adc.w	r4, r4, r4
 8004f0c:	185b      	adds	r3, r3, r1
 8004f0e:	eb44 0402 	adc.w	r4, r4, r2
 8004f12:	00e0      	lsls	r0, r4, #3
 8004f14:	6078      	str	r0, [r7, #4]
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8004f1c:	6078      	str	r0, [r7, #4]
 8004f1e:	00d8      	lsls	r0, r3, #3
 8004f20:	6038      	str	r0, [r7, #0]
 8004f22:	e897 0018 	ldmia.w	r7, {r3, r4}
 8004f26:	eb13 0801 	adds.w	r8, r3, r1
 8004f2a:	eb44 0902 	adc.w	r9, r4, r2
 8004f2e:	4640      	mov	r0, r8
 8004f30:	4649      	mov	r1, r9
 8004f32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f34:	685b      	ldr	r3, [r3, #4]
 8004f36:	f04f 0400 	mov.w	r4, #0
 8004f3a:	00a6      	lsls	r6, r4, #2
 8004f3c:	61fe      	str	r6, [r7, #28]
 8004f3e:	69fe      	ldr	r6, [r7, #28]
 8004f40:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
 8004f44:	61fe      	str	r6, [r7, #28]
 8004f46:	009c      	lsls	r4, r3, #2
 8004f48:	61bc      	str	r4, [r7, #24]
 8004f4a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f4e:	f7fb fe77 	bl	8000c40 <__aeabi_uldivmod>
 8004f52:	4603      	mov	r3, r0
 8004f54:	460c      	mov	r4, r1
 8004f56:	461a      	mov	r2, r3
 8004f58:	4b0d      	ldr	r3, [pc, #52]	; (8004f90 <UART_SetConfig+0x35c>)
 8004f5a:	fba3 1302 	umull	r1, r3, r3, r2
 8004f5e:	095b      	lsrs	r3, r3, #5
 8004f60:	2164      	movs	r1, #100	; 0x64
 8004f62:	fb01 f303 	mul.w	r3, r1, r3
 8004f66:	1ad3      	subs	r3, r2, r3
 8004f68:	011b      	lsls	r3, r3, #4
 8004f6a:	3332      	adds	r3, #50	; 0x32
 8004f6c:	4a08      	ldr	r2, [pc, #32]	; (8004f90 <UART_SetConfig+0x35c>)
 8004f6e:	fba2 1303 	umull	r1, r3, r2, r3
 8004f72:	095b      	lsrs	r3, r3, #5
 8004f74:	f003 030f 	and.w	r3, r3, #15
 8004f78:	442b      	add	r3, r5
 8004f7a:	693a      	ldr	r2, [r7, #16]
 8004f7c:	6093      	str	r3, [r2, #8]
}
 8004f7e:	bf00      	nop
 8004f80:	3744      	adds	r7, #68	; 0x44
 8004f82:	46bd      	mov	sp, r7
 8004f84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f88:	40011000 	.word	0x40011000
 8004f8c:	40011400 	.word	0x40011400
 8004f90:	51eb851f 	.word	0x51eb851f

08004f94 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b085      	sub	sp, #20
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004fa2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004fa6:	2b84      	cmp	r3, #132	; 0x84
 8004fa8:	d005      	beq.n	8004fb6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004faa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	4413      	add	r3, r2
 8004fb2:	3303      	adds	r3, #3
 8004fb4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
}
 8004fb8:	4618      	mov	r0, r3
 8004fba:	3714      	adds	r7, #20
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc2:	4770      	bx	lr

08004fc4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004fc8:	f000 fd86 	bl	8005ad8 <vTaskStartScheduler>
  
  return osOK;
 8004fcc:	2300      	movs	r3, #0
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	bd80      	pop	{r7, pc}

08004fd2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004fd2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004fd4:	b089      	sub	sp, #36	; 0x24
 8004fd6:	af04      	add	r7, sp, #16
 8004fd8:	6078      	str	r0, [r7, #4]
 8004fda:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	695b      	ldr	r3, [r3, #20]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d020      	beq.n	8005026 <osThreadCreate+0x54>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	699b      	ldr	r3, [r3, #24]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d01c      	beq.n	8005026 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	685c      	ldr	r4, [r3, #4]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681d      	ldr	r5, [r3, #0]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	691e      	ldr	r6, [r3, #16]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004ffe:	4618      	mov	r0, r3
 8005000:	f7ff ffc8 	bl	8004f94 <makeFreeRtosPriority>
 8005004:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	695b      	ldr	r3, [r3, #20]
 800500a:	687a      	ldr	r2, [r7, #4]
 800500c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800500e:	9202      	str	r2, [sp, #8]
 8005010:	9301      	str	r3, [sp, #4]
 8005012:	9100      	str	r1, [sp, #0]
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	4632      	mov	r2, r6
 8005018:	4629      	mov	r1, r5
 800501a:	4620      	mov	r0, r4
 800501c:	f000 fb99 	bl	8005752 <xTaskCreateStatic>
 8005020:	4603      	mov	r3, r0
 8005022:	60fb      	str	r3, [r7, #12]
 8005024:	e01c      	b.n	8005060 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	685c      	ldr	r4, [r3, #4]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005032:	b29e      	uxth	r6, r3
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800503a:	4618      	mov	r0, r3
 800503c:	f7ff ffaa 	bl	8004f94 <makeFreeRtosPriority>
 8005040:	4602      	mov	r2, r0
 8005042:	f107 030c 	add.w	r3, r7, #12
 8005046:	9301      	str	r3, [sp, #4]
 8005048:	9200      	str	r2, [sp, #0]
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	4632      	mov	r2, r6
 800504e:	4629      	mov	r1, r5
 8005050:	4620      	mov	r0, r4
 8005052:	f000 fbd8 	bl	8005806 <xTaskCreate>
 8005056:	4603      	mov	r3, r0
 8005058:	2b01      	cmp	r3, #1
 800505a:	d001      	beq.n	8005060 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800505c:	2300      	movs	r3, #0
 800505e:	e000      	b.n	8005062 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005060:	68fb      	ldr	r3, [r7, #12]
}
 8005062:	4618      	mov	r0, r3
 8005064:	3714      	adds	r7, #20
 8005066:	46bd      	mov	sp, r7
 8005068:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800506a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800506a:	b580      	push	{r7, lr}
 800506c:	b084      	sub	sp, #16
 800506e:	af00      	add	r7, sp, #0
 8005070:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d001      	beq.n	8005080 <osDelay+0x16>
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	e000      	b.n	8005082 <osDelay+0x18>
 8005080:	2301      	movs	r3, #1
 8005082:	4618      	mov	r0, r3
 8005084:	f000 fcf4 	bl	8005a70 <vTaskDelay>
  
  return osOK;
 8005088:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800508a:	4618      	mov	r0, r3
 800508c:	3710      	adds	r7, #16
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}

08005092 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005092:	b480      	push	{r7}
 8005094:	b083      	sub	sp, #12
 8005096:	af00      	add	r7, sp, #0
 8005098:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	f103 0208 	add.w	r2, r3, #8
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	f04f 32ff 	mov.w	r2, #4294967295
 80050aa:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	f103 0208 	add.w	r2, r3, #8
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	f103 0208 	add.w	r2, r3, #8
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2200      	movs	r2, #0
 80050c4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80050c6:	bf00      	nop
 80050c8:	370c      	adds	r7, #12
 80050ca:	46bd      	mov	sp, r7
 80050cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d0:	4770      	bx	lr

080050d2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80050d2:	b480      	push	{r7}
 80050d4:	b083      	sub	sp, #12
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2200      	movs	r2, #0
 80050de:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80050e0:	bf00      	nop
 80050e2:	370c      	adds	r7, #12
 80050e4:	46bd      	mov	sp, r7
 80050e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ea:	4770      	bx	lr

080050ec <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80050ec:	b480      	push	{r7}
 80050ee:	b085      	sub	sp, #20
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	68fa      	ldr	r2, [r7, #12]
 8005100:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	689a      	ldr	r2, [r3, #8]
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	689b      	ldr	r3, [r3, #8]
 800510e:	683a      	ldr	r2, [r7, #0]
 8005110:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	683a      	ldr	r2, [r7, #0]
 8005116:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	687a      	ldr	r2, [r7, #4]
 800511c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	1c5a      	adds	r2, r3, #1
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	601a      	str	r2, [r3, #0]
}
 8005128:	bf00      	nop
 800512a:	3714      	adds	r7, #20
 800512c:	46bd      	mov	sp, r7
 800512e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005132:	4770      	bx	lr

08005134 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005134:	b480      	push	{r7}
 8005136:	b085      	sub	sp, #20
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
 800513c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	f1b3 3fff 	cmp.w	r3, #4294967295
 800514a:	d103      	bne.n	8005154 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	691b      	ldr	r3, [r3, #16]
 8005150:	60fb      	str	r3, [r7, #12]
 8005152:	e00c      	b.n	800516e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	3308      	adds	r3, #8
 8005158:	60fb      	str	r3, [r7, #12]
 800515a:	e002      	b.n	8005162 <vListInsert+0x2e>
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	60fb      	str	r3, [r7, #12]
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	429a      	cmp	r2, r3
 800516c:	d9f6      	bls.n	800515c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	685a      	ldr	r2, [r3, #4]
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	683a      	ldr	r2, [r7, #0]
 800517c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	68fa      	ldr	r2, [r7, #12]
 8005182:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	683a      	ldr	r2, [r7, #0]
 8005188:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	687a      	ldr	r2, [r7, #4]
 800518e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	1c5a      	adds	r2, r3, #1
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	601a      	str	r2, [r3, #0]
}
 800519a:	bf00      	nop
 800519c:	3714      	adds	r7, #20
 800519e:	46bd      	mov	sp, r7
 80051a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a4:	4770      	bx	lr

080051a6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80051a6:	b480      	push	{r7}
 80051a8:	b085      	sub	sp, #20
 80051aa:	af00      	add	r7, sp, #0
 80051ac:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	691b      	ldr	r3, [r3, #16]
 80051b2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	687a      	ldr	r2, [r7, #4]
 80051ba:	6892      	ldr	r2, [r2, #8]
 80051bc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	689b      	ldr	r3, [r3, #8]
 80051c2:	687a      	ldr	r2, [r7, #4]
 80051c4:	6852      	ldr	r2, [r2, #4]
 80051c6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	685a      	ldr	r2, [r3, #4]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	429a      	cmp	r2, r3
 80051d0:	d103      	bne.n	80051da <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	689a      	ldr	r2, [r3, #8]
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2200      	movs	r2, #0
 80051de:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	1e5a      	subs	r2, r3, #1
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	3714      	adds	r7, #20
 80051f2:	46bd      	mov	sp, r7
 80051f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f8:	4770      	bx	lr
	...

080051fc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80051fc:	b480      	push	{r7}
 80051fe:	b085      	sub	sp, #20
 8005200:	af00      	add	r7, sp, #0
 8005202:	60f8      	str	r0, [r7, #12]
 8005204:	60b9      	str	r1, [r7, #8]
 8005206:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	3b04      	subs	r3, #4
 800520c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005214:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	3b04      	subs	r3, #4
 800521a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	f023 0201 	bic.w	r2, r3, #1
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	3b04      	subs	r3, #4
 800522a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800522c:	4a0c      	ldr	r2, [pc, #48]	; (8005260 <pxPortInitialiseStack+0x64>)
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	3b14      	subs	r3, #20
 8005236:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005238:	687a      	ldr	r2, [r7, #4]
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	3b04      	subs	r3, #4
 8005242:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	f06f 0202 	mvn.w	r2, #2
 800524a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	3b20      	subs	r3, #32
 8005250:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005252:	68fb      	ldr	r3, [r7, #12]
}
 8005254:	4618      	mov	r0, r3
 8005256:	3714      	adds	r7, #20
 8005258:	46bd      	mov	sp, r7
 800525a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525e:	4770      	bx	lr
 8005260:	08005265 	.word	0x08005265

08005264 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005264:	b480      	push	{r7}
 8005266:	b085      	sub	sp, #20
 8005268:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800526a:	2300      	movs	r3, #0
 800526c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800526e:	4b11      	ldr	r3, [pc, #68]	; (80052b4 <prvTaskExitError+0x50>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005276:	d009      	beq.n	800528c <prvTaskExitError+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005278:	f04f 0350 	mov.w	r3, #80	; 0x50
 800527c:	f383 8811 	msr	BASEPRI, r3
 8005280:	f3bf 8f6f 	isb	sy
 8005284:	f3bf 8f4f 	dsb	sy
 8005288:	60fb      	str	r3, [r7, #12]
 800528a:	e7fe      	b.n	800528a <prvTaskExitError+0x26>
 800528c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005290:	f383 8811 	msr	BASEPRI, r3
 8005294:	f3bf 8f6f 	isb	sy
 8005298:	f3bf 8f4f 	dsb	sy
 800529c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800529e:	bf00      	nop
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d0fc      	beq.n	80052a0 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80052a6:	bf00      	nop
 80052a8:	3714      	adds	r7, #20
 80052aa:	46bd      	mov	sp, r7
 80052ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b0:	4770      	bx	lr
 80052b2:	bf00      	nop
 80052b4:	20000008 	.word	0x20000008
	...

080052c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80052c0:	4b07      	ldr	r3, [pc, #28]	; (80052e0 <pxCurrentTCBConst2>)
 80052c2:	6819      	ldr	r1, [r3, #0]
 80052c4:	6808      	ldr	r0, [r1, #0]
 80052c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052ca:	f380 8809 	msr	PSP, r0
 80052ce:	f3bf 8f6f 	isb	sy
 80052d2:	f04f 0000 	mov.w	r0, #0
 80052d6:	f380 8811 	msr	BASEPRI, r0
 80052da:	4770      	bx	lr
 80052dc:	f3af 8000 	nop.w

080052e0 <pxCurrentTCBConst2>:
 80052e0:	200006b0 	.word	0x200006b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80052e4:	bf00      	nop
 80052e6:	bf00      	nop

080052e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80052e8:	4808      	ldr	r0, [pc, #32]	; (800530c <prvPortStartFirstTask+0x24>)
 80052ea:	6800      	ldr	r0, [r0, #0]
 80052ec:	6800      	ldr	r0, [r0, #0]
 80052ee:	f380 8808 	msr	MSP, r0
 80052f2:	f04f 0000 	mov.w	r0, #0
 80052f6:	f380 8814 	msr	CONTROL, r0
 80052fa:	b662      	cpsie	i
 80052fc:	b661      	cpsie	f
 80052fe:	f3bf 8f4f 	dsb	sy
 8005302:	f3bf 8f6f 	isb	sy
 8005306:	df00      	svc	0
 8005308:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800530a:	bf00      	nop
 800530c:	e000ed08 	.word	0xe000ed08

08005310 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b086      	sub	sp, #24
 8005314:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005316:	4b44      	ldr	r3, [pc, #272]	; (8005428 <xPortStartScheduler+0x118>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	4a44      	ldr	r2, [pc, #272]	; (800542c <xPortStartScheduler+0x11c>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d109      	bne.n	8005334 <xPortStartScheduler+0x24>
 8005320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005324:	f383 8811 	msr	BASEPRI, r3
 8005328:	f3bf 8f6f 	isb	sy
 800532c:	f3bf 8f4f 	dsb	sy
 8005330:	613b      	str	r3, [r7, #16]
 8005332:	e7fe      	b.n	8005332 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005334:	4b3c      	ldr	r3, [pc, #240]	; (8005428 <xPortStartScheduler+0x118>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a3d      	ldr	r2, [pc, #244]	; (8005430 <xPortStartScheduler+0x120>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d109      	bne.n	8005352 <xPortStartScheduler+0x42>
 800533e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005342:	f383 8811 	msr	BASEPRI, r3
 8005346:	f3bf 8f6f 	isb	sy
 800534a:	f3bf 8f4f 	dsb	sy
 800534e:	60fb      	str	r3, [r7, #12]
 8005350:	e7fe      	b.n	8005350 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005352:	4b38      	ldr	r3, [pc, #224]	; (8005434 <xPortStartScheduler+0x124>)
 8005354:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	781b      	ldrb	r3, [r3, #0]
 800535a:	b2db      	uxtb	r3, r3
 800535c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	22ff      	movs	r2, #255	; 0xff
 8005362:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	781b      	ldrb	r3, [r3, #0]
 8005368:	b2db      	uxtb	r3, r3
 800536a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800536c:	78fb      	ldrb	r3, [r7, #3]
 800536e:	b2db      	uxtb	r3, r3
 8005370:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005374:	b2da      	uxtb	r2, r3
 8005376:	4b30      	ldr	r3, [pc, #192]	; (8005438 <xPortStartScheduler+0x128>)
 8005378:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800537a:	4b30      	ldr	r3, [pc, #192]	; (800543c <xPortStartScheduler+0x12c>)
 800537c:	2207      	movs	r2, #7
 800537e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005380:	e009      	b.n	8005396 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8005382:	4b2e      	ldr	r3, [pc, #184]	; (800543c <xPortStartScheduler+0x12c>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	3b01      	subs	r3, #1
 8005388:	4a2c      	ldr	r2, [pc, #176]	; (800543c <xPortStartScheduler+0x12c>)
 800538a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800538c:	78fb      	ldrb	r3, [r7, #3]
 800538e:	b2db      	uxtb	r3, r3
 8005390:	005b      	lsls	r3, r3, #1
 8005392:	b2db      	uxtb	r3, r3
 8005394:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005396:	78fb      	ldrb	r3, [r7, #3]
 8005398:	b2db      	uxtb	r3, r3
 800539a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800539e:	2b80      	cmp	r3, #128	; 0x80
 80053a0:	d0ef      	beq.n	8005382 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80053a2:	4b26      	ldr	r3, [pc, #152]	; (800543c <xPortStartScheduler+0x12c>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f1c3 0307 	rsb	r3, r3, #7
 80053aa:	2b04      	cmp	r3, #4
 80053ac:	d009      	beq.n	80053c2 <xPortStartScheduler+0xb2>
 80053ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053b2:	f383 8811 	msr	BASEPRI, r3
 80053b6:	f3bf 8f6f 	isb	sy
 80053ba:	f3bf 8f4f 	dsb	sy
 80053be:	60bb      	str	r3, [r7, #8]
 80053c0:	e7fe      	b.n	80053c0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80053c2:	4b1e      	ldr	r3, [pc, #120]	; (800543c <xPortStartScheduler+0x12c>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	021b      	lsls	r3, r3, #8
 80053c8:	4a1c      	ldr	r2, [pc, #112]	; (800543c <xPortStartScheduler+0x12c>)
 80053ca:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80053cc:	4b1b      	ldr	r3, [pc, #108]	; (800543c <xPortStartScheduler+0x12c>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80053d4:	4a19      	ldr	r2, [pc, #100]	; (800543c <xPortStartScheduler+0x12c>)
 80053d6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	b2da      	uxtb	r2, r3
 80053dc:	697b      	ldr	r3, [r7, #20]
 80053de:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80053e0:	4a17      	ldr	r2, [pc, #92]	; (8005440 <xPortStartScheduler+0x130>)
 80053e2:	4b17      	ldr	r3, [pc, #92]	; (8005440 <xPortStartScheduler+0x130>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80053ea:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80053ec:	4a14      	ldr	r2, [pc, #80]	; (8005440 <xPortStartScheduler+0x130>)
 80053ee:	4b14      	ldr	r3, [pc, #80]	; (8005440 <xPortStartScheduler+0x130>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80053f6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80053f8:	f000 f8d6 	bl	80055a8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80053fc:	4b11      	ldr	r3, [pc, #68]	; (8005444 <xPortStartScheduler+0x134>)
 80053fe:	2200      	movs	r2, #0
 8005400:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005402:	f000 f8f5 	bl	80055f0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005406:	4a10      	ldr	r2, [pc, #64]	; (8005448 <xPortStartScheduler+0x138>)
 8005408:	4b0f      	ldr	r3, [pc, #60]	; (8005448 <xPortStartScheduler+0x138>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005410:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005412:	f7ff ff69 	bl	80052e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005416:	f000 fd1f 	bl	8005e58 <vTaskSwitchContext>
	prvTaskExitError();
 800541a:	f7ff ff23 	bl	8005264 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800541e:	2300      	movs	r3, #0
}
 8005420:	4618      	mov	r0, r3
 8005422:	3718      	adds	r7, #24
 8005424:	46bd      	mov	sp, r7
 8005426:	bd80      	pop	{r7, pc}
 8005428:	e000ed00 	.word	0xe000ed00
 800542c:	410fc271 	.word	0x410fc271
 8005430:	410fc270 	.word	0x410fc270
 8005434:	e000e400 	.word	0xe000e400
 8005438:	200006a0 	.word	0x200006a0
 800543c:	200006a4 	.word	0x200006a4
 8005440:	e000ed20 	.word	0xe000ed20
 8005444:	20000008 	.word	0x20000008
 8005448:	e000ef34 	.word	0xe000ef34

0800544c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800544c:	b480      	push	{r7}
 800544e:	b083      	sub	sp, #12
 8005450:	af00      	add	r7, sp, #0
 8005452:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005456:	f383 8811 	msr	BASEPRI, r3
 800545a:	f3bf 8f6f 	isb	sy
 800545e:	f3bf 8f4f 	dsb	sy
 8005462:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005464:	4b0e      	ldr	r3, [pc, #56]	; (80054a0 <vPortEnterCritical+0x54>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	3301      	adds	r3, #1
 800546a:	4a0d      	ldr	r2, [pc, #52]	; (80054a0 <vPortEnterCritical+0x54>)
 800546c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800546e:	4b0c      	ldr	r3, [pc, #48]	; (80054a0 <vPortEnterCritical+0x54>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	2b01      	cmp	r3, #1
 8005474:	d10e      	bne.n	8005494 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005476:	4b0b      	ldr	r3, [pc, #44]	; (80054a4 <vPortEnterCritical+0x58>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	b2db      	uxtb	r3, r3
 800547c:	2b00      	cmp	r3, #0
 800547e:	d009      	beq.n	8005494 <vPortEnterCritical+0x48>
 8005480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005484:	f383 8811 	msr	BASEPRI, r3
 8005488:	f3bf 8f6f 	isb	sy
 800548c:	f3bf 8f4f 	dsb	sy
 8005490:	603b      	str	r3, [r7, #0]
 8005492:	e7fe      	b.n	8005492 <vPortEnterCritical+0x46>
	}
}
 8005494:	bf00      	nop
 8005496:	370c      	adds	r7, #12
 8005498:	46bd      	mov	sp, r7
 800549a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549e:	4770      	bx	lr
 80054a0:	20000008 	.word	0x20000008
 80054a4:	e000ed04 	.word	0xe000ed04

080054a8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80054a8:	b480      	push	{r7}
 80054aa:	b083      	sub	sp, #12
 80054ac:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80054ae:	4b11      	ldr	r3, [pc, #68]	; (80054f4 <vPortExitCritical+0x4c>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d109      	bne.n	80054ca <vPortExitCritical+0x22>
 80054b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054ba:	f383 8811 	msr	BASEPRI, r3
 80054be:	f3bf 8f6f 	isb	sy
 80054c2:	f3bf 8f4f 	dsb	sy
 80054c6:	607b      	str	r3, [r7, #4]
 80054c8:	e7fe      	b.n	80054c8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80054ca:	4b0a      	ldr	r3, [pc, #40]	; (80054f4 <vPortExitCritical+0x4c>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	3b01      	subs	r3, #1
 80054d0:	4a08      	ldr	r2, [pc, #32]	; (80054f4 <vPortExitCritical+0x4c>)
 80054d2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80054d4:	4b07      	ldr	r3, [pc, #28]	; (80054f4 <vPortExitCritical+0x4c>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d104      	bne.n	80054e6 <vPortExitCritical+0x3e>
 80054dc:	2300      	movs	r3, #0
 80054de:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80054e6:	bf00      	nop
 80054e8:	370c      	adds	r7, #12
 80054ea:	46bd      	mov	sp, r7
 80054ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f0:	4770      	bx	lr
 80054f2:	bf00      	nop
 80054f4:	20000008 	.word	0x20000008
	...

08005500 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005500:	f3ef 8009 	mrs	r0, PSP
 8005504:	f3bf 8f6f 	isb	sy
 8005508:	4b15      	ldr	r3, [pc, #84]	; (8005560 <pxCurrentTCBConst>)
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	f01e 0f10 	tst.w	lr, #16
 8005510:	bf08      	it	eq
 8005512:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005516:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800551a:	6010      	str	r0, [r2, #0]
 800551c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005520:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005524:	f380 8811 	msr	BASEPRI, r0
 8005528:	f3bf 8f4f 	dsb	sy
 800552c:	f3bf 8f6f 	isb	sy
 8005530:	f000 fc92 	bl	8005e58 <vTaskSwitchContext>
 8005534:	f04f 0000 	mov.w	r0, #0
 8005538:	f380 8811 	msr	BASEPRI, r0
 800553c:	bc09      	pop	{r0, r3}
 800553e:	6819      	ldr	r1, [r3, #0]
 8005540:	6808      	ldr	r0, [r1, #0]
 8005542:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005546:	f01e 0f10 	tst.w	lr, #16
 800554a:	bf08      	it	eq
 800554c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005550:	f380 8809 	msr	PSP, r0
 8005554:	f3bf 8f6f 	isb	sy
 8005558:	4770      	bx	lr
 800555a:	bf00      	nop
 800555c:	f3af 8000 	nop.w

08005560 <pxCurrentTCBConst>:
 8005560:	200006b0 	.word	0x200006b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005564:	bf00      	nop
 8005566:	bf00      	nop

08005568 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b082      	sub	sp, #8
 800556c:	af00      	add	r7, sp, #0
	__asm volatile
 800556e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005572:	f383 8811 	msr	BASEPRI, r3
 8005576:	f3bf 8f6f 	isb	sy
 800557a:	f3bf 8f4f 	dsb	sy
 800557e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005580:	f000 fbb2 	bl	8005ce8 <xTaskIncrementTick>
 8005584:	4603      	mov	r3, r0
 8005586:	2b00      	cmp	r3, #0
 8005588:	d003      	beq.n	8005592 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800558a:	4b06      	ldr	r3, [pc, #24]	; (80055a4 <xPortSysTickHandler+0x3c>)
 800558c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005590:	601a      	str	r2, [r3, #0]
 8005592:	2300      	movs	r3, #0
 8005594:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800559c:	bf00      	nop
 800559e:	3708      	adds	r7, #8
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}
 80055a4:	e000ed04 	.word	0xe000ed04

080055a8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80055a8:	b480      	push	{r7}
 80055aa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80055ac:	4b0b      	ldr	r3, [pc, #44]	; (80055dc <vPortSetupTimerInterrupt+0x34>)
 80055ae:	2200      	movs	r2, #0
 80055b0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80055b2:	4b0b      	ldr	r3, [pc, #44]	; (80055e0 <vPortSetupTimerInterrupt+0x38>)
 80055b4:	2200      	movs	r2, #0
 80055b6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80055b8:	4a0a      	ldr	r2, [pc, #40]	; (80055e4 <vPortSetupTimerInterrupt+0x3c>)
 80055ba:	4b0b      	ldr	r3, [pc, #44]	; (80055e8 <vPortSetupTimerInterrupt+0x40>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	490b      	ldr	r1, [pc, #44]	; (80055ec <vPortSetupTimerInterrupt+0x44>)
 80055c0:	fba1 1303 	umull	r1, r3, r1, r3
 80055c4:	099b      	lsrs	r3, r3, #6
 80055c6:	3b01      	subs	r3, #1
 80055c8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80055ca:	4b04      	ldr	r3, [pc, #16]	; (80055dc <vPortSetupTimerInterrupt+0x34>)
 80055cc:	2207      	movs	r2, #7
 80055ce:	601a      	str	r2, [r3, #0]
}
 80055d0:	bf00      	nop
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr
 80055da:	bf00      	nop
 80055dc:	e000e010 	.word	0xe000e010
 80055e0:	e000e018 	.word	0xe000e018
 80055e4:	e000e014 	.word	0xe000e014
 80055e8:	20000010 	.word	0x20000010
 80055ec:	10624dd3 	.word	0x10624dd3

080055f0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80055f0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005600 <vPortEnableVFP+0x10>
 80055f4:	6801      	ldr	r1, [r0, #0]
 80055f6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80055fa:	6001      	str	r1, [r0, #0]
 80055fc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80055fe:	bf00      	nop
 8005600:	e000ed88 	.word	0xe000ed88

08005604 <_sbrk_r>:

// Use of vTaskSuspendAll() in _sbrk_r() is normally redundant, as newlib malloc family routines call
// __malloc_lock before calling _sbrk_r(). Note vTaskSuspendAll/xTaskResumeAll support nesting.

//! _sbrk_r version supporting reentrant newlib (depends upon above symbols defined by linker control file).
void * _sbrk_r(struct _reent *pReent, int incr) {
 8005604:	b580      	push	{r7, lr}
 8005606:	b084      	sub	sp, #16
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
 800560c:	6039      	str	r1, [r7, #0]
    #ifdef MALLOCS_INSIDE_ISRs // block interrupts during free-storage use
      UBaseType_t usis; // saved interrupt status
    #endif
    static char *currentHeapEnd = &__HeapBase;
    #ifdef STM_VERSION // Use STM CubeMX LD symbols for heap
      if(TotalHeapSize==0) {
 800560e:	4b24      	ldr	r3, [pc, #144]	; (80056a0 <_sbrk_r+0x9c>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d10e      	bne.n	8005634 <_sbrk_r+0x30>
        TotalHeapSize = heapBytesRemaining = (int)((&__HeapLimit)-(&__HeapBase))-ISR_STACK_LENGTH_BYTES;
 8005616:	4b23      	ldr	r3, [pc, #140]	; (80056a4 <_sbrk_r+0xa0>)
 8005618:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800561c:	4a22      	ldr	r2, [pc, #136]	; (80056a8 <_sbrk_r+0xa4>)
 800561e:	1a9b      	subs	r3, r3, r2
 8005620:	4a22      	ldr	r2, [pc, #136]	; (80056ac <_sbrk_r+0xa8>)
 8005622:	6013      	str	r3, [r2, #0]
 8005624:	4b1f      	ldr	r3, [pc, #124]	; (80056a4 <_sbrk_r+0xa0>)
 8005626:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800562a:	4a1f      	ldr	r2, [pc, #124]	; (80056a8 <_sbrk_r+0xa4>)
 800562c:	1a9b      	subs	r3, r3, r2
 800562e:	461a      	mov	r2, r3
 8005630:	4b1b      	ldr	r3, [pc, #108]	; (80056a0 <_sbrk_r+0x9c>)
 8005632:	601a      	str	r2, [r3, #0]
      };
    #endif
    char* limit = (xTaskGetSchedulerState()==taskSCHEDULER_NOT_STARTED) ?
 8005634:	f000 fd3c 	bl	80060b0 <xTaskGetSchedulerState>
 8005638:	4603      	mov	r3, r0
            stack_ptr   :  // Before scheduler is started, limit is stack pointer (risky!)
 800563a:	2b01      	cmp	r3, #1
 800563c:	d101      	bne.n	8005642 <_sbrk_r+0x3e>
 800563e:	466b      	mov	r3, sp
 8005640:	e000      	b.n	8005644 <_sbrk_r+0x40>
 8005642:	4b1b      	ldr	r3, [pc, #108]	; (80056b0 <_sbrk_r+0xac>)
    char* limit = (xTaskGetSchedulerState()==taskSCHEDULER_NOT_STARTED) ?
 8005644:	60fb      	str	r3, [r7, #12]
            &__HeapLimit-ISR_STACK_LENGTH_BYTES;  // Once running, OK to reuse all remaining RAM except ISR stack (MSP) stack
    DRN_ENTER_CRITICAL_SECTION(usis);
 8005646:	f000 faa5 	bl	8005b94 <vTaskSuspendAll>
    if (currentHeapEnd + incr > limit) {
 800564a:	4b1a      	ldr	r3, [pc, #104]	; (80056b4 <_sbrk_r+0xb0>)
 800564c:	681a      	ldr	r2, [r3, #0]
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	441a      	add	r2, r3
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	429a      	cmp	r2, r3
 8005656:	d907      	bls.n	8005668 <_sbrk_r+0x64>
            // If you want to alert debugger or halt...
            // WARNING: brkpt instruction may prevent watchdog operation...
            while(1) { __asm("bkpt #0"); }; // Stop in GUI as if at a breakpoint (if debugging, otherwise loop forever)
        #else
            // Default, if you prefer to believe your application will gracefully trap out-of-memory...
            pReent->_errno = ENOMEM; // newlib's thread-specific errno
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	220c      	movs	r2, #12
 800565c:	601a      	str	r2, [r3, #0]
            DRN_EXIT_CRITICAL_SECTION(usis);
 800565e:	f000 faa7 	bl	8005bb0 <xTaskResumeAll>
        #endif
        return (char *)-1; // the malloc-family routine that called sbrk will return 0
 8005662:	f04f 33ff 	mov.w	r3, #4294967295
 8005666:	e017      	b.n	8005698 <_sbrk_r+0x94>
    }
    // 'incr' of memory is available: update accounting and return it.
    char *previousHeapEnd = currentHeapEnd;
 8005668:	4b12      	ldr	r3, [pc, #72]	; (80056b4 <_sbrk_r+0xb0>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	60bb      	str	r3, [r7, #8]
    currentHeapEnd += incr;
 800566e:	4b11      	ldr	r3, [pc, #68]	; (80056b4 <_sbrk_r+0xb0>)
 8005670:	681a      	ldr	r2, [r3, #0]
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	4413      	add	r3, r2
 8005676:	4a0f      	ldr	r2, [pc, #60]	; (80056b4 <_sbrk_r+0xb0>)
 8005678:	6013      	str	r3, [r2, #0]
    heapBytesRemaining -= incr;
 800567a:	4b0c      	ldr	r3, [pc, #48]	; (80056ac <_sbrk_r+0xa8>)
 800567c:	681a      	ldr	r2, [r3, #0]
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	1ad3      	subs	r3, r2, r3
 8005682:	4a0a      	ldr	r2, [pc, #40]	; (80056ac <_sbrk_r+0xa8>)
 8005684:	6013      	str	r3, [r2, #0]
    #ifndef NDEBUG
        totalBytesProvidedBySBRK += incr;
 8005686:	4b0c      	ldr	r3, [pc, #48]	; (80056b8 <_sbrk_r+0xb4>)
 8005688:	681a      	ldr	r2, [r3, #0]
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	4413      	add	r3, r2
 800568e:	4a0a      	ldr	r2, [pc, #40]	; (80056b8 <_sbrk_r+0xb4>)
 8005690:	6013      	str	r3, [r2, #0]
    #endif
    DRN_EXIT_CRITICAL_SECTION(usis);
 8005692:	f000 fa8d 	bl	8005bb0 <xTaskResumeAll>
    return (char *) previousHeapEnd;
 8005696:	68bb      	ldr	r3, [r7, #8]
}
 8005698:	4618      	mov	r0, r3
 800569a:	3710      	adds	r7, #16
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}
 80056a0:	20000bc4 	.word	0x20000bc4
 80056a4:	20020000 	.word	0x20020000
 80056a8:	20001070 	.word	0x20001070
 80056ac:	200006a8 	.word	0x200006a8
 80056b0:	2001fc00 	.word	0x2001fc00
 80056b4:	2000000c 	.word	0x2000000c
 80056b8:	200006ac 	.word	0x200006ac

080056bc <__malloc_lock>:
char * _sbrk(int incr) { return sbrk(incr); };

#ifdef MALLOCS_INSIDE_ISRs // block interrupts during free-storage use
  static UBaseType_t malLock_uxSavedInterruptStatus;
#endif
void __malloc_lock(struct _reent *r)   {
 80056bc:	b580      	push	{r7, lr}
 80056be:	b086      	sub	sp, #24
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
	__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80056c4:	f3ef 8305 	mrs	r3, IPSR
 80056c8:	613b      	str	r3, [r7, #16]
	if( ulCurrentInterrupt == 0 )
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d102      	bne.n	80056d6 <__malloc_lock+0x1a>
		xReturn = pdFALSE;
 80056d0:	2300      	movs	r3, #0
 80056d2:	60fb      	str	r3, [r7, #12]
 80056d4:	e001      	b.n	80056da <__malloc_lock+0x1e>
		xReturn = pdTRUE;
 80056d6:	2301      	movs	r3, #1
 80056d8:	60fb      	str	r3, [r7, #12]
	return xReturn;
 80056da:	68fb      	ldr	r3, [r7, #12]
  (void)(r);
  #if defined(MALLOCS_INSIDE_ISRs)
    DRN_ENTER_CRITICAL_SECTION(malLock_uxSavedInterruptStatus);
  #else
    bool insideAnISR = xPortIsInsideInterrupt();
 80056dc:	2b00      	cmp	r3, #0
 80056de:	bf14      	ite	ne
 80056e0:	2301      	movne	r3, #1
 80056e2:	2300      	moveq	r3, #0
 80056e4:	75fb      	strb	r3, [r7, #23]
    configASSERT( !insideAnISR ); // Make damn sure no more mallocs inside ISRs!!
 80056e6:	7dfb      	ldrb	r3, [r7, #23]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d009      	beq.n	8005700 <__malloc_lock+0x44>
	__asm volatile
 80056ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056f0:	f383 8811 	msr	BASEPRI, r3
 80056f4:	f3bf 8f6f 	isb	sy
 80056f8:	f3bf 8f4f 	dsb	sy
 80056fc:	60bb      	str	r3, [r7, #8]
 80056fe:	e7fe      	b.n	80056fe <__malloc_lock+0x42>
  vTaskSuspendAll();
 8005700:	f000 fa48 	bl	8005b94 <vTaskSuspendAll>
  #endif
};
 8005704:	bf00      	nop
 8005706:	3718      	adds	r7, #24
 8005708:	46bd      	mov	sp, r7
 800570a:	bd80      	pop	{r7, pc}

0800570c <__malloc_unlock>:
void __malloc_unlock(struct _reent *r) {
 800570c:	b580      	push	{r7, lr}
 800570e:	b082      	sub	sp, #8
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
  (void)(r);
  #if defined(MALLOCS_INSIDE_ISRs)
    DRN_EXIT_CRITICAL_SECTION(malLock_uxSavedInterruptStatus);
  #else
  (void)xTaskResumeAll();
 8005714:	f000 fa4c 	bl	8005bb0 <xTaskResumeAll>
  #endif
};
 8005718:	bf00      	nop
 800571a:	3708      	adds	r7, #8
 800571c:	46bd      	mov	sp, r7
 800571e:	bd80      	pop	{r7, pc}

08005720 <pvPortMalloc>:

// ================================================================================================
// Implement FreeRTOS's memory API using newlib-provided malloc family.
// ================================================================================================

void *pvPortMalloc( size_t xSize ) PRIVILEGED_FUNCTION {
 8005720:	b580      	push	{r7, lr}
 8005722:	b084      	sub	sp, #16
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
    void *p = malloc(xSize);
 8005728:	6878      	ldr	r0, [r7, #4]
 800572a:	f003 fd41 	bl	80091b0 <malloc>
 800572e:	4603      	mov	r3, r0
 8005730:	60fb      	str	r3, [r7, #12]
    return p;
 8005732:	68fb      	ldr	r3, [r7, #12]
}
 8005734:	4618      	mov	r0, r3
 8005736:	3710      	adds	r7, #16
 8005738:	46bd      	mov	sp, r7
 800573a:	bd80      	pop	{r7, pc}

0800573c <vPortFree>:
void vPortFree( void *pv ) PRIVILEGED_FUNCTION {
 800573c:	b580      	push	{r7, lr}
 800573e:	b082      	sub	sp, #8
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
    free(pv);
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f003 fd3b 	bl	80091c0 <free>
};
 800574a:	bf00      	nop
 800574c:	3708      	adds	r7, #8
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}

08005752 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005752:	b580      	push	{r7, lr}
 8005754:	b08e      	sub	sp, #56	; 0x38
 8005756:	af04      	add	r7, sp, #16
 8005758:	60f8      	str	r0, [r7, #12]
 800575a:	60b9      	str	r1, [r7, #8]
 800575c:	607a      	str	r2, [r7, #4]
 800575e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005760:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005762:	2b00      	cmp	r3, #0
 8005764:	d109      	bne.n	800577a <xTaskCreateStatic+0x28>
 8005766:	f04f 0350 	mov.w	r3, #80	; 0x50
 800576a:	f383 8811 	msr	BASEPRI, r3
 800576e:	f3bf 8f6f 	isb	sy
 8005772:	f3bf 8f4f 	dsb	sy
 8005776:	623b      	str	r3, [r7, #32]
 8005778:	e7fe      	b.n	8005778 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800577a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800577c:	2b00      	cmp	r3, #0
 800577e:	d109      	bne.n	8005794 <xTaskCreateStatic+0x42>
 8005780:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005784:	f383 8811 	msr	BASEPRI, r3
 8005788:	f3bf 8f6f 	isb	sy
 800578c:	f3bf 8f4f 	dsb	sy
 8005790:	61fb      	str	r3, [r7, #28]
 8005792:	e7fe      	b.n	8005792 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005794:	2354      	movs	r3, #84	; 0x54
 8005796:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	2b54      	cmp	r3, #84	; 0x54
 800579c:	d009      	beq.n	80057b2 <xTaskCreateStatic+0x60>
 800579e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057a2:	f383 8811 	msr	BASEPRI, r3
 80057a6:	f3bf 8f6f 	isb	sy
 80057aa:	f3bf 8f4f 	dsb	sy
 80057ae:	61bb      	str	r3, [r7, #24]
 80057b0:	e7fe      	b.n	80057b0 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80057b2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80057b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d01e      	beq.n	80057f8 <xTaskCreateStatic+0xa6>
 80057ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d01b      	beq.n	80057f8 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80057c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057c2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80057c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80057c8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80057ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057cc:	2202      	movs	r2, #2
 80057ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80057d2:	2300      	movs	r3, #0
 80057d4:	9303      	str	r3, [sp, #12]
 80057d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057d8:	9302      	str	r3, [sp, #8]
 80057da:	f107 0314 	add.w	r3, r7, #20
 80057de:	9301      	str	r3, [sp, #4]
 80057e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057e2:	9300      	str	r3, [sp, #0]
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	687a      	ldr	r2, [r7, #4]
 80057e8:	68b9      	ldr	r1, [r7, #8]
 80057ea:	68f8      	ldr	r0, [r7, #12]
 80057ec:	f000 f850 	bl	8005890 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80057f0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80057f2:	f000 f8d3 	bl	800599c <prvAddNewTaskToReadyList>
 80057f6:	e001      	b.n	80057fc <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 80057f8:	2300      	movs	r3, #0
 80057fa:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80057fc:	697b      	ldr	r3, [r7, #20]
	}
 80057fe:	4618      	mov	r0, r3
 8005800:	3728      	adds	r7, #40	; 0x28
 8005802:	46bd      	mov	sp, r7
 8005804:	bd80      	pop	{r7, pc}

08005806 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005806:	b580      	push	{r7, lr}
 8005808:	b08c      	sub	sp, #48	; 0x30
 800580a:	af04      	add	r7, sp, #16
 800580c:	60f8      	str	r0, [r7, #12]
 800580e:	60b9      	str	r1, [r7, #8]
 8005810:	603b      	str	r3, [r7, #0]
 8005812:	4613      	mov	r3, r2
 8005814:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005816:	88fb      	ldrh	r3, [r7, #6]
 8005818:	009b      	lsls	r3, r3, #2
 800581a:	4618      	mov	r0, r3
 800581c:	f7ff ff80 	bl	8005720 <pvPortMalloc>
 8005820:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d00e      	beq.n	8005846 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005828:	2054      	movs	r0, #84	; 0x54
 800582a:	f7ff ff79 	bl	8005720 <pvPortMalloc>
 800582e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005830:	69fb      	ldr	r3, [r7, #28]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d003      	beq.n	800583e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005836:	69fb      	ldr	r3, [r7, #28]
 8005838:	697a      	ldr	r2, [r7, #20]
 800583a:	631a      	str	r2, [r3, #48]	; 0x30
 800583c:	e005      	b.n	800584a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800583e:	6978      	ldr	r0, [r7, #20]
 8005840:	f7ff ff7c 	bl	800573c <vPortFree>
 8005844:	e001      	b.n	800584a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005846:	2300      	movs	r3, #0
 8005848:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800584a:	69fb      	ldr	r3, [r7, #28]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d017      	beq.n	8005880 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005850:	69fb      	ldr	r3, [r7, #28]
 8005852:	2200      	movs	r2, #0
 8005854:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005858:	88fa      	ldrh	r2, [r7, #6]
 800585a:	2300      	movs	r3, #0
 800585c:	9303      	str	r3, [sp, #12]
 800585e:	69fb      	ldr	r3, [r7, #28]
 8005860:	9302      	str	r3, [sp, #8]
 8005862:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005864:	9301      	str	r3, [sp, #4]
 8005866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005868:	9300      	str	r3, [sp, #0]
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	68b9      	ldr	r1, [r7, #8]
 800586e:	68f8      	ldr	r0, [r7, #12]
 8005870:	f000 f80e 	bl	8005890 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005874:	69f8      	ldr	r0, [r7, #28]
 8005876:	f000 f891 	bl	800599c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800587a:	2301      	movs	r3, #1
 800587c:	61bb      	str	r3, [r7, #24]
 800587e:	e002      	b.n	8005886 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005880:	f04f 33ff 	mov.w	r3, #4294967295
 8005884:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005886:	69bb      	ldr	r3, [r7, #24]
	}
 8005888:	4618      	mov	r0, r3
 800588a:	3720      	adds	r7, #32
 800588c:	46bd      	mov	sp, r7
 800588e:	bd80      	pop	{r7, pc}

08005890 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b088      	sub	sp, #32
 8005894:	af00      	add	r7, sp, #0
 8005896:	60f8      	str	r0, [r7, #12]
 8005898:	60b9      	str	r1, [r7, #8]
 800589a:	607a      	str	r2, [r7, #4]
 800589c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800589e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80058a8:	3b01      	subs	r3, #1
 80058aa:	009b      	lsls	r3, r3, #2
 80058ac:	4413      	add	r3, r2
 80058ae:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80058b0:	69bb      	ldr	r3, [r7, #24]
 80058b2:	f023 0307 	bic.w	r3, r3, #7
 80058b6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80058b8:	69bb      	ldr	r3, [r7, #24]
 80058ba:	f003 0307 	and.w	r3, r3, #7
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d009      	beq.n	80058d6 <prvInitialiseNewTask+0x46>
 80058c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058c6:	f383 8811 	msr	BASEPRI, r3
 80058ca:	f3bf 8f6f 	isb	sy
 80058ce:	f3bf 8f4f 	dsb	sy
 80058d2:	617b      	str	r3, [r7, #20]
 80058d4:	e7fe      	b.n	80058d4 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d01f      	beq.n	800591c <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80058dc:	2300      	movs	r3, #0
 80058de:	61fb      	str	r3, [r7, #28]
 80058e0:	e012      	b.n	8005908 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80058e2:	68ba      	ldr	r2, [r7, #8]
 80058e4:	69fb      	ldr	r3, [r7, #28]
 80058e6:	4413      	add	r3, r2
 80058e8:	7819      	ldrb	r1, [r3, #0]
 80058ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80058ec:	69fb      	ldr	r3, [r7, #28]
 80058ee:	4413      	add	r3, r2
 80058f0:	3334      	adds	r3, #52	; 0x34
 80058f2:	460a      	mov	r2, r1
 80058f4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80058f6:	68ba      	ldr	r2, [r7, #8]
 80058f8:	69fb      	ldr	r3, [r7, #28]
 80058fa:	4413      	add	r3, r2
 80058fc:	781b      	ldrb	r3, [r3, #0]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d006      	beq.n	8005910 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005902:	69fb      	ldr	r3, [r7, #28]
 8005904:	3301      	adds	r3, #1
 8005906:	61fb      	str	r3, [r7, #28]
 8005908:	69fb      	ldr	r3, [r7, #28]
 800590a:	2b0f      	cmp	r3, #15
 800590c:	d9e9      	bls.n	80058e2 <prvInitialiseNewTask+0x52>
 800590e:	e000      	b.n	8005912 <prvInitialiseNewTask+0x82>
			{
				break;
 8005910:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005914:	2200      	movs	r2, #0
 8005916:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800591a:	e003      	b.n	8005924 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800591c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800591e:	2200      	movs	r2, #0
 8005920:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005926:	2b06      	cmp	r3, #6
 8005928:	d901      	bls.n	800592e <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800592a:	2306      	movs	r3, #6
 800592c:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800592e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005930:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005932:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005934:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005936:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005938:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800593a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800593c:	2200      	movs	r2, #0
 800593e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005942:	3304      	adds	r3, #4
 8005944:	4618      	mov	r0, r3
 8005946:	f7ff fbc4 	bl	80050d2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800594a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800594c:	3318      	adds	r3, #24
 800594e:	4618      	mov	r0, r3
 8005950:	f7ff fbbf 	bl	80050d2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005954:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005956:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005958:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800595a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800595c:	f1c3 0207 	rsb	r2, r3, #7
 8005960:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005962:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005966:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005968:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800596a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800596c:	2200      	movs	r2, #0
 800596e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005970:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005972:	2200      	movs	r2, #0
 8005974:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005978:	683a      	ldr	r2, [r7, #0]
 800597a:	68f9      	ldr	r1, [r7, #12]
 800597c:	69b8      	ldr	r0, [r7, #24]
 800597e:	f7ff fc3d 	bl	80051fc <pxPortInitialiseStack>
 8005982:	4602      	mov	r2, r0
 8005984:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005986:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005988:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800598a:	2b00      	cmp	r3, #0
 800598c:	d002      	beq.n	8005994 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800598e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005990:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005992:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005994:	bf00      	nop
 8005996:	3720      	adds	r7, #32
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}

0800599c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b082      	sub	sp, #8
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80059a4:	f7ff fd52 	bl	800544c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80059a8:	4b2a      	ldr	r3, [pc, #168]	; (8005a54 <prvAddNewTaskToReadyList+0xb8>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	3301      	adds	r3, #1
 80059ae:	4a29      	ldr	r2, [pc, #164]	; (8005a54 <prvAddNewTaskToReadyList+0xb8>)
 80059b0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80059b2:	4b29      	ldr	r3, [pc, #164]	; (8005a58 <prvAddNewTaskToReadyList+0xbc>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d109      	bne.n	80059ce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80059ba:	4a27      	ldr	r2, [pc, #156]	; (8005a58 <prvAddNewTaskToReadyList+0xbc>)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80059c0:	4b24      	ldr	r3, [pc, #144]	; (8005a54 <prvAddNewTaskToReadyList+0xb8>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	d110      	bne.n	80059ea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80059c8:	f000 fab8 	bl	8005f3c <prvInitialiseTaskLists>
 80059cc:	e00d      	b.n	80059ea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80059ce:	4b23      	ldr	r3, [pc, #140]	; (8005a5c <prvAddNewTaskToReadyList+0xc0>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d109      	bne.n	80059ea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80059d6:	4b20      	ldr	r3, [pc, #128]	; (8005a58 <prvAddNewTaskToReadyList+0xbc>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059e0:	429a      	cmp	r2, r3
 80059e2:	d802      	bhi.n	80059ea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80059e4:	4a1c      	ldr	r2, [pc, #112]	; (8005a58 <prvAddNewTaskToReadyList+0xbc>)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80059ea:	4b1d      	ldr	r3, [pc, #116]	; (8005a60 <prvAddNewTaskToReadyList+0xc4>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	3301      	adds	r3, #1
 80059f0:	4a1b      	ldr	r2, [pc, #108]	; (8005a60 <prvAddNewTaskToReadyList+0xc4>)
 80059f2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059f8:	2201      	movs	r2, #1
 80059fa:	409a      	lsls	r2, r3
 80059fc:	4b19      	ldr	r3, [pc, #100]	; (8005a64 <prvAddNewTaskToReadyList+0xc8>)
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4313      	orrs	r3, r2
 8005a02:	4a18      	ldr	r2, [pc, #96]	; (8005a64 <prvAddNewTaskToReadyList+0xc8>)
 8005a04:	6013      	str	r3, [r2, #0]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a0a:	4613      	mov	r3, r2
 8005a0c:	009b      	lsls	r3, r3, #2
 8005a0e:	4413      	add	r3, r2
 8005a10:	009b      	lsls	r3, r3, #2
 8005a12:	4a15      	ldr	r2, [pc, #84]	; (8005a68 <prvAddNewTaskToReadyList+0xcc>)
 8005a14:	441a      	add	r2, r3
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	3304      	adds	r3, #4
 8005a1a:	4619      	mov	r1, r3
 8005a1c:	4610      	mov	r0, r2
 8005a1e:	f7ff fb65 	bl	80050ec <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005a22:	f7ff fd41 	bl	80054a8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005a26:	4b0d      	ldr	r3, [pc, #52]	; (8005a5c <prvAddNewTaskToReadyList+0xc0>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d00e      	beq.n	8005a4c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005a2e:	4b0a      	ldr	r3, [pc, #40]	; (8005a58 <prvAddNewTaskToReadyList+0xbc>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a38:	429a      	cmp	r2, r3
 8005a3a:	d207      	bcs.n	8005a4c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005a3c:	4b0b      	ldr	r3, [pc, #44]	; (8005a6c <prvAddNewTaskToReadyList+0xd0>)
 8005a3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a42:	601a      	str	r2, [r3, #0]
 8005a44:	f3bf 8f4f 	dsb	sy
 8005a48:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005a4c:	bf00      	nop
 8005a4e:	3708      	adds	r7, #8
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bd80      	pop	{r7, pc}
 8005a54:	200007b0 	.word	0x200007b0
 8005a58:	200006b0 	.word	0x200006b0
 8005a5c:	200007bc 	.word	0x200007bc
 8005a60:	200007cc 	.word	0x200007cc
 8005a64:	200007b8 	.word	0x200007b8
 8005a68:	200006b4 	.word	0x200006b4
 8005a6c:	e000ed04 	.word	0xe000ed04

08005a70 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b084      	sub	sp, #16
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005a78:	2300      	movs	r3, #0
 8005a7a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d016      	beq.n	8005ab0 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005a82:	4b13      	ldr	r3, [pc, #76]	; (8005ad0 <vTaskDelay+0x60>)
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d009      	beq.n	8005a9e <vTaskDelay+0x2e>
 8005a8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a8e:	f383 8811 	msr	BASEPRI, r3
 8005a92:	f3bf 8f6f 	isb	sy
 8005a96:	f3bf 8f4f 	dsb	sy
 8005a9a:	60bb      	str	r3, [r7, #8]
 8005a9c:	e7fe      	b.n	8005a9c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8005a9e:	f000 f879 	bl	8005b94 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005aa2:	2100      	movs	r1, #0
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f000 fb21 	bl	80060ec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005aaa:	f000 f881 	bl	8005bb0 <xTaskResumeAll>
 8005aae:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d107      	bne.n	8005ac6 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8005ab6:	4b07      	ldr	r3, [pc, #28]	; (8005ad4 <vTaskDelay+0x64>)
 8005ab8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005abc:	601a      	str	r2, [r3, #0]
 8005abe:	f3bf 8f4f 	dsb	sy
 8005ac2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005ac6:	bf00      	nop
 8005ac8:	3710      	adds	r7, #16
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bd80      	pop	{r7, pc}
 8005ace:	bf00      	nop
 8005ad0:	200007d8 	.word	0x200007d8
 8005ad4:	e000ed04 	.word	0xe000ed04

08005ad8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b08a      	sub	sp, #40	; 0x28
 8005adc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005ade:	2300      	movs	r3, #0
 8005ae0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005ae6:	463a      	mov	r2, r7
 8005ae8:	1d39      	adds	r1, r7, #4
 8005aea:	f107 0308 	add.w	r3, r7, #8
 8005aee:	4618      	mov	r0, r3
 8005af0:	f000 fc4e 	bl	8006390 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005af4:	6839      	ldr	r1, [r7, #0]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	68ba      	ldr	r2, [r7, #8]
 8005afa:	9202      	str	r2, [sp, #8]
 8005afc:	9301      	str	r3, [sp, #4]
 8005afe:	2300      	movs	r3, #0
 8005b00:	9300      	str	r3, [sp, #0]
 8005b02:	2300      	movs	r3, #0
 8005b04:	460a      	mov	r2, r1
 8005b06:	491d      	ldr	r1, [pc, #116]	; (8005b7c <vTaskStartScheduler+0xa4>)
 8005b08:	481d      	ldr	r0, [pc, #116]	; (8005b80 <vTaskStartScheduler+0xa8>)
 8005b0a:	f7ff fe22 	bl	8005752 <xTaskCreateStatic>
 8005b0e:	4602      	mov	r2, r0
 8005b10:	4b1c      	ldr	r3, [pc, #112]	; (8005b84 <vTaskStartScheduler+0xac>)
 8005b12:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005b14:	4b1b      	ldr	r3, [pc, #108]	; (8005b84 <vTaskStartScheduler+0xac>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d002      	beq.n	8005b22 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	617b      	str	r3, [r7, #20]
 8005b20:	e001      	b.n	8005b26 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005b22:	2300      	movs	r3, #0
 8005b24:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005b26:	697b      	ldr	r3, [r7, #20]
 8005b28:	2b01      	cmp	r3, #1
 8005b2a:	d115      	bne.n	8005b58 <vTaskStartScheduler+0x80>
 8005b2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b30:	f383 8811 	msr	BASEPRI, r3
 8005b34:	f3bf 8f6f 	isb	sy
 8005b38:	f3bf 8f4f 	dsb	sy
 8005b3c:	613b      	str	r3, [r7, #16]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005b3e:	4b12      	ldr	r3, [pc, #72]	; (8005b88 <vTaskStartScheduler+0xb0>)
 8005b40:	f04f 32ff 	mov.w	r2, #4294967295
 8005b44:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005b46:	4b11      	ldr	r3, [pc, #68]	; (8005b8c <vTaskStartScheduler+0xb4>)
 8005b48:	2201      	movs	r2, #1
 8005b4a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005b4c:	4b10      	ldr	r3, [pc, #64]	; (8005b90 <vTaskStartScheduler+0xb8>)
 8005b4e:	2200      	movs	r2, #0
 8005b50:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005b52:	f7ff fbdd 	bl	8005310 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005b56:	e00d      	b.n	8005b74 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b5e:	d109      	bne.n	8005b74 <vTaskStartScheduler+0x9c>
 8005b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b64:	f383 8811 	msr	BASEPRI, r3
 8005b68:	f3bf 8f6f 	isb	sy
 8005b6c:	f3bf 8f4f 	dsb	sy
 8005b70:	60fb      	str	r3, [r7, #12]
 8005b72:	e7fe      	b.n	8005b72 <vTaskStartScheduler+0x9a>
}
 8005b74:	bf00      	nop
 8005b76:	3718      	adds	r7, #24
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bd80      	pop	{r7, pc}
 8005b7c:	0800d658 	.word	0x0800d658
 8005b80:	08005f0d 	.word	0x08005f0d
 8005b84:	200007d4 	.word	0x200007d4
 8005b88:	200007d0 	.word	0x200007d0
 8005b8c:	200007bc 	.word	0x200007bc
 8005b90:	200007b4 	.word	0x200007b4

08005b94 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005b94:	b480      	push	{r7}
 8005b96:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005b98:	4b04      	ldr	r3, [pc, #16]	; (8005bac <vTaskSuspendAll+0x18>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	3301      	adds	r3, #1
 8005b9e:	4a03      	ldr	r2, [pc, #12]	; (8005bac <vTaskSuspendAll+0x18>)
 8005ba0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005ba2:	bf00      	nop
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005baa:	4770      	bx	lr
 8005bac:	200007d8 	.word	0x200007d8

08005bb0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b084      	sub	sp, #16
 8005bb4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005bbe:	4b41      	ldr	r3, [pc, #260]	; (8005cc4 <xTaskResumeAll+0x114>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d109      	bne.n	8005bda <xTaskResumeAll+0x2a>
 8005bc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bca:	f383 8811 	msr	BASEPRI, r3
 8005bce:	f3bf 8f6f 	isb	sy
 8005bd2:	f3bf 8f4f 	dsb	sy
 8005bd6:	603b      	str	r3, [r7, #0]
 8005bd8:	e7fe      	b.n	8005bd8 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005bda:	f7ff fc37 	bl	800544c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005bde:	4b39      	ldr	r3, [pc, #228]	; (8005cc4 <xTaskResumeAll+0x114>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	3b01      	subs	r3, #1
 8005be4:	4a37      	ldr	r2, [pc, #220]	; (8005cc4 <xTaskResumeAll+0x114>)
 8005be6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005be8:	4b36      	ldr	r3, [pc, #216]	; (8005cc4 <xTaskResumeAll+0x114>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d161      	bne.n	8005cb4 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005bf0:	4b35      	ldr	r3, [pc, #212]	; (8005cc8 <xTaskResumeAll+0x118>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d05d      	beq.n	8005cb4 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005bf8:	e02e      	b.n	8005c58 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005bfa:	4b34      	ldr	r3, [pc, #208]	; (8005ccc <xTaskResumeAll+0x11c>)
 8005bfc:	68db      	ldr	r3, [r3, #12]
 8005bfe:	68db      	ldr	r3, [r3, #12]
 8005c00:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	3318      	adds	r3, #24
 8005c06:	4618      	mov	r0, r3
 8005c08:	f7ff facd 	bl	80051a6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	3304      	adds	r3, #4
 8005c10:	4618      	mov	r0, r3
 8005c12:	f7ff fac8 	bl	80051a6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	409a      	lsls	r2, r3
 8005c1e:	4b2c      	ldr	r3, [pc, #176]	; (8005cd0 <xTaskResumeAll+0x120>)
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	4313      	orrs	r3, r2
 8005c24:	4a2a      	ldr	r2, [pc, #168]	; (8005cd0 <xTaskResumeAll+0x120>)
 8005c26:	6013      	str	r3, [r2, #0]
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c2c:	4613      	mov	r3, r2
 8005c2e:	009b      	lsls	r3, r3, #2
 8005c30:	4413      	add	r3, r2
 8005c32:	009b      	lsls	r3, r3, #2
 8005c34:	4a27      	ldr	r2, [pc, #156]	; (8005cd4 <xTaskResumeAll+0x124>)
 8005c36:	441a      	add	r2, r3
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	3304      	adds	r3, #4
 8005c3c:	4619      	mov	r1, r3
 8005c3e:	4610      	mov	r0, r2
 8005c40:	f7ff fa54 	bl	80050ec <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c48:	4b23      	ldr	r3, [pc, #140]	; (8005cd8 <xTaskResumeAll+0x128>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c4e:	429a      	cmp	r2, r3
 8005c50:	d302      	bcc.n	8005c58 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8005c52:	4b22      	ldr	r3, [pc, #136]	; (8005cdc <xTaskResumeAll+0x12c>)
 8005c54:	2201      	movs	r2, #1
 8005c56:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005c58:	4b1c      	ldr	r3, [pc, #112]	; (8005ccc <xTaskResumeAll+0x11c>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d1cc      	bne.n	8005bfa <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d001      	beq.n	8005c6a <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005c66:	f000 fa03 	bl	8006070 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005c6a:	4b1d      	ldr	r3, [pc, #116]	; (8005ce0 <xTaskResumeAll+0x130>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d010      	beq.n	8005c98 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005c76:	f000 f837 	bl	8005ce8 <xTaskIncrementTick>
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d002      	beq.n	8005c86 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8005c80:	4b16      	ldr	r3, [pc, #88]	; (8005cdc <xTaskResumeAll+0x12c>)
 8005c82:	2201      	movs	r2, #1
 8005c84:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	3b01      	subs	r3, #1
 8005c8a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d1f1      	bne.n	8005c76 <xTaskResumeAll+0xc6>

						xPendedTicks = 0;
 8005c92:	4b13      	ldr	r3, [pc, #76]	; (8005ce0 <xTaskResumeAll+0x130>)
 8005c94:	2200      	movs	r2, #0
 8005c96:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005c98:	4b10      	ldr	r3, [pc, #64]	; (8005cdc <xTaskResumeAll+0x12c>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d009      	beq.n	8005cb4 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005ca4:	4b0f      	ldr	r3, [pc, #60]	; (8005ce4 <xTaskResumeAll+0x134>)
 8005ca6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005caa:	601a      	str	r2, [r3, #0]
 8005cac:	f3bf 8f4f 	dsb	sy
 8005cb0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005cb4:	f7ff fbf8 	bl	80054a8 <vPortExitCritical>

	return xAlreadyYielded;
 8005cb8:	68bb      	ldr	r3, [r7, #8]
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	3710      	adds	r7, #16
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}
 8005cc2:	bf00      	nop
 8005cc4:	200007d8 	.word	0x200007d8
 8005cc8:	200007b0 	.word	0x200007b0
 8005ccc:	20000770 	.word	0x20000770
 8005cd0:	200007b8 	.word	0x200007b8
 8005cd4:	200006b4 	.word	0x200006b4
 8005cd8:	200006b0 	.word	0x200006b0
 8005cdc:	200007c4 	.word	0x200007c4
 8005ce0:	200007c0 	.word	0x200007c0
 8005ce4:	e000ed04 	.word	0xe000ed04

08005ce8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b086      	sub	sp, #24
 8005cec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005cf2:	4b4e      	ldr	r3, [pc, #312]	; (8005e2c <xTaskIncrementTick+0x144>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	f040 808d 	bne.w	8005e16 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005cfc:	4b4c      	ldr	r3, [pc, #304]	; (8005e30 <xTaskIncrementTick+0x148>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	3301      	adds	r3, #1
 8005d02:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005d04:	4a4a      	ldr	r2, [pc, #296]	; (8005e30 <xTaskIncrementTick+0x148>)
 8005d06:	693b      	ldr	r3, [r7, #16]
 8005d08:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d11f      	bne.n	8005d50 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8005d10:	4b48      	ldr	r3, [pc, #288]	; (8005e34 <xTaskIncrementTick+0x14c>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d009      	beq.n	8005d2e <xTaskIncrementTick+0x46>
 8005d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d1e:	f383 8811 	msr	BASEPRI, r3
 8005d22:	f3bf 8f6f 	isb	sy
 8005d26:	f3bf 8f4f 	dsb	sy
 8005d2a:	603b      	str	r3, [r7, #0]
 8005d2c:	e7fe      	b.n	8005d2c <xTaskIncrementTick+0x44>
 8005d2e:	4b41      	ldr	r3, [pc, #260]	; (8005e34 <xTaskIncrementTick+0x14c>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	60fb      	str	r3, [r7, #12]
 8005d34:	4b40      	ldr	r3, [pc, #256]	; (8005e38 <xTaskIncrementTick+0x150>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a3e      	ldr	r2, [pc, #248]	; (8005e34 <xTaskIncrementTick+0x14c>)
 8005d3a:	6013      	str	r3, [r2, #0]
 8005d3c:	4a3e      	ldr	r2, [pc, #248]	; (8005e38 <xTaskIncrementTick+0x150>)
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	6013      	str	r3, [r2, #0]
 8005d42:	4b3e      	ldr	r3, [pc, #248]	; (8005e3c <xTaskIncrementTick+0x154>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	3301      	adds	r3, #1
 8005d48:	4a3c      	ldr	r2, [pc, #240]	; (8005e3c <xTaskIncrementTick+0x154>)
 8005d4a:	6013      	str	r3, [r2, #0]
 8005d4c:	f000 f990 	bl	8006070 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005d50:	4b3b      	ldr	r3, [pc, #236]	; (8005e40 <xTaskIncrementTick+0x158>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	693a      	ldr	r2, [r7, #16]
 8005d56:	429a      	cmp	r2, r3
 8005d58:	d348      	bcc.n	8005dec <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005d5a:	4b36      	ldr	r3, [pc, #216]	; (8005e34 <xTaskIncrementTick+0x14c>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d104      	bne.n	8005d6e <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d64:	4b36      	ldr	r3, [pc, #216]	; (8005e40 <xTaskIncrementTick+0x158>)
 8005d66:	f04f 32ff 	mov.w	r2, #4294967295
 8005d6a:	601a      	str	r2, [r3, #0]
					break;
 8005d6c:	e03e      	b.n	8005dec <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d6e:	4b31      	ldr	r3, [pc, #196]	; (8005e34 <xTaskIncrementTick+0x14c>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	68db      	ldr	r3, [r3, #12]
 8005d74:	68db      	ldr	r3, [r3, #12]
 8005d76:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005d78:	68bb      	ldr	r3, [r7, #8]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005d7e:	693a      	ldr	r2, [r7, #16]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d203      	bcs.n	8005d8e <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005d86:	4a2e      	ldr	r2, [pc, #184]	; (8005e40 <xTaskIncrementTick+0x158>)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005d8c:	e02e      	b.n	8005dec <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	3304      	adds	r3, #4
 8005d92:	4618      	mov	r0, r3
 8005d94:	f7ff fa07 	bl	80051a6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d004      	beq.n	8005daa <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	3318      	adds	r3, #24
 8005da4:	4618      	mov	r0, r3
 8005da6:	f7ff f9fe 	bl	80051a6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dae:	2201      	movs	r2, #1
 8005db0:	409a      	lsls	r2, r3
 8005db2:	4b24      	ldr	r3, [pc, #144]	; (8005e44 <xTaskIncrementTick+0x15c>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	4313      	orrs	r3, r2
 8005db8:	4a22      	ldr	r2, [pc, #136]	; (8005e44 <xTaskIncrementTick+0x15c>)
 8005dba:	6013      	str	r3, [r2, #0]
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dc0:	4613      	mov	r3, r2
 8005dc2:	009b      	lsls	r3, r3, #2
 8005dc4:	4413      	add	r3, r2
 8005dc6:	009b      	lsls	r3, r3, #2
 8005dc8:	4a1f      	ldr	r2, [pc, #124]	; (8005e48 <xTaskIncrementTick+0x160>)
 8005dca:	441a      	add	r2, r3
 8005dcc:	68bb      	ldr	r3, [r7, #8]
 8005dce:	3304      	adds	r3, #4
 8005dd0:	4619      	mov	r1, r3
 8005dd2:	4610      	mov	r0, r2
 8005dd4:	f7ff f98a 	bl	80050ec <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005dd8:	68bb      	ldr	r3, [r7, #8]
 8005dda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ddc:	4b1b      	ldr	r3, [pc, #108]	; (8005e4c <xTaskIncrementTick+0x164>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005de2:	429a      	cmp	r2, r3
 8005de4:	d3b9      	bcc.n	8005d5a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8005de6:	2301      	movs	r3, #1
 8005de8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005dea:	e7b6      	b.n	8005d5a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005dec:	4b17      	ldr	r3, [pc, #92]	; (8005e4c <xTaskIncrementTick+0x164>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005df2:	4915      	ldr	r1, [pc, #84]	; (8005e48 <xTaskIncrementTick+0x160>)
 8005df4:	4613      	mov	r3, r2
 8005df6:	009b      	lsls	r3, r3, #2
 8005df8:	4413      	add	r3, r2
 8005dfa:	009b      	lsls	r3, r3, #2
 8005dfc:	440b      	add	r3, r1
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	2b01      	cmp	r3, #1
 8005e02:	d901      	bls.n	8005e08 <xTaskIncrementTick+0x120>
			{
				xSwitchRequired = pdTRUE;
 8005e04:	2301      	movs	r3, #1
 8005e06:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005e08:	4b11      	ldr	r3, [pc, #68]	; (8005e50 <xTaskIncrementTick+0x168>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d007      	beq.n	8005e20 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8005e10:	2301      	movs	r3, #1
 8005e12:	617b      	str	r3, [r7, #20]
 8005e14:	e004      	b.n	8005e20 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005e16:	4b0f      	ldr	r3, [pc, #60]	; (8005e54 <xTaskIncrementTick+0x16c>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	3301      	adds	r3, #1
 8005e1c:	4a0d      	ldr	r2, [pc, #52]	; (8005e54 <xTaskIncrementTick+0x16c>)
 8005e1e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005e20:	697b      	ldr	r3, [r7, #20]
}
 8005e22:	4618      	mov	r0, r3
 8005e24:	3718      	adds	r7, #24
 8005e26:	46bd      	mov	sp, r7
 8005e28:	bd80      	pop	{r7, pc}
 8005e2a:	bf00      	nop
 8005e2c:	200007d8 	.word	0x200007d8
 8005e30:	200007b4 	.word	0x200007b4
 8005e34:	20000768 	.word	0x20000768
 8005e38:	2000076c 	.word	0x2000076c
 8005e3c:	200007c8 	.word	0x200007c8
 8005e40:	200007d0 	.word	0x200007d0
 8005e44:	200007b8 	.word	0x200007b8
 8005e48:	200006b4 	.word	0x200006b4
 8005e4c:	200006b0 	.word	0x200006b0
 8005e50:	200007c4 	.word	0x200007c4
 8005e54:	200007c0 	.word	0x200007c0

08005e58 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b087      	sub	sp, #28
 8005e5c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005e5e:	4b26      	ldr	r3, [pc, #152]	; (8005ef8 <vTaskSwitchContext+0xa0>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d003      	beq.n	8005e6e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005e66:	4b25      	ldr	r3, [pc, #148]	; (8005efc <vTaskSwitchContext+0xa4>)
 8005e68:	2201      	movs	r2, #1
 8005e6a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005e6c:	e03e      	b.n	8005eec <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8005e6e:	4b23      	ldr	r3, [pc, #140]	; (8005efc <vTaskSwitchContext+0xa4>)
 8005e70:	2200      	movs	r2, #0
 8005e72:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e74:	4b22      	ldr	r3, [pc, #136]	; (8005f00 <vTaskSwitchContext+0xa8>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	fab3 f383 	clz	r3, r3
 8005e80:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005e82:	7afb      	ldrb	r3, [r7, #11]
 8005e84:	f1c3 031f 	rsb	r3, r3, #31
 8005e88:	617b      	str	r3, [r7, #20]
 8005e8a:	491e      	ldr	r1, [pc, #120]	; (8005f04 <vTaskSwitchContext+0xac>)
 8005e8c:	697a      	ldr	r2, [r7, #20]
 8005e8e:	4613      	mov	r3, r2
 8005e90:	009b      	lsls	r3, r3, #2
 8005e92:	4413      	add	r3, r2
 8005e94:	009b      	lsls	r3, r3, #2
 8005e96:	440b      	add	r3, r1
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d109      	bne.n	8005eb2 <vTaskSwitchContext+0x5a>
	__asm volatile
 8005e9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ea2:	f383 8811 	msr	BASEPRI, r3
 8005ea6:	f3bf 8f6f 	isb	sy
 8005eaa:	f3bf 8f4f 	dsb	sy
 8005eae:	607b      	str	r3, [r7, #4]
 8005eb0:	e7fe      	b.n	8005eb0 <vTaskSwitchContext+0x58>
 8005eb2:	697a      	ldr	r2, [r7, #20]
 8005eb4:	4613      	mov	r3, r2
 8005eb6:	009b      	lsls	r3, r3, #2
 8005eb8:	4413      	add	r3, r2
 8005eba:	009b      	lsls	r3, r3, #2
 8005ebc:	4a11      	ldr	r2, [pc, #68]	; (8005f04 <vTaskSwitchContext+0xac>)
 8005ebe:	4413      	add	r3, r2
 8005ec0:	613b      	str	r3, [r7, #16]
 8005ec2:	693b      	ldr	r3, [r7, #16]
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	685a      	ldr	r2, [r3, #4]
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	605a      	str	r2, [r3, #4]
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	685a      	ldr	r2, [r3, #4]
 8005ed0:	693b      	ldr	r3, [r7, #16]
 8005ed2:	3308      	adds	r3, #8
 8005ed4:	429a      	cmp	r2, r3
 8005ed6:	d104      	bne.n	8005ee2 <vTaskSwitchContext+0x8a>
 8005ed8:	693b      	ldr	r3, [r7, #16]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	685a      	ldr	r2, [r3, #4]
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	605a      	str	r2, [r3, #4]
 8005ee2:	693b      	ldr	r3, [r7, #16]
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	68db      	ldr	r3, [r3, #12]
 8005ee8:	4a07      	ldr	r2, [pc, #28]	; (8005f08 <vTaskSwitchContext+0xb0>)
 8005eea:	6013      	str	r3, [r2, #0]
}
 8005eec:	bf00      	nop
 8005eee:	371c      	adds	r7, #28
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef6:	4770      	bx	lr
 8005ef8:	200007d8 	.word	0x200007d8
 8005efc:	200007c4 	.word	0x200007c4
 8005f00:	200007b8 	.word	0x200007b8
 8005f04:	200006b4 	.word	0x200006b4
 8005f08:	200006b0 	.word	0x200006b0

08005f0c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b082      	sub	sp, #8
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005f14:	f000 f852 	bl	8005fbc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005f18:	4b06      	ldr	r3, [pc, #24]	; (8005f34 <prvIdleTask+0x28>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	2b01      	cmp	r3, #1
 8005f1e:	d9f9      	bls.n	8005f14 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005f20:	4b05      	ldr	r3, [pc, #20]	; (8005f38 <prvIdleTask+0x2c>)
 8005f22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f26:	601a      	str	r2, [r3, #0]
 8005f28:	f3bf 8f4f 	dsb	sy
 8005f2c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005f30:	e7f0      	b.n	8005f14 <prvIdleTask+0x8>
 8005f32:	bf00      	nop
 8005f34:	200006b4 	.word	0x200006b4
 8005f38:	e000ed04 	.word	0xe000ed04

08005f3c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b082      	sub	sp, #8
 8005f40:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005f42:	2300      	movs	r3, #0
 8005f44:	607b      	str	r3, [r7, #4]
 8005f46:	e00c      	b.n	8005f62 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005f48:	687a      	ldr	r2, [r7, #4]
 8005f4a:	4613      	mov	r3, r2
 8005f4c:	009b      	lsls	r3, r3, #2
 8005f4e:	4413      	add	r3, r2
 8005f50:	009b      	lsls	r3, r3, #2
 8005f52:	4a12      	ldr	r2, [pc, #72]	; (8005f9c <prvInitialiseTaskLists+0x60>)
 8005f54:	4413      	add	r3, r2
 8005f56:	4618      	mov	r0, r3
 8005f58:	f7ff f89b 	bl	8005092 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	3301      	adds	r3, #1
 8005f60:	607b      	str	r3, [r7, #4]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2b06      	cmp	r3, #6
 8005f66:	d9ef      	bls.n	8005f48 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005f68:	480d      	ldr	r0, [pc, #52]	; (8005fa0 <prvInitialiseTaskLists+0x64>)
 8005f6a:	f7ff f892 	bl	8005092 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005f6e:	480d      	ldr	r0, [pc, #52]	; (8005fa4 <prvInitialiseTaskLists+0x68>)
 8005f70:	f7ff f88f 	bl	8005092 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005f74:	480c      	ldr	r0, [pc, #48]	; (8005fa8 <prvInitialiseTaskLists+0x6c>)
 8005f76:	f7ff f88c 	bl	8005092 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005f7a:	480c      	ldr	r0, [pc, #48]	; (8005fac <prvInitialiseTaskLists+0x70>)
 8005f7c:	f7ff f889 	bl	8005092 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005f80:	480b      	ldr	r0, [pc, #44]	; (8005fb0 <prvInitialiseTaskLists+0x74>)
 8005f82:	f7ff f886 	bl	8005092 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005f86:	4b0b      	ldr	r3, [pc, #44]	; (8005fb4 <prvInitialiseTaskLists+0x78>)
 8005f88:	4a05      	ldr	r2, [pc, #20]	; (8005fa0 <prvInitialiseTaskLists+0x64>)
 8005f8a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005f8c:	4b0a      	ldr	r3, [pc, #40]	; (8005fb8 <prvInitialiseTaskLists+0x7c>)
 8005f8e:	4a05      	ldr	r2, [pc, #20]	; (8005fa4 <prvInitialiseTaskLists+0x68>)
 8005f90:	601a      	str	r2, [r3, #0]
}
 8005f92:	bf00      	nop
 8005f94:	3708      	adds	r7, #8
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bd80      	pop	{r7, pc}
 8005f9a:	bf00      	nop
 8005f9c:	200006b4 	.word	0x200006b4
 8005fa0:	20000740 	.word	0x20000740
 8005fa4:	20000754 	.word	0x20000754
 8005fa8:	20000770 	.word	0x20000770
 8005fac:	20000784 	.word	0x20000784
 8005fb0:	2000079c 	.word	0x2000079c
 8005fb4:	20000768 	.word	0x20000768
 8005fb8:	2000076c 	.word	0x2000076c

08005fbc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b082      	sub	sp, #8
 8005fc0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005fc2:	e019      	b.n	8005ff8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005fc4:	f7ff fa42 	bl	800544c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fc8:	4b0f      	ldr	r3, [pc, #60]	; (8006008 <prvCheckTasksWaitingTermination+0x4c>)
 8005fca:	68db      	ldr	r3, [r3, #12]
 8005fcc:	68db      	ldr	r3, [r3, #12]
 8005fce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	3304      	adds	r3, #4
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	f7ff f8e6 	bl	80051a6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005fda:	4b0c      	ldr	r3, [pc, #48]	; (800600c <prvCheckTasksWaitingTermination+0x50>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	3b01      	subs	r3, #1
 8005fe0:	4a0a      	ldr	r2, [pc, #40]	; (800600c <prvCheckTasksWaitingTermination+0x50>)
 8005fe2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005fe4:	4b0a      	ldr	r3, [pc, #40]	; (8006010 <prvCheckTasksWaitingTermination+0x54>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	3b01      	subs	r3, #1
 8005fea:	4a09      	ldr	r2, [pc, #36]	; (8006010 <prvCheckTasksWaitingTermination+0x54>)
 8005fec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005fee:	f7ff fa5b 	bl	80054a8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f000 f80e 	bl	8006014 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005ff8:	4b05      	ldr	r3, [pc, #20]	; (8006010 <prvCheckTasksWaitingTermination+0x54>)
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d1e1      	bne.n	8005fc4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006000:	bf00      	nop
 8006002:	3708      	adds	r7, #8
 8006004:	46bd      	mov	sp, r7
 8006006:	bd80      	pop	{r7, pc}
 8006008:	20000784 	.word	0x20000784
 800600c:	200007b0 	.word	0x200007b0
 8006010:	20000798 	.word	0x20000798

08006014 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006014:	b580      	push	{r7, lr}
 8006016:	b084      	sub	sp, #16
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006022:	2b00      	cmp	r3, #0
 8006024:	d108      	bne.n	8006038 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800602a:	4618      	mov	r0, r3
 800602c:	f7ff fb86 	bl	800573c <vPortFree>
				vPortFree( pxTCB );
 8006030:	6878      	ldr	r0, [r7, #4]
 8006032:	f7ff fb83 	bl	800573c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006036:	e017      	b.n	8006068 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800603e:	2b01      	cmp	r3, #1
 8006040:	d103      	bne.n	800604a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006042:	6878      	ldr	r0, [r7, #4]
 8006044:	f7ff fb7a 	bl	800573c <vPortFree>
	}
 8006048:	e00e      	b.n	8006068 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006050:	2b02      	cmp	r3, #2
 8006052:	d009      	beq.n	8006068 <prvDeleteTCB+0x54>
 8006054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006058:	f383 8811 	msr	BASEPRI, r3
 800605c:	f3bf 8f6f 	isb	sy
 8006060:	f3bf 8f4f 	dsb	sy
 8006064:	60fb      	str	r3, [r7, #12]
 8006066:	e7fe      	b.n	8006066 <prvDeleteTCB+0x52>
	}
 8006068:	bf00      	nop
 800606a:	3710      	adds	r7, #16
 800606c:	46bd      	mov	sp, r7
 800606e:	bd80      	pop	{r7, pc}

08006070 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006070:	b480      	push	{r7}
 8006072:	b083      	sub	sp, #12
 8006074:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006076:	4b0c      	ldr	r3, [pc, #48]	; (80060a8 <prvResetNextTaskUnblockTime+0x38>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d104      	bne.n	800608a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006080:	4b0a      	ldr	r3, [pc, #40]	; (80060ac <prvResetNextTaskUnblockTime+0x3c>)
 8006082:	f04f 32ff 	mov.w	r2, #4294967295
 8006086:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006088:	e008      	b.n	800609c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800608a:	4b07      	ldr	r3, [pc, #28]	; (80060a8 <prvResetNextTaskUnblockTime+0x38>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	68db      	ldr	r3, [r3, #12]
 8006090:	68db      	ldr	r3, [r3, #12]
 8006092:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	685b      	ldr	r3, [r3, #4]
 8006098:	4a04      	ldr	r2, [pc, #16]	; (80060ac <prvResetNextTaskUnblockTime+0x3c>)
 800609a:	6013      	str	r3, [r2, #0]
}
 800609c:	bf00      	nop
 800609e:	370c      	adds	r7, #12
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr
 80060a8:	20000768 	.word	0x20000768
 80060ac:	200007d0 	.word	0x200007d0

080060b0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80060b0:	b480      	push	{r7}
 80060b2:	b083      	sub	sp, #12
 80060b4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80060b6:	4b0b      	ldr	r3, [pc, #44]	; (80060e4 <xTaskGetSchedulerState+0x34>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d102      	bne.n	80060c4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80060be:	2301      	movs	r3, #1
 80060c0:	607b      	str	r3, [r7, #4]
 80060c2:	e008      	b.n	80060d6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80060c4:	4b08      	ldr	r3, [pc, #32]	; (80060e8 <xTaskGetSchedulerState+0x38>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d102      	bne.n	80060d2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80060cc:	2302      	movs	r3, #2
 80060ce:	607b      	str	r3, [r7, #4]
 80060d0:	e001      	b.n	80060d6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80060d2:	2300      	movs	r3, #0
 80060d4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80060d6:	687b      	ldr	r3, [r7, #4]
	}
 80060d8:	4618      	mov	r0, r3
 80060da:	370c      	adds	r7, #12
 80060dc:	46bd      	mov	sp, r7
 80060de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e2:	4770      	bx	lr
 80060e4:	200007bc 	.word	0x200007bc
 80060e8:	200007d8 	.word	0x200007d8

080060ec <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b084      	sub	sp, #16
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
 80060f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80060f6:	4b29      	ldr	r3, [pc, #164]	; (800619c <prvAddCurrentTaskToDelayedList+0xb0>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80060fc:	4b28      	ldr	r3, [pc, #160]	; (80061a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	3304      	adds	r3, #4
 8006102:	4618      	mov	r0, r3
 8006104:	f7ff f84f 	bl	80051a6 <uxListRemove>
 8006108:	4603      	mov	r3, r0
 800610a:	2b00      	cmp	r3, #0
 800610c:	d10b      	bne.n	8006126 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800610e:	4b24      	ldr	r3, [pc, #144]	; (80061a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006114:	2201      	movs	r2, #1
 8006116:	fa02 f303 	lsl.w	r3, r2, r3
 800611a:	43da      	mvns	r2, r3
 800611c:	4b21      	ldr	r3, [pc, #132]	; (80061a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4013      	ands	r3, r2
 8006122:	4a20      	ldr	r2, [pc, #128]	; (80061a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006124:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800612c:	d10a      	bne.n	8006144 <prvAddCurrentTaskToDelayedList+0x58>
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d007      	beq.n	8006144 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006134:	4b1a      	ldr	r3, [pc, #104]	; (80061a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	3304      	adds	r3, #4
 800613a:	4619      	mov	r1, r3
 800613c:	481a      	ldr	r0, [pc, #104]	; (80061a8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800613e:	f7fe ffd5 	bl	80050ec <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006142:	e026      	b.n	8006192 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006144:	68fa      	ldr	r2, [r7, #12]
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	4413      	add	r3, r2
 800614a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800614c:	4b14      	ldr	r3, [pc, #80]	; (80061a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	68ba      	ldr	r2, [r7, #8]
 8006152:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006154:	68ba      	ldr	r2, [r7, #8]
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	429a      	cmp	r2, r3
 800615a:	d209      	bcs.n	8006170 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800615c:	4b13      	ldr	r3, [pc, #76]	; (80061ac <prvAddCurrentTaskToDelayedList+0xc0>)
 800615e:	681a      	ldr	r2, [r3, #0]
 8006160:	4b0f      	ldr	r3, [pc, #60]	; (80061a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	3304      	adds	r3, #4
 8006166:	4619      	mov	r1, r3
 8006168:	4610      	mov	r0, r2
 800616a:	f7fe ffe3 	bl	8005134 <vListInsert>
}
 800616e:	e010      	b.n	8006192 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006170:	4b0f      	ldr	r3, [pc, #60]	; (80061b0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006172:	681a      	ldr	r2, [r3, #0]
 8006174:	4b0a      	ldr	r3, [pc, #40]	; (80061a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	3304      	adds	r3, #4
 800617a:	4619      	mov	r1, r3
 800617c:	4610      	mov	r0, r2
 800617e:	f7fe ffd9 	bl	8005134 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006182:	4b0c      	ldr	r3, [pc, #48]	; (80061b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	68ba      	ldr	r2, [r7, #8]
 8006188:	429a      	cmp	r2, r3
 800618a:	d202      	bcs.n	8006192 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800618c:	4a09      	ldr	r2, [pc, #36]	; (80061b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	6013      	str	r3, [r2, #0]
}
 8006192:	bf00      	nop
 8006194:	3710      	adds	r7, #16
 8006196:	46bd      	mov	sp, r7
 8006198:	bd80      	pop	{r7, pc}
 800619a:	bf00      	nop
 800619c:	200007b4 	.word	0x200007b4
 80061a0:	200006b0 	.word	0x200006b0
 80061a4:	200007b8 	.word	0x200007b8
 80061a8:	2000079c 	.word	0x2000079c
 80061ac:	2000076c 	.word	0x2000076c
 80061b0:	20000768 	.word	0x20000768
 80061b4:	200007d0 	.word	0x200007d0

080061b8 <CircularBuffer_init>:
 * @brief Initializes a circular buffer object using the provided memory space.
 * @param bufferObject The buffer object handler.
 * @param bufferMemory The memory sppace for the buffer.
 * @param length_2N Size of the buffer memory, i.e. 8 indicates 2^8=256 bytes.
 */
void CircularBuffer_init(CircularBufferObject_t * const bufferObject, uint8_t * const bufferMemory, const uint8_t length_2N) {
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b084      	sub	sp, #16
 80061bc:	af00      	add	r7, sp, #0
 80061be:	60f8      	str	r0, [r7, #12]
 80061c0:	60b9      	str	r1, [r7, #8]
 80061c2:	4613      	mov	r3, r2
 80061c4:	71fb      	strb	r3, [r7, #7]
	// Buffer check.
	assert(bufferObject);
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d105      	bne.n	80061d8 <CircularBuffer_init+0x20>
 80061cc:	4b18      	ldr	r3, [pc, #96]	; (8006230 <CircularBuffer_init+0x78>)
 80061ce:	4a19      	ldr	r2, [pc, #100]	; (8006234 <CircularBuffer_init+0x7c>)
 80061d0:	2129      	movs	r1, #41	; 0x29
 80061d2:	4819      	ldr	r0, [pc, #100]	; (8006238 <CircularBuffer_init+0x80>)
 80061d4:	f002 ff92 	bl	80090fc <__assert_func>

	// Size is limited to 2^16.
	assert(length_2N <= 16);
 80061d8:	79fb      	ldrb	r3, [r7, #7]
 80061da:	2b10      	cmp	r3, #16
 80061dc:	d905      	bls.n	80061ea <CircularBuffer_init+0x32>
 80061de:	4b17      	ldr	r3, [pc, #92]	; (800623c <CircularBuffer_init+0x84>)
 80061e0:	4a14      	ldr	r2, [pc, #80]	; (8006234 <CircularBuffer_init+0x7c>)
 80061e2:	212c      	movs	r1, #44	; 0x2c
 80061e4:	4814      	ldr	r0, [pc, #80]	; (8006238 <CircularBuffer_init+0x80>)
 80061e6:	f002 ff89 	bl	80090fc <__assert_func>

	// Initialize the struct.
	bufferObject->memory = (uint8_t *)bufferMemory;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	68ba      	ldr	r2, [r7, #8]
 80061ee:	60da      	str	r2, [r3, #12]
	bufferObject->lengthMask = (0x0001UL << length_2N) - 1;
 80061f0:	79fb      	ldrb	r3, [r7, #7]
 80061f2:	2201      	movs	r2, #1
 80061f4:	fa02 f303 	lsl.w	r3, r2, r3
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	3b01      	subs	r3, #1
 80061fc:	b29a      	uxth	r2, r3
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	80da      	strh	r2, [r3, #6]
	bufferObject->length = length_2N ? (uint32_t)bufferObject->lengthMask + 1 : 0;
 8006202:	79fb      	ldrb	r3, [r7, #7]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d003      	beq.n	8006210 <CircularBuffer_init+0x58>
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	88db      	ldrh	r3, [r3, #6]
 800620c:	3301      	adds	r3, #1
 800620e:	e000      	b.n	8006212 <CircularBuffer_init+0x5a>
 8006210:	2300      	movs	r3, #0
 8006212:	68fa      	ldr	r2, [r7, #12]
 8006214:	6093      	str	r3, [r2, #8]
	bufferObject->faultFlag = false;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	2200      	movs	r2, #0
 800621a:	809a      	strh	r2, [r3, #4]
	bufferObject->front = 0;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2200      	movs	r2, #0
 8006220:	805a      	strh	r2, [r3, #2]
	bufferObject->back = 0;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2200      	movs	r2, #0
 8006226:	801a      	strh	r2, [r3, #0]
}
 8006228:	bf00      	nop
 800622a:	3710      	adds	r7, #16
 800622c:	46bd      	mov	sp, r7
 800622e:	bd80      	pop	{r7, pc}
 8006230:	0800d660 	.word	0x0800d660
 8006234:	0800d7a4 	.word	0x0800d7a4
 8006238:	0800d670 	.word	0x0800d670
 800623c:	0800d688 	.word	0x0800d688

08006240 <CircularBuffer_getUnreadSize>:
/*
 * @brief Gets the size of available data in the buffer.
 * @param bufferObject The buffer object handler.
 * @return Unread data size in bytes.
 */
uint16_t CircularBuffer_getUnreadSize(const CircularBufferObject_t * const bufferObject) {
 8006240:	b580      	push	{r7, lr}
 8006242:	b084      	sub	sp, #16
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
	// Buffer check.
	assert(bufferObject && bufferObject->memory);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d003      	beq.n	8006256 <CircularBuffer_getUnreadSize+0x16>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	68db      	ldr	r3, [r3, #12]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d105      	bne.n	8006262 <CircularBuffer_getUnreadSize+0x22>
 8006256:	4b0d      	ldr	r3, [pc, #52]	; (800628c <CircularBuffer_getUnreadSize+0x4c>)
 8006258:	4a0d      	ldr	r2, [pc, #52]	; (8006290 <CircularBuffer_getUnreadSize+0x50>)
 800625a:	213e      	movs	r1, #62	; 0x3e
 800625c:	480d      	ldr	r0, [pc, #52]	; (8006294 <CircularBuffer_getUnreadSize+0x54>)
 800625e:	f002 ff4d 	bl	80090fc <__assert_func>

	// Get snapshot.
	CircularBufferPointers_t cachedPointers;
	*((uint32_t *)&cachedPointers) = *((uint32_t *)bufferObject);
 8006262:	f107 030c 	add.w	r3, r7, #12
 8006266:	687a      	ldr	r2, [r7, #4]
 8006268:	6812      	ldr	r2, [r2, #0]
 800626a:	601a      	str	r2, [r3, #0]

	// Return the difference.
	return (cachedPointers.back - cachedPointers.front) & bufferObject->lengthMask;
 800626c:	89ba      	ldrh	r2, [r7, #12]
 800626e:	89fb      	ldrh	r3, [r7, #14]
 8006270:	1ad3      	subs	r3, r2, r3
 8006272:	b29b      	uxth	r3, r3
 8006274:	b21a      	sxth	r2, r3
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	88db      	ldrh	r3, [r3, #6]
 800627a:	b21b      	sxth	r3, r3
 800627c:	4013      	ands	r3, r2
 800627e:	b21b      	sxth	r3, r3
 8006280:	b29b      	uxth	r3, r3
}
 8006282:	4618      	mov	r0, r3
 8006284:	3710      	adds	r7, #16
 8006286:	46bd      	mov	sp, r7
 8006288:	bd80      	pop	{r7, pc}
 800628a:	bf00      	nop
 800628c:	0800d698 	.word	0x0800d698
 8006290:	0800d7b8 	.word	0x0800d7b8
 8006294:	0800d670 	.word	0x0800d670

08006298 <CircularBuffer_pushBackByte>:
 * @brief Push-back a byte into the buffer.
 * @param bufferObject The buffer object handler.
 * @param data The byte data to be pushed.
 * @return Returns true on success, false if no space is left.
 */
bool CircularBuffer_pushBackByte(CircularBufferObject_t * const bufferObject, const uint8_t data) {
 8006298:	b580      	push	{r7, lr}
 800629a:	b084      	sub	sp, #16
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
 80062a0:	460b      	mov	r3, r1
 80062a2:	70fb      	strb	r3, [r7, #3]
	// Buffer check.
	assert(bufferObject && bufferObject->memory);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d003      	beq.n	80062b2 <CircularBuffer_pushBackByte+0x1a>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	68db      	ldr	r3, [r3, #12]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d105      	bne.n	80062be <CircularBuffer_pushBackByte+0x26>
 80062b2:	4b17      	ldr	r3, [pc, #92]	; (8006310 <CircularBuffer_pushBackByte+0x78>)
 80062b4:	4a17      	ldr	r2, [pc, #92]	; (8006314 <CircularBuffer_pushBackByte+0x7c>)
 80062b6:	216d      	movs	r1, #109	; 0x6d
 80062b8:	4817      	ldr	r0, [pc, #92]	; (8006318 <CircularBuffer_pushBackByte+0x80>)
 80062ba:	f002 ff1f 	bl	80090fc <__assert_func>

	// Get unread byte count.
	uint16_t unread = CircularBuffer_getUnreadSize(bufferObject);
 80062be:	6878      	ldr	r0, [r7, #4]
 80062c0:	f7ff ffbe 	bl	8006240 <CircularBuffer_getUnreadSize>
 80062c4:	4603      	mov	r3, r0
 80062c6:	81fb      	strh	r3, [r7, #14]

	// Buffer space is available.
	if (unread < bufferObject->lengthMask) {
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	88db      	ldrh	r3, [r3, #6]
 80062cc:	89fa      	ldrh	r2, [r7, #14]
 80062ce:	429a      	cmp	r2, r3
 80062d0:	d215      	bcs.n	80062fe <CircularBuffer_pushBackByte+0x66>
		// Write to back.
		bufferObject->memory[bufferObject->back] = data;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	68db      	ldr	r3, [r3, #12]
 80062d6:	687a      	ldr	r2, [r7, #4]
 80062d8:	8812      	ldrh	r2, [r2, #0]
 80062da:	4413      	add	r3, r2
 80062dc:	78fa      	ldrb	r2, [r7, #3]
 80062de:	701a      	strb	r2, [r3, #0]

		// Advance the back pointer.
		bufferObject->back = (bufferObject->back + 1) & bufferObject->lengthMask;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	881b      	ldrh	r3, [r3, #0]
 80062e4:	3301      	adds	r3, #1
 80062e6:	b29b      	uxth	r3, r3
 80062e8:	b21a      	sxth	r2, r3
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	88db      	ldrh	r3, [r3, #6]
 80062ee:	b21b      	sxth	r3, r3
 80062f0:	4013      	ands	r3, r2
 80062f2:	b21b      	sxth	r3, r3
 80062f4:	b29a      	uxth	r2, r3
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	801a      	strh	r2, [r3, #0]

		// Success.
		return true;
 80062fa:	2301      	movs	r3, #1
 80062fc:	e003      	b.n	8006306 <CircularBuffer_pushBackByte+0x6e>
	}

	// No space left.
	else {
		// Set fault flag and result.
		bufferObject->faultFlag = true;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2201      	movs	r2, #1
 8006302:	809a      	strh	r2, [r3, #4]
	}

	// Failure.
	return false;
 8006304:	2300      	movs	r3, #0
}
 8006306:	4618      	mov	r0, r3
 8006308:	3710      	adds	r7, #16
 800630a:	46bd      	mov	sp, r7
 800630c:	bd80      	pop	{r7, pc}
 800630e:	bf00      	nop
 8006310:	0800d698 	.word	0x0800d698
 8006314:	0800d7d8 	.word	0x0800d7d8
 8006318:	0800d670 	.word	0x0800d670

0800631c <CircularBuffer_popFrontByte>:
 * @brief Pop-front a byte from buffer .
 * @param bufferObject The buffer object handler.
 * @param data Pointer to byte to write the popped data.
 * @return Returns true if data was popped, false if no data available.
 */
bool CircularBuffer_popFrontByte(CircularBufferObject_t * const bufferObject, uint8_t * const data) {
 800631c:	b580      	push	{r7, lr}
 800631e:	b082      	sub	sp, #8
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
 8006324:	6039      	str	r1, [r7, #0]
	// Buffer check.
	assert(bufferObject && bufferObject->memory);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d003      	beq.n	8006334 <CircularBuffer_popFrontByte+0x18>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	68db      	ldr	r3, [r3, #12]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d105      	bne.n	8006340 <CircularBuffer_popFrontByte+0x24>
 8006334:	4b13      	ldr	r3, [pc, #76]	; (8006384 <CircularBuffer_popFrontByte+0x68>)
 8006336:	4a14      	ldr	r2, [pc, #80]	; (8006388 <CircularBuffer_popFrontByte+0x6c>)
 8006338:	2190      	movs	r1, #144	; 0x90
 800633a:	4814      	ldr	r0, [pc, #80]	; (800638c <CircularBuffer_popFrontByte+0x70>)
 800633c:	f002 fede 	bl	80090fc <__assert_func>

	// Check data availability.
	if(bufferObject->back != bufferObject->front){
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	881a      	ldrh	r2, [r3, #0]
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	885b      	ldrh	r3, [r3, #2]
 8006348:	429a      	cmp	r2, r3
 800634a:	d016      	beq.n	800637a <CircularBuffer_popFrontByte+0x5e>
		// Read from front.
		*data = bufferObject->memory[bufferObject->front];
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	68db      	ldr	r3, [r3, #12]
 8006350:	687a      	ldr	r2, [r7, #4]
 8006352:	8852      	ldrh	r2, [r2, #2]
 8006354:	4413      	add	r3, r2
 8006356:	781a      	ldrb	r2, [r3, #0]
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	701a      	strb	r2, [r3, #0]

		// Advance the back pointer.
		bufferObject->front = (bufferObject->front + 1) & bufferObject->lengthMask;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	885b      	ldrh	r3, [r3, #2]
 8006360:	3301      	adds	r3, #1
 8006362:	b29b      	uxth	r3, r3
 8006364:	b21a      	sxth	r2, r3
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	88db      	ldrh	r3, [r3, #6]
 800636a:	b21b      	sxth	r3, r3
 800636c:	4013      	ands	r3, r2
 800636e:	b21b      	sxth	r3, r3
 8006370:	b29a      	uxth	r2, r3
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	805a      	strh	r2, [r3, #2]

		// Success.
		return true;
 8006376:	2301      	movs	r3, #1
 8006378:	e000      	b.n	800637c <CircularBuffer_popFrontByte+0x60>
	}

	// Failure.
	return false;
 800637a:	2300      	movs	r3, #0
}
 800637c:	4618      	mov	r0, r3
 800637e:	3708      	adds	r7, #8
 8006380:	46bd      	mov	sp, r7
 8006382:	bd80      	pop	{r7, pc}
 8006384:	0800d698 	.word	0x0800d698
 8006388:	0800d7f4 	.word	0x0800d7f4
 800638c:	0800d670 	.word	0x0800d670

08006390 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8006390:	b480      	push	{r7}
 8006392:	b085      	sub	sp, #20
 8006394:	af00      	add	r7, sp, #0
 8006396:	60f8      	str	r0, [r7, #12]
 8006398:	60b9      	str	r1, [r7, #8]
 800639a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	4a07      	ldr	r2, [pc, #28]	; (80063bc <vApplicationGetIdleTaskMemory+0x2c>)
 80063a0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	4a06      	ldr	r2, [pc, #24]	; (80063c0 <vApplicationGetIdleTaskMemory+0x30>)
 80063a6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2280      	movs	r2, #128	; 0x80
 80063ac:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80063ae:	bf00      	nop
 80063b0:	3714      	adds	r7, #20
 80063b2:	46bd      	mov	sp, r7
 80063b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b8:	4770      	bx	lr
 80063ba:	bf00      	nop
 80063bc:	200007dc 	.word	0x200007dc
 80063c0:	20000830 	.word	0x20000830

080063c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80063c4:	b5b0      	push	{r4, r5, r7, lr}
 80063c6:	b096      	sub	sp, #88	; 0x58
 80063c8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80063ca:	f7fa fdc1 	bl	8000f50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80063ce:	f000 f86d 	bl	80064ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80063d2:	f000 fbcb 	bl	8006b6c <MX_GPIO_Init>
  MX_CAN1_Init();
 80063d6:	f000 f925 	bl	8006624 <MX_CAN1_Init>
  MX_TIM2_Init();
 80063da:	f000 f9bb 	bl	8006754 <MX_TIM2_Init>
  MX_TIM3_Init();
 80063de:	f000 fa2d 	bl	800683c <MX_TIM3_Init>
  MX_TIM4_Init();
 80063e2:	f000 fa7f 	bl	80068e4 <MX_TIM4_Init>
  MX_UART5_Init();
 80063e6:	f000 fb43 	bl	8006a70 <MX_UART5_Init>
  MX_USART1_UART_Init();
 80063ea:	f000 fb6b 	bl	8006ac4 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80063ee:	f000 f94d 	bl	800668c <MX_I2C1_Init>
  MX_SPI2_Init();
 80063f2:	f000 f979 	bl	80066e8 <MX_SPI2_Init>
  MX_ADC1_Init();
 80063f6:	f000 f8c3 	bl	8006580 <MX_ADC1_Init>
  MX_TIM8_Init();
 80063fa:	f000 fad7 	bl	80069ac <MX_TIM8_Init>
  MX_USART3_UART_Init();
 80063fe:	f000 fb8b 	bl	8006b18 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);	//FAN2
 8006402:	2100      	movs	r1, #0
 8006404:	4822      	ldr	r0, [pc, #136]	; (8006490 <main+0xcc>)
 8006406:	f7fc fedf 	bl	80031c8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);	//FAN1
 800640a:	2104      	movs	r1, #4
 800640c:	4820      	ldr	r0, [pc, #128]	; (8006490 <main+0xcc>)
 800640e:	f7fc fedb 	bl	80031c8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);	//HEATER
 8006412:	2108      	movs	r1, #8
 8006414:	481e      	ldr	r0, [pc, #120]	; (8006490 <main+0xcc>)
 8006416:	f7fc fed7 	bl	80031c8 <HAL_TIM_PWM_Start>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800641a:	4b1e      	ldr	r3, [pc, #120]	; (8006494 <main+0xd0>)
 800641c:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8006420:	461d      	mov	r5, r3
 8006422:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006424:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006426:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800642a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800642e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006432:	2100      	movs	r1, #0
 8006434:	4618      	mov	r0, r3
 8006436:	f7fe fdcc 	bl	8004fd2 <osThreadCreate>
 800643a:	4602      	mov	r2, r0
 800643c:	4b16      	ldr	r3, [pc, #88]	; (8006498 <main+0xd4>)
 800643e:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  osThreadDef(sensorsTask, StartSensorsTask, osPriorityNormal, 0, 128);
 8006440:	4b16      	ldr	r3, [pc, #88]	; (800649c <main+0xd8>)
 8006442:	f107 0420 	add.w	r4, r7, #32
 8006446:	461d      	mov	r5, r3
 8006448:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800644a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800644c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006450:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  sensorsTaskHandle = osThreadCreate(osThread(sensorsTask), NULL);
 8006454:	f107 0320 	add.w	r3, r7, #32
 8006458:	2100      	movs	r1, #0
 800645a:	4618      	mov	r0, r3
 800645c:	f7fe fdb9 	bl	8004fd2 <osThreadCreate>
 8006460:	4602      	mov	r2, r0
 8006462:	4b0f      	ldr	r3, [pc, #60]	; (80064a0 <main+0xdc>)
 8006464:	601a      	str	r2, [r3, #0]

  osThreadDef(nextionDisplayTask, StartNextionDisplayTask, osPriorityNormal, 0,256);
 8006466:	4b0f      	ldr	r3, [pc, #60]	; (80064a4 <main+0xe0>)
 8006468:	1d3c      	adds	r4, r7, #4
 800646a:	461d      	mov	r5, r3
 800646c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800646e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006470:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006474:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  nextionDisplayTaskHandle = osThreadCreate(osThread(nextionDisplayTask), NULL);
 8006478:	1d3b      	adds	r3, r7, #4
 800647a:	2100      	movs	r1, #0
 800647c:	4618      	mov	r0, r3
 800647e:	f7fe fda8 	bl	8004fd2 <osThreadCreate>
 8006482:	4602      	mov	r2, r0
 8006484:	4b08      	ldr	r3, [pc, #32]	; (80064a8 <main+0xe4>)
 8006486:	601a      	str	r2, [r3, #0]

  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8006488:	f7fe fd9c 	bl	8004fc4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800648c:	e7fe      	b.n	800648c <main+0xc8>
 800648e:	bf00      	nop
 8006490:	20000e6c 	.word	0x20000e6c
 8006494:	0800d6cc 	.word	0x0800d6cc
 8006498:	20000bcc 	.word	0x20000bcc
 800649c:	0800d6f4 	.word	0x0800d6f4
 80064a0:	20000d50 	.word	0x20000d50
 80064a4:	0800d724 	.word	0x0800d724
 80064a8:	20000eb4 	.word	0x20000eb4

080064ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b094      	sub	sp, #80	; 0x50
 80064b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80064b2:	f107 0320 	add.w	r3, r7, #32
 80064b6:	2230      	movs	r2, #48	; 0x30
 80064b8:	2100      	movs	r1, #0
 80064ba:	4618      	mov	r0, r3
 80064bc:	f003 f8a1 	bl	8009602 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80064c0:	f107 030c 	add.w	r3, r7, #12
 80064c4:	2200      	movs	r2, #0
 80064c6:	601a      	str	r2, [r3, #0]
 80064c8:	605a      	str	r2, [r3, #4]
 80064ca:	609a      	str	r2, [r3, #8]
 80064cc:	60da      	str	r2, [r3, #12]
 80064ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80064d0:	2300      	movs	r3, #0
 80064d2:	60bb      	str	r3, [r7, #8]
 80064d4:	4a28      	ldr	r2, [pc, #160]	; (8006578 <SystemClock_Config+0xcc>)
 80064d6:	4b28      	ldr	r3, [pc, #160]	; (8006578 <SystemClock_Config+0xcc>)
 80064d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80064de:	6413      	str	r3, [r2, #64]	; 0x40
 80064e0:	4b25      	ldr	r3, [pc, #148]	; (8006578 <SystemClock_Config+0xcc>)
 80064e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064e8:	60bb      	str	r3, [r7, #8]
 80064ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80064ec:	2300      	movs	r3, #0
 80064ee:	607b      	str	r3, [r7, #4]
 80064f0:	4a22      	ldr	r2, [pc, #136]	; (800657c <SystemClock_Config+0xd0>)
 80064f2:	4b22      	ldr	r3, [pc, #136]	; (800657c <SystemClock_Config+0xd0>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80064fa:	6013      	str	r3, [r2, #0]
 80064fc:	4b1f      	ldr	r3, [pc, #124]	; (800657c <SystemClock_Config+0xd0>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006504:	607b      	str	r3, [r7, #4]
 8006506:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8006508:	2302      	movs	r3, #2
 800650a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800650c:	2301      	movs	r3, #1
 800650e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006510:	2310      	movs	r3, #16
 8006512:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006514:	2302      	movs	r3, #2
 8006516:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8006518:	2300      	movs	r3, #0
 800651a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800651c:	2308      	movs	r3, #8
 800651e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8006520:	23a8      	movs	r3, #168	; 0xa8
 8006522:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8006524:	2302      	movs	r3, #2
 8006526:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8006528:	2304      	movs	r3, #4
 800652a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800652c:	f107 0320 	add.w	r3, r7, #32
 8006530:	4618      	mov	r0, r3
 8006532:	f7fb fd85 	bl	8002040 <HAL_RCC_OscConfig>
 8006536:	4603      	mov	r3, r0
 8006538:	2b00      	cmp	r3, #0
 800653a:	d001      	beq.n	8006540 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800653c:	f000 fbce 	bl	8006cdc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006540:	230f      	movs	r3, #15
 8006542:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006544:	2302      	movs	r3, #2
 8006546:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006548:	2300      	movs	r3, #0
 800654a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800654c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8006550:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8006552:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006556:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8006558:	f107 030c 	add.w	r3, r7, #12
 800655c:	2105      	movs	r1, #5
 800655e:	4618      	mov	r0, r3
 8006560:	f7fb ffe6 	bl	8002530 <HAL_RCC_ClockConfig>
 8006564:	4603      	mov	r3, r0
 8006566:	2b00      	cmp	r3, #0
 8006568:	d001      	beq.n	800656e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800656a:	f000 fbb7 	bl	8006cdc <Error_Handler>
  }
}
 800656e:	bf00      	nop
 8006570:	3750      	adds	r7, #80	; 0x50
 8006572:	46bd      	mov	sp, r7
 8006574:	bd80      	pop	{r7, pc}
 8006576:	bf00      	nop
 8006578:	40023800 	.word	0x40023800
 800657c:	40007000 	.word	0x40007000

08006580 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b084      	sub	sp, #16
 8006584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8006586:	463b      	mov	r3, r7
 8006588:	2200      	movs	r2, #0
 800658a:	601a      	str	r2, [r3, #0]
 800658c:	605a      	str	r2, [r3, #4]
 800658e:	609a      	str	r2, [r3, #8]
 8006590:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8006592:	4b21      	ldr	r3, [pc, #132]	; (8006618 <MX_ADC1_Init+0x98>)
 8006594:	4a21      	ldr	r2, [pc, #132]	; (800661c <MX_ADC1_Init+0x9c>)
 8006596:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8006598:	4b1f      	ldr	r3, [pc, #124]	; (8006618 <MX_ADC1_Init+0x98>)
 800659a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800659e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80065a0:	4b1d      	ldr	r3, [pc, #116]	; (8006618 <MX_ADC1_Init+0x98>)
 80065a2:	2200      	movs	r2, #0
 80065a4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80065a6:	4b1c      	ldr	r3, [pc, #112]	; (8006618 <MX_ADC1_Init+0x98>)
 80065a8:	2200      	movs	r2, #0
 80065aa:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80065ac:	4b1a      	ldr	r3, [pc, #104]	; (8006618 <MX_ADC1_Init+0x98>)
 80065ae:	2200      	movs	r2, #0
 80065b0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80065b2:	4b19      	ldr	r3, [pc, #100]	; (8006618 <MX_ADC1_Init+0x98>)
 80065b4:	2200      	movs	r2, #0
 80065b6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80065ba:	4b17      	ldr	r3, [pc, #92]	; (8006618 <MX_ADC1_Init+0x98>)
 80065bc:	2200      	movs	r2, #0
 80065be:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80065c0:	4b15      	ldr	r3, [pc, #84]	; (8006618 <MX_ADC1_Init+0x98>)
 80065c2:	4a17      	ldr	r2, [pc, #92]	; (8006620 <MX_ADC1_Init+0xa0>)
 80065c4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80065c6:	4b14      	ldr	r3, [pc, #80]	; (8006618 <MX_ADC1_Init+0x98>)
 80065c8:	2200      	movs	r2, #0
 80065ca:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80065cc:	4b12      	ldr	r3, [pc, #72]	; (8006618 <MX_ADC1_Init+0x98>)
 80065ce:	2201      	movs	r2, #1
 80065d0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80065d2:	4b11      	ldr	r3, [pc, #68]	; (8006618 <MX_ADC1_Init+0x98>)
 80065d4:	2200      	movs	r2, #0
 80065d6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80065da:	4b0f      	ldr	r3, [pc, #60]	; (8006618 <MX_ADC1_Init+0x98>)
 80065dc:	2201      	movs	r2, #1
 80065de:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80065e0:	480d      	ldr	r0, [pc, #52]	; (8006618 <MX_ADC1_Init+0x98>)
 80065e2:	f7fa fd27 	bl	8001034 <HAL_ADC_Init>
 80065e6:	4603      	mov	r3, r0
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d001      	beq.n	80065f0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80065ec:	f000 fb76 	bl	8006cdc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80065f0:	2308      	movs	r3, #8
 80065f2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80065f4:	2301      	movs	r3, #1
 80065f6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80065f8:	2300      	movs	r3, #0
 80065fa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80065fc:	463b      	mov	r3, r7
 80065fe:	4619      	mov	r1, r3
 8006600:	4805      	ldr	r0, [pc, #20]	; (8006618 <MX_ADC1_Init+0x98>)
 8006602:	f7fa fd5b 	bl	80010bc <HAL_ADC_ConfigChannel>
 8006606:	4603      	mov	r3, r0
 8006608:	2b00      	cmp	r3, #0
 800660a:	d001      	beq.n	8006610 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800660c:	f000 fb66 	bl	8006cdc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8006610:	bf00      	nop
 8006612:	3710      	adds	r7, #16
 8006614:	46bd      	mov	sp, r7
 8006616:	bd80      	pop	{r7, pc}
 8006618:	20000de0 	.word	0x20000de0
 800661c:	40012000 	.word	0x40012000
 8006620:	0f000001 	.word	0x0f000001

08006624 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8006628:	4b16      	ldr	r3, [pc, #88]	; (8006684 <MX_CAN1_Init+0x60>)
 800662a:	4a17      	ldr	r2, [pc, #92]	; (8006688 <MX_CAN1_Init+0x64>)
 800662c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 800662e:	4b15      	ldr	r3, [pc, #84]	; (8006684 <MX_CAN1_Init+0x60>)
 8006630:	2210      	movs	r2, #16
 8006632:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8006634:	4b13      	ldr	r3, [pc, #76]	; (8006684 <MX_CAN1_Init+0x60>)
 8006636:	2200      	movs	r2, #0
 8006638:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800663a:	4b12      	ldr	r3, [pc, #72]	; (8006684 <MX_CAN1_Init+0x60>)
 800663c:	2200      	movs	r2, #0
 800663e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8006640:	4b10      	ldr	r3, [pc, #64]	; (8006684 <MX_CAN1_Init+0x60>)
 8006642:	2200      	movs	r2, #0
 8006644:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8006646:	4b0f      	ldr	r3, [pc, #60]	; (8006684 <MX_CAN1_Init+0x60>)
 8006648:	2200      	movs	r2, #0
 800664a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800664c:	4b0d      	ldr	r3, [pc, #52]	; (8006684 <MX_CAN1_Init+0x60>)
 800664e:	2200      	movs	r2, #0
 8006650:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8006652:	4b0c      	ldr	r3, [pc, #48]	; (8006684 <MX_CAN1_Init+0x60>)
 8006654:	2200      	movs	r2, #0
 8006656:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8006658:	4b0a      	ldr	r3, [pc, #40]	; (8006684 <MX_CAN1_Init+0x60>)
 800665a:	2200      	movs	r2, #0
 800665c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800665e:	4b09      	ldr	r3, [pc, #36]	; (8006684 <MX_CAN1_Init+0x60>)
 8006660:	2200      	movs	r2, #0
 8006662:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8006664:	4b07      	ldr	r3, [pc, #28]	; (8006684 <MX_CAN1_Init+0x60>)
 8006666:	2200      	movs	r2, #0
 8006668:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800666a:	4b06      	ldr	r3, [pc, #24]	; (8006684 <MX_CAN1_Init+0x60>)
 800666c:	2200      	movs	r2, #0
 800666e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8006670:	4804      	ldr	r0, [pc, #16]	; (8006684 <MX_CAN1_Init+0x60>)
 8006672:	f7fa ff43 	bl	80014fc <HAL_CAN_Init>
 8006676:	4603      	mov	r3, r0
 8006678:	2b00      	cmp	r3, #0
 800667a:	d001      	beq.n	8006680 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 800667c:	f000 fb2e 	bl	8006cdc <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8006680:	bf00      	nop
 8006682:	bd80      	pop	{r7, pc}
 8006684:	20000eb8 	.word	0x20000eb8
 8006688:	40006400 	.word	0x40006400

0800668c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8006690:	4b12      	ldr	r3, [pc, #72]	; (80066dc <MX_I2C1_Init+0x50>)
 8006692:	4a13      	ldr	r2, [pc, #76]	; (80066e0 <MX_I2C1_Init+0x54>)
 8006694:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8006696:	4b11      	ldr	r3, [pc, #68]	; (80066dc <MX_I2C1_Init+0x50>)
 8006698:	4a12      	ldr	r2, [pc, #72]	; (80066e4 <MX_I2C1_Init+0x58>)
 800669a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800669c:	4b0f      	ldr	r3, [pc, #60]	; (80066dc <MX_I2C1_Init+0x50>)
 800669e:	2200      	movs	r2, #0
 80066a0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80066a2:	4b0e      	ldr	r3, [pc, #56]	; (80066dc <MX_I2C1_Init+0x50>)
 80066a4:	2200      	movs	r2, #0
 80066a6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80066a8:	4b0c      	ldr	r3, [pc, #48]	; (80066dc <MX_I2C1_Init+0x50>)
 80066aa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80066ae:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80066b0:	4b0a      	ldr	r3, [pc, #40]	; (80066dc <MX_I2C1_Init+0x50>)
 80066b2:	2200      	movs	r2, #0
 80066b4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80066b6:	4b09      	ldr	r3, [pc, #36]	; (80066dc <MX_I2C1_Init+0x50>)
 80066b8:	2200      	movs	r2, #0
 80066ba:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80066bc:	4b07      	ldr	r3, [pc, #28]	; (80066dc <MX_I2C1_Init+0x50>)
 80066be:	2200      	movs	r2, #0
 80066c0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80066c2:	4b06      	ldr	r3, [pc, #24]	; (80066dc <MX_I2C1_Init+0x50>)
 80066c4:	2200      	movs	r2, #0
 80066c6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80066c8:	4804      	ldr	r0, [pc, #16]	; (80066dc <MX_I2C1_Init+0x50>)
 80066ca:	f7fb fb81 	bl	8001dd0 <HAL_I2C_Init>
 80066ce:	4603      	mov	r3, r0
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d001      	beq.n	80066d8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80066d4:	f000 fb02 	bl	8006cdc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80066d8:	bf00      	nop
 80066da:	bd80      	pop	{r7, pc}
 80066dc:	20000cfc 	.word	0x20000cfc
 80066e0:	40005400 	.word	0x40005400
 80066e4:	000186a0 	.word	0x000186a0

080066e8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80066ec:	4b17      	ldr	r3, [pc, #92]	; (800674c <MX_SPI2_Init+0x64>)
 80066ee:	4a18      	ldr	r2, [pc, #96]	; (8006750 <MX_SPI2_Init+0x68>)
 80066f0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80066f2:	4b16      	ldr	r3, [pc, #88]	; (800674c <MX_SPI2_Init+0x64>)
 80066f4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80066f8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80066fa:	4b14      	ldr	r3, [pc, #80]	; (800674c <MX_SPI2_Init+0x64>)
 80066fc:	2200      	movs	r2, #0
 80066fe:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8006700:	4b12      	ldr	r3, [pc, #72]	; (800674c <MX_SPI2_Init+0x64>)
 8006702:	2200      	movs	r2, #0
 8006704:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006706:	4b11      	ldr	r3, [pc, #68]	; (800674c <MX_SPI2_Init+0x64>)
 8006708:	2200      	movs	r2, #0
 800670a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800670c:	4b0f      	ldr	r3, [pc, #60]	; (800674c <MX_SPI2_Init+0x64>)
 800670e:	2200      	movs	r2, #0
 8006710:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8006712:	4b0e      	ldr	r3, [pc, #56]	; (800674c <MX_SPI2_Init+0x64>)
 8006714:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006718:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800671a:	4b0c      	ldr	r3, [pc, #48]	; (800674c <MX_SPI2_Init+0x64>)
 800671c:	2220      	movs	r2, #32
 800671e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006720:	4b0a      	ldr	r3, [pc, #40]	; (800674c <MX_SPI2_Init+0x64>)
 8006722:	2200      	movs	r2, #0
 8006724:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8006726:	4b09      	ldr	r3, [pc, #36]	; (800674c <MX_SPI2_Init+0x64>)
 8006728:	2200      	movs	r2, #0
 800672a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800672c:	4b07      	ldr	r3, [pc, #28]	; (800674c <MX_SPI2_Init+0x64>)
 800672e:	2200      	movs	r2, #0
 8006730:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8006732:	4b06      	ldr	r3, [pc, #24]	; (800674c <MX_SPI2_Init+0x64>)
 8006734:	220a      	movs	r2, #10
 8006736:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006738:	4804      	ldr	r0, [pc, #16]	; (800674c <MX_SPI2_Init+0x64>)
 800673a:	f7fc f8c9 	bl	80028d0 <HAL_SPI_Init>
 800673e:	4603      	mov	r3, r0
 8006740:	2b00      	cmp	r3, #0
 8006742:	d001      	beq.n	8006748 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8006744:	f000 faca 	bl	8006cdc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8006748:	bf00      	nop
 800674a:	bd80      	pop	{r7, pc}
 800674c:	20000bd0 	.word	0x20000bd0
 8006750:	40003800 	.word	0x40003800

08006754 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b08a      	sub	sp, #40	; 0x28
 8006758:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800675a:	f107 0320 	add.w	r3, r7, #32
 800675e:	2200      	movs	r2, #0
 8006760:	601a      	str	r2, [r3, #0]
 8006762:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006764:	1d3b      	adds	r3, r7, #4
 8006766:	2200      	movs	r2, #0
 8006768:	601a      	str	r2, [r3, #0]
 800676a:	605a      	str	r2, [r3, #4]
 800676c:	609a      	str	r2, [r3, #8]
 800676e:	60da      	str	r2, [r3, #12]
 8006770:	611a      	str	r2, [r3, #16]
 8006772:	615a      	str	r2, [r3, #20]
 8006774:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8006776:	4b30      	ldr	r3, [pc, #192]	; (8006838 <MX_TIM2_Init+0xe4>)
 8006778:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800677c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 41;
 800677e:	4b2e      	ldr	r3, [pc, #184]	; (8006838 <MX_TIM2_Init+0xe4>)
 8006780:	2229      	movs	r2, #41	; 0x29
 8006782:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006784:	4b2c      	ldr	r3, [pc, #176]	; (8006838 <MX_TIM2_Init+0xe4>)
 8006786:	2200      	movs	r2, #0
 8006788:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800678a:	4b2b      	ldr	r3, [pc, #172]	; (8006838 <MX_TIM2_Init+0xe4>)
 800678c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8006790:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006792:	4b29      	ldr	r3, [pc, #164]	; (8006838 <MX_TIM2_Init+0xe4>)
 8006794:	2200      	movs	r2, #0
 8006796:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006798:	4b27      	ldr	r3, [pc, #156]	; (8006838 <MX_TIM2_Init+0xe4>)
 800679a:	2200      	movs	r2, #0
 800679c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800679e:	4826      	ldr	r0, [pc, #152]	; (8006838 <MX_TIM2_Init+0xe4>)
 80067a0:	f7fc fcc2 	bl	8003128 <HAL_TIM_PWM_Init>
 80067a4:	4603      	mov	r3, r0
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d001      	beq.n	80067ae <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80067aa:	f000 fa97 	bl	8006cdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80067ae:	2300      	movs	r3, #0
 80067b0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80067b2:	2300      	movs	r3, #0
 80067b4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80067b6:	f107 0320 	add.w	r3, r7, #32
 80067ba:	4619      	mov	r1, r3
 80067bc:	481e      	ldr	r0, [pc, #120]	; (8006838 <MX_TIM2_Init+0xe4>)
 80067be:	f7fd fbbf 	bl	8003f40 <HAL_TIMEx_MasterConfigSynchronization>
 80067c2:	4603      	mov	r3, r0
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d001      	beq.n	80067cc <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80067c8:	f000 fa88 	bl	8006cdc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80067cc:	2360      	movs	r3, #96	; 0x60
 80067ce:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 100;
 80067d0:	2364      	movs	r3, #100	; 0x64
 80067d2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80067d4:	2302      	movs	r3, #2
 80067d6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80067d8:	2300      	movs	r3, #0
 80067da:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80067dc:	1d3b      	adds	r3, r7, #4
 80067de:	2200      	movs	r2, #0
 80067e0:	4619      	mov	r1, r3
 80067e2:	4815      	ldr	r0, [pc, #84]	; (8006838 <MX_TIM2_Init+0xe4>)
 80067e4:	f7fc ff4a 	bl	800367c <HAL_TIM_PWM_ConfigChannel>
 80067e8:	4603      	mov	r3, r0
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d001      	beq.n	80067f2 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80067ee:	f000 fa75 	bl	8006cdc <Error_Handler>
  }
  sConfigOC.Pulse = 10;
 80067f2:	230a      	movs	r3, #10
 80067f4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80067f6:	1d3b      	adds	r3, r7, #4
 80067f8:	2204      	movs	r2, #4
 80067fa:	4619      	mov	r1, r3
 80067fc:	480e      	ldr	r0, [pc, #56]	; (8006838 <MX_TIM2_Init+0xe4>)
 80067fe:	f7fc ff3d 	bl	800367c <HAL_TIM_PWM_ConfigChannel>
 8006802:	4603      	mov	r3, r0
 8006804:	2b00      	cmp	r3, #0
 8006806:	d001      	beq.n	800680c <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8006808:	f000 fa68 	bl	8006cdc <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 800680c:	2300      	movs	r3, #0
 800680e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006810:	2300      	movs	r3, #0
 8006812:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006814:	1d3b      	adds	r3, r7, #4
 8006816:	2208      	movs	r2, #8
 8006818:	4619      	mov	r1, r3
 800681a:	4807      	ldr	r0, [pc, #28]	; (8006838 <MX_TIM2_Init+0xe4>)
 800681c:	f7fc ff2e 	bl	800367c <HAL_TIM_PWM_ConfigChannel>
 8006820:	4603      	mov	r3, r0
 8006822:	2b00      	cmp	r3, #0
 8006824:	d001      	beq.n	800682a <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8006826:	f000 fa59 	bl	8006cdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800682a:	4803      	ldr	r0, [pc, #12]	; (8006838 <MX_TIM2_Init+0xe4>)
 800682c:	f001 f884 	bl	8007938 <HAL_TIM_MspPostInit>

}
 8006830:	bf00      	nop
 8006832:	3728      	adds	r7, #40	; 0x28
 8006834:	46bd      	mov	sp, r7
 8006836:	bd80      	pop	{r7, pc}
 8006838:	20000e6c 	.word	0x20000e6c

0800683c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b08c      	sub	sp, #48	; 0x30
 8006840:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8006842:	f107 030c 	add.w	r3, r7, #12
 8006846:	2224      	movs	r2, #36	; 0x24
 8006848:	2100      	movs	r1, #0
 800684a:	4618      	mov	r0, r3
 800684c:	f002 fed9 	bl	8009602 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006850:	1d3b      	adds	r3, r7, #4
 8006852:	2200      	movs	r2, #0
 8006854:	601a      	str	r2, [r3, #0]
 8006856:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8006858:	4b20      	ldr	r3, [pc, #128]	; (80068dc <MX_TIM3_Init+0xa0>)
 800685a:	4a21      	ldr	r2, [pc, #132]	; (80068e0 <MX_TIM3_Init+0xa4>)
 800685c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800685e:	4b1f      	ldr	r3, [pc, #124]	; (80068dc <MX_TIM3_Init+0xa0>)
 8006860:	2200      	movs	r2, #0
 8006862:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006864:	4b1d      	ldr	r3, [pc, #116]	; (80068dc <MX_TIM3_Init+0xa0>)
 8006866:	2200      	movs	r2, #0
 8006868:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800686a:	4b1c      	ldr	r3, [pc, #112]	; (80068dc <MX_TIM3_Init+0xa0>)
 800686c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006870:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006872:	4b1a      	ldr	r3, [pc, #104]	; (80068dc <MX_TIM3_Init+0xa0>)
 8006874:	2200      	movs	r2, #0
 8006876:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006878:	4b18      	ldr	r3, [pc, #96]	; (80068dc <MX_TIM3_Init+0xa0>)
 800687a:	2200      	movs	r2, #0
 800687c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800687e:	2301      	movs	r3, #1
 8006880:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006882:	2300      	movs	r3, #0
 8006884:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006886:	2301      	movs	r3, #1
 8006888:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800688a:	2300      	movs	r3, #0
 800688c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800688e:	2300      	movs	r3, #0
 8006890:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006892:	2300      	movs	r3, #0
 8006894:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006896:	2301      	movs	r3, #1
 8006898:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800689a:	2300      	movs	r3, #0
 800689c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800689e:	2300      	movs	r3, #0
 80068a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80068a2:	f107 030c 	add.w	r3, r7, #12
 80068a6:	4619      	mov	r1, r3
 80068a8:	480c      	ldr	r0, [pc, #48]	; (80068dc <MX_TIM3_Init+0xa0>)
 80068aa:	f7fc fda4 	bl	80033f6 <HAL_TIM_Encoder_Init>
 80068ae:	4603      	mov	r3, r0
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d001      	beq.n	80068b8 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80068b4:	f000 fa12 	bl	8006cdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80068b8:	2300      	movs	r3, #0
 80068ba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80068bc:	2300      	movs	r3, #0
 80068be:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80068c0:	1d3b      	adds	r3, r7, #4
 80068c2:	4619      	mov	r1, r3
 80068c4:	4805      	ldr	r0, [pc, #20]	; (80068dc <MX_TIM3_Init+0xa0>)
 80068c6:	f7fd fb3b 	bl	8003f40 <HAL_TIMEx_MasterConfigSynchronization>
 80068ca:	4603      	mov	r3, r0
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d001      	beq.n	80068d4 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80068d0:	f000 fa04 	bl	8006cdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80068d4:	bf00      	nop
 80068d6:	3730      	adds	r7, #48	; 0x30
 80068d8:	46bd      	mov	sp, r7
 80068da:	bd80      	pop	{r7, pc}
 80068dc:	20000d54 	.word	0x20000d54
 80068e0:	40000400 	.word	0x40000400

080068e4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b08a      	sub	sp, #40	; 0x28
 80068e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80068ea:	f107 0320 	add.w	r3, r7, #32
 80068ee:	2200      	movs	r2, #0
 80068f0:	601a      	str	r2, [r3, #0]
 80068f2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80068f4:	1d3b      	adds	r3, r7, #4
 80068f6:	2200      	movs	r2, #0
 80068f8:	601a      	str	r2, [r3, #0]
 80068fa:	605a      	str	r2, [r3, #4]
 80068fc:	609a      	str	r2, [r3, #8]
 80068fe:	60da      	str	r2, [r3, #12]
 8006900:	611a      	str	r2, [r3, #16]
 8006902:	615a      	str	r2, [r3, #20]
 8006904:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8006906:	4b27      	ldr	r3, [pc, #156]	; (80069a4 <MX_TIM4_Init+0xc0>)
 8006908:	4a27      	ldr	r2, [pc, #156]	; (80069a8 <MX_TIM4_Init+0xc4>)
 800690a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800690c:	4b25      	ldr	r3, [pc, #148]	; (80069a4 <MX_TIM4_Init+0xc0>)
 800690e:	2200      	movs	r2, #0
 8006910:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006912:	4b24      	ldr	r3, [pc, #144]	; (80069a4 <MX_TIM4_Init+0xc0>)
 8006914:	2200      	movs	r2, #0
 8006916:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8006918:	4b22      	ldr	r3, [pc, #136]	; (80069a4 <MX_TIM4_Init+0xc0>)
 800691a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800691e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006920:	4b20      	ldr	r3, [pc, #128]	; (80069a4 <MX_TIM4_Init+0xc0>)
 8006922:	2200      	movs	r2, #0
 8006924:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006926:	4b1f      	ldr	r3, [pc, #124]	; (80069a4 <MX_TIM4_Init+0xc0>)
 8006928:	2200      	movs	r2, #0
 800692a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800692c:	481d      	ldr	r0, [pc, #116]	; (80069a4 <MX_TIM4_Init+0xc0>)
 800692e:	f7fc fbfb 	bl	8003128 <HAL_TIM_PWM_Init>
 8006932:	4603      	mov	r3, r0
 8006934:	2b00      	cmp	r3, #0
 8006936:	d001      	beq.n	800693c <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8006938:	f000 f9d0 	bl	8006cdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800693c:	2300      	movs	r3, #0
 800693e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006940:	2300      	movs	r3, #0
 8006942:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8006944:	f107 0320 	add.w	r3, r7, #32
 8006948:	4619      	mov	r1, r3
 800694a:	4816      	ldr	r0, [pc, #88]	; (80069a4 <MX_TIM4_Init+0xc0>)
 800694c:	f7fd faf8 	bl	8003f40 <HAL_TIMEx_MasterConfigSynchronization>
 8006950:	4603      	mov	r3, r0
 8006952:	2b00      	cmp	r3, #0
 8006954:	d001      	beq.n	800695a <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8006956:	f000 f9c1 	bl	8006cdc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800695a:	2360      	movs	r3, #96	; 0x60
 800695c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800695e:	2300      	movs	r3, #0
 8006960:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006962:	2300      	movs	r3, #0
 8006964:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006966:	2300      	movs	r3, #0
 8006968:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800696a:	1d3b      	adds	r3, r7, #4
 800696c:	2200      	movs	r2, #0
 800696e:	4619      	mov	r1, r3
 8006970:	480c      	ldr	r0, [pc, #48]	; (80069a4 <MX_TIM4_Init+0xc0>)
 8006972:	f7fc fe83 	bl	800367c <HAL_TIM_PWM_ConfigChannel>
 8006976:	4603      	mov	r3, r0
 8006978:	2b00      	cmp	r3, #0
 800697a:	d001      	beq.n	8006980 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 800697c:	f000 f9ae 	bl	8006cdc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006980:	1d3b      	adds	r3, r7, #4
 8006982:	2204      	movs	r2, #4
 8006984:	4619      	mov	r1, r3
 8006986:	4807      	ldr	r0, [pc, #28]	; (80069a4 <MX_TIM4_Init+0xc0>)
 8006988:	f7fc fe78 	bl	800367c <HAL_TIM_PWM_ConfigChannel>
 800698c:	4603      	mov	r3, r0
 800698e:	2b00      	cmp	r3, #0
 8006990:	d001      	beq.n	8006996 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8006992:	f000 f9a3 	bl	8006cdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8006996:	4803      	ldr	r0, [pc, #12]	; (80069a4 <MX_TIM4_Init+0xc0>)
 8006998:	f000 ffce 	bl	8007938 <HAL_TIM_MspPostInit>

}
 800699c:	bf00      	nop
 800699e:	3728      	adds	r7, #40	; 0x28
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}
 80069a4:	20000c70 	.word	0x20000c70
 80069a8:	40000800 	.word	0x40000800

080069ac <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b086      	sub	sp, #24
 80069b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80069b2:	f107 0310 	add.w	r3, r7, #16
 80069b6:	2200      	movs	r2, #0
 80069b8:	601a      	str	r2, [r3, #0]
 80069ba:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80069bc:	463b      	mov	r3, r7
 80069be:	2200      	movs	r2, #0
 80069c0:	601a      	str	r2, [r3, #0]
 80069c2:	605a      	str	r2, [r3, #4]
 80069c4:	609a      	str	r2, [r3, #8]
 80069c6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80069c8:	4b27      	ldr	r3, [pc, #156]	; (8006a68 <MX_TIM8_Init+0xbc>)
 80069ca:	4a28      	ldr	r2, [pc, #160]	; (8006a6c <MX_TIM8_Init+0xc0>)
 80069cc:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80069ce:	4b26      	ldr	r3, [pc, #152]	; (8006a68 <MX_TIM8_Init+0xbc>)
 80069d0:	2200      	movs	r2, #0
 80069d2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80069d4:	4b24      	ldr	r3, [pc, #144]	; (8006a68 <MX_TIM8_Init+0xbc>)
 80069d6:	2200      	movs	r2, #0
 80069d8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80069da:	4b23      	ldr	r3, [pc, #140]	; (8006a68 <MX_TIM8_Init+0xbc>)
 80069dc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80069e0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80069e2:	4b21      	ldr	r3, [pc, #132]	; (8006a68 <MX_TIM8_Init+0xbc>)
 80069e4:	2200      	movs	r2, #0
 80069e6:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80069e8:	4b1f      	ldr	r3, [pc, #124]	; (8006a68 <MX_TIM8_Init+0xbc>)
 80069ea:	2200      	movs	r2, #0
 80069ec:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80069ee:	4b1e      	ldr	r3, [pc, #120]	; (8006a68 <MX_TIM8_Init+0xbc>)
 80069f0:	2200      	movs	r2, #0
 80069f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 80069f4:	481c      	ldr	r0, [pc, #112]	; (8006a68 <MX_TIM8_Init+0xbc>)
 80069f6:	f7fc fcaf 	bl	8003358 <HAL_TIM_IC_Init>
 80069fa:	4603      	mov	r3, r0
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d001      	beq.n	8006a04 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 8006a00:	f000 f96c 	bl	8006cdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006a04:	2300      	movs	r3, #0
 8006a06:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006a08:	2300      	movs	r3, #0
 8006a0a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8006a0c:	f107 0310 	add.w	r3, r7, #16
 8006a10:	4619      	mov	r1, r3
 8006a12:	4815      	ldr	r0, [pc, #84]	; (8006a68 <MX_TIM8_Init+0xbc>)
 8006a14:	f7fd fa94 	bl	8003f40 <HAL_TIMEx_MasterConfigSynchronization>
 8006a18:	4603      	mov	r3, r0
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d001      	beq.n	8006a22 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8006a1e:	f000 f95d 	bl	8006cdc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8006a22:	2300      	movs	r3, #0
 8006a24:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8006a26:	2301      	movs	r3, #1
 8006a28:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8006a2e:	2300      	movs	r3, #0
 8006a30:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8006a32:	463b      	mov	r3, r7
 8006a34:	2200      	movs	r2, #0
 8006a36:	4619      	mov	r1, r3
 8006a38:	480b      	ldr	r0, [pc, #44]	; (8006a68 <MX_TIM8_Init+0xbc>)
 8006a3a:	f7fc fd82 	bl	8003542 <HAL_TIM_IC_ConfigChannel>
 8006a3e:	4603      	mov	r3, r0
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d001      	beq.n	8006a48 <MX_TIM8_Init+0x9c>
  {
    Error_Handler();
 8006a44:	f000 f94a 	bl	8006cdc <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8006a48:	463b      	mov	r3, r7
 8006a4a:	2204      	movs	r2, #4
 8006a4c:	4619      	mov	r1, r3
 8006a4e:	4806      	ldr	r0, [pc, #24]	; (8006a68 <MX_TIM8_Init+0xbc>)
 8006a50:	f7fc fd77 	bl	8003542 <HAL_TIM_IC_ConfigChannel>
 8006a54:	4603      	mov	r3, r0
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d001      	beq.n	8006a5e <MX_TIM8_Init+0xb2>
  {
    Error_Handler();
 8006a5a:	f000 f93f 	bl	8006cdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8006a5e:	bf00      	nop
 8006a60:	3718      	adds	r7, #24
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}
 8006a66:	bf00      	nop
 8006a68:	20000c28 	.word	0x20000c28
 8006a6c:	40010400 	.word	0x40010400

08006a70 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8006a74:	4b11      	ldr	r3, [pc, #68]	; (8006abc <MX_UART5_Init+0x4c>)
 8006a76:	4a12      	ldr	r2, [pc, #72]	; (8006ac0 <MX_UART5_Init+0x50>)
 8006a78:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8006a7a:	4b10      	ldr	r3, [pc, #64]	; (8006abc <MX_UART5_Init+0x4c>)
 8006a7c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006a80:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8006a82:	4b0e      	ldr	r3, [pc, #56]	; (8006abc <MX_UART5_Init+0x4c>)
 8006a84:	2200      	movs	r2, #0
 8006a86:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8006a88:	4b0c      	ldr	r3, [pc, #48]	; (8006abc <MX_UART5_Init+0x4c>)
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8006a8e:	4b0b      	ldr	r3, [pc, #44]	; (8006abc <MX_UART5_Init+0x4c>)
 8006a90:	2200      	movs	r2, #0
 8006a92:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8006a94:	4b09      	ldr	r3, [pc, #36]	; (8006abc <MX_UART5_Init+0x4c>)
 8006a96:	220c      	movs	r2, #12
 8006a98:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006a9a:	4b08      	ldr	r3, [pc, #32]	; (8006abc <MX_UART5_Init+0x4c>)
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8006aa0:	4b06      	ldr	r3, [pc, #24]	; (8006abc <MX_UART5_Init+0x4c>)
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8006aa6:	4805      	ldr	r0, [pc, #20]	; (8006abc <MX_UART5_Init+0x4c>)
 8006aa8:	f7fd fac6 	bl	8004038 <HAL_UART_Init>
 8006aac:	4603      	mov	r3, r0
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d001      	beq.n	8006ab6 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8006ab2:	f000 f913 	bl	8006cdc <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8006ab6:	bf00      	nop
 8006ab8:	bd80      	pop	{r7, pc}
 8006aba:	bf00      	nop
 8006abc:	20000d9c 	.word	0x20000d9c
 8006ac0:	40005000 	.word	0x40005000

08006ac4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8006ac8:	4b11      	ldr	r3, [pc, #68]	; (8006b10 <MX_USART1_UART_Init+0x4c>)
 8006aca:	4a12      	ldr	r2, [pc, #72]	; (8006b14 <MX_USART1_UART_Init+0x50>)
 8006acc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8006ace:	4b10      	ldr	r3, [pc, #64]	; (8006b10 <MX_USART1_UART_Init+0x4c>)
 8006ad0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006ad4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006ad6:	4b0e      	ldr	r3, [pc, #56]	; (8006b10 <MX_USART1_UART_Init+0x4c>)
 8006ad8:	2200      	movs	r2, #0
 8006ada:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006adc:	4b0c      	ldr	r3, [pc, #48]	; (8006b10 <MX_USART1_UART_Init+0x4c>)
 8006ade:	2200      	movs	r2, #0
 8006ae0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8006ae2:	4b0b      	ldr	r3, [pc, #44]	; (8006b10 <MX_USART1_UART_Init+0x4c>)
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006ae8:	4b09      	ldr	r3, [pc, #36]	; (8006b10 <MX_USART1_UART_Init+0x4c>)
 8006aea:	220c      	movs	r2, #12
 8006aec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006aee:	4b08      	ldr	r3, [pc, #32]	; (8006b10 <MX_USART1_UART_Init+0x4c>)
 8006af0:	2200      	movs	r2, #0
 8006af2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8006af4:	4b06      	ldr	r3, [pc, #24]	; (8006b10 <MX_USART1_UART_Init+0x4c>)
 8006af6:	2200      	movs	r2, #0
 8006af8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006afa:	4805      	ldr	r0, [pc, #20]	; (8006b10 <MX_USART1_UART_Init+0x4c>)
 8006afc:	f7fd fa9c 	bl	8004038 <HAL_UART_Init>
 8006b00:	4603      	mov	r3, r0
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d001      	beq.n	8006b0a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8006b06:	f000 f8e9 	bl	8006cdc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8006b0a:	bf00      	nop
 8006b0c:	bd80      	pop	{r7, pc}
 8006b0e:	bf00      	nop
 8006b10:	20000e28 	.word	0x20000e28
 8006b14:	40011000 	.word	0x40011000

08006b18 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8006b1c:	4b11      	ldr	r3, [pc, #68]	; (8006b64 <MX_USART3_UART_Init+0x4c>)
 8006b1e:	4a12      	ldr	r2, [pc, #72]	; (8006b68 <MX_USART3_UART_Init+0x50>)
 8006b20:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8006b22:	4b10      	ldr	r3, [pc, #64]	; (8006b64 <MX_USART3_UART_Init+0x4c>)
 8006b24:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006b28:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8006b2a:	4b0e      	ldr	r3, [pc, #56]	; (8006b64 <MX_USART3_UART_Init+0x4c>)
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8006b30:	4b0c      	ldr	r3, [pc, #48]	; (8006b64 <MX_USART3_UART_Init+0x4c>)
 8006b32:	2200      	movs	r2, #0
 8006b34:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8006b36:	4b0b      	ldr	r3, [pc, #44]	; (8006b64 <MX_USART3_UART_Init+0x4c>)
 8006b38:	2200      	movs	r2, #0
 8006b3a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8006b3c:	4b09      	ldr	r3, [pc, #36]	; (8006b64 <MX_USART3_UART_Init+0x4c>)
 8006b3e:	220c      	movs	r2, #12
 8006b40:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006b42:	4b08      	ldr	r3, [pc, #32]	; (8006b64 <MX_USART3_UART_Init+0x4c>)
 8006b44:	2200      	movs	r2, #0
 8006b46:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8006b48:	4b06      	ldr	r3, [pc, #24]	; (8006b64 <MX_USART3_UART_Init+0x4c>)
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8006b4e:	4805      	ldr	r0, [pc, #20]	; (8006b64 <MX_USART3_UART_Init+0x4c>)
 8006b50:	f7fd fa72 	bl	8004038 <HAL_UART_Init>
 8006b54:	4603      	mov	r3, r0
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d001      	beq.n	8006b5e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8006b5a:	f000 f8bf 	bl	8006cdc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8006b5e:	bf00      	nop
 8006b60:	bd80      	pop	{r7, pc}
 8006b62:	bf00      	nop
 8006b64:	20000cb8 	.word	0x20000cb8
 8006b68:	40004800 	.word	0x40004800

08006b6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b08a      	sub	sp, #40	; 0x28
 8006b70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b72:	f107 0314 	add.w	r3, r7, #20
 8006b76:	2200      	movs	r2, #0
 8006b78:	601a      	str	r2, [r3, #0]
 8006b7a:	605a      	str	r2, [r3, #4]
 8006b7c:	609a      	str	r2, [r3, #8]
 8006b7e:	60da      	str	r2, [r3, #12]
 8006b80:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006b82:	2300      	movs	r3, #0
 8006b84:	613b      	str	r3, [r7, #16]
 8006b86:	4a49      	ldr	r2, [pc, #292]	; (8006cac <MX_GPIO_Init+0x140>)
 8006b88:	4b48      	ldr	r3, [pc, #288]	; (8006cac <MX_GPIO_Init+0x140>)
 8006b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b8c:	f043 0304 	orr.w	r3, r3, #4
 8006b90:	6313      	str	r3, [r2, #48]	; 0x30
 8006b92:	4b46      	ldr	r3, [pc, #280]	; (8006cac <MX_GPIO_Init+0x140>)
 8006b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b96:	f003 0304 	and.w	r3, r3, #4
 8006b9a:	613b      	str	r3, [r7, #16]
 8006b9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	60fb      	str	r3, [r7, #12]
 8006ba2:	4a42      	ldr	r2, [pc, #264]	; (8006cac <MX_GPIO_Init+0x140>)
 8006ba4:	4b41      	ldr	r3, [pc, #260]	; (8006cac <MX_GPIO_Init+0x140>)
 8006ba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ba8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006bac:	6313      	str	r3, [r2, #48]	; 0x30
 8006bae:	4b3f      	ldr	r3, [pc, #252]	; (8006cac <MX_GPIO_Init+0x140>)
 8006bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bb6:	60fb      	str	r3, [r7, #12]
 8006bb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006bba:	2300      	movs	r3, #0
 8006bbc:	60bb      	str	r3, [r7, #8]
 8006bbe:	4a3b      	ldr	r2, [pc, #236]	; (8006cac <MX_GPIO_Init+0x140>)
 8006bc0:	4b3a      	ldr	r3, [pc, #232]	; (8006cac <MX_GPIO_Init+0x140>)
 8006bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bc4:	f043 0301 	orr.w	r3, r3, #1
 8006bc8:	6313      	str	r3, [r2, #48]	; 0x30
 8006bca:	4b38      	ldr	r3, [pc, #224]	; (8006cac <MX_GPIO_Init+0x140>)
 8006bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bce:	f003 0301 	and.w	r3, r3, #1
 8006bd2:	60bb      	str	r3, [r7, #8]
 8006bd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	607b      	str	r3, [r7, #4]
 8006bda:	4a34      	ldr	r2, [pc, #208]	; (8006cac <MX_GPIO_Init+0x140>)
 8006bdc:	4b33      	ldr	r3, [pc, #204]	; (8006cac <MX_GPIO_Init+0x140>)
 8006bde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006be0:	f043 0302 	orr.w	r3, r3, #2
 8006be4:	6313      	str	r3, [r2, #48]	; 0x30
 8006be6:	4b31      	ldr	r3, [pc, #196]	; (8006cac <MX_GPIO_Init+0x140>)
 8006be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bea:	f003 0302 	and.w	r3, r3, #2
 8006bee:	607b      	str	r3, [r7, #4]
 8006bf0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	603b      	str	r3, [r7, #0]
 8006bf6:	4a2d      	ldr	r2, [pc, #180]	; (8006cac <MX_GPIO_Init+0x140>)
 8006bf8:	4b2c      	ldr	r3, [pc, #176]	; (8006cac <MX_GPIO_Init+0x140>)
 8006bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bfc:	f043 0308 	orr.w	r3, r3, #8
 8006c00:	6313      	str	r3, [r2, #48]	; 0x30
 8006c02:	4b2a      	ldr	r3, [pc, #168]	; (8006cac <MX_GPIO_Init+0x140>)
 8006c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c06:	f003 0308 	and.w	r3, r3, #8
 8006c0a:	603b      	str	r3, [r7, #0]
 8006c0c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Bypass_CH1_INH_Pin|Bypass_CH2_INH_Pin|LED1_Pin|RS485_ST_Pin, GPIO_PIN_RESET);
 8006c0e:	2200      	movs	r2, #0
 8006c10:	f248 1130 	movw	r1, #33072	; 0x8130
 8006c14:	4826      	ldr	r0, [pc, #152]	; (8006cb0 <MX_GPIO_Init+0x144>)
 8006c16:	f7fb f8a7 	bl	8001d68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ESP_RESET_Pin|SPI2_CS1_Pin|SPI2_CS2_Pin|SPI2_CS3_Pin
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	f64f 0104 	movw	r1, #63492	; 0xf804
 8006c20:	4824      	ldr	r0, [pc, #144]	; (8006cb4 <MX_GPIO_Init+0x148>)
 8006c22:	f7fb f8a1 	bl	8001d68 <HAL_GPIO_WritePin>
                          |SPI2_CS4_Pin|SPI2_CS5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI2_CS6_Pin|SPI2_CS7_Pin, GPIO_PIN_RESET);
 8006c26:	2200      	movs	r2, #0
 8006c28:	f44f 7140 	mov.w	r1, #768	; 0x300
 8006c2c:	4822      	ldr	r0, [pc, #136]	; (8006cb8 <MX_GPIO_Init+0x14c>)
 8006c2e:	f7fb f89b 	bl	8001d68 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Bypass_CH1_INH_Pin Bypass_CH2_INH_Pin LED1_Pin RS485_ST_Pin */
  GPIO_InitStruct.Pin = Bypass_CH1_INH_Pin|Bypass_CH2_INH_Pin|LED1_Pin|RS485_ST_Pin;
 8006c32:	f248 1330 	movw	r3, #33072	; 0x8130
 8006c36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c38:	2301      	movs	r3, #1
 8006c3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c40:	2300      	movs	r3, #0
 8006c42:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006c44:	f107 0314 	add.w	r3, r7, #20
 8006c48:	4619      	mov	r1, r3
 8006c4a:	4819      	ldr	r0, [pc, #100]	; (8006cb0 <MX_GPIO_Init+0x144>)
 8006c4c:	f7fa fef2 	bl	8001a34 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENK_SW_Pin */
  GPIO_InitStruct.Pin = ENK_SW_Pin;
 8006c50:	2310      	movs	r3, #16
 8006c52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006c54:	2300      	movs	r3, #0
 8006c56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c58:	2300      	movs	r3, #0
 8006c5a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENK_SW_GPIO_Port, &GPIO_InitStruct);
 8006c5c:	f107 0314 	add.w	r3, r7, #20
 8006c60:	4619      	mov	r1, r3
 8006c62:	4815      	ldr	r0, [pc, #84]	; (8006cb8 <MX_GPIO_Init+0x14c>)
 8006c64:	f7fa fee6 	bl	8001a34 <HAL_GPIO_Init>

  /*Configure GPIO pins : ESP_RESET_Pin SPI2_CS1_Pin SPI2_CS2_Pin SPI2_CS3_Pin
                           SPI2_CS4_Pin SPI2_CS5_Pin */
  GPIO_InitStruct.Pin = ESP_RESET_Pin|SPI2_CS1_Pin|SPI2_CS2_Pin|SPI2_CS3_Pin
 8006c68:	f64f 0304 	movw	r3, #63492	; 0xf804
 8006c6c:	617b      	str	r3, [r7, #20]
                          |SPI2_CS4_Pin|SPI2_CS5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c6e:	2301      	movs	r3, #1
 8006c70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c72:	2300      	movs	r3, #0
 8006c74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c76:	2300      	movs	r3, #0
 8006c78:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006c7a:	f107 0314 	add.w	r3, r7, #20
 8006c7e:	4619      	mov	r1, r3
 8006c80:	480c      	ldr	r0, [pc, #48]	; (8006cb4 <MX_GPIO_Init+0x148>)
 8006c82:	f7fa fed7 	bl	8001a34 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_CS6_Pin SPI2_CS7_Pin */
  GPIO_InitStruct.Pin = SPI2_CS6_Pin|SPI2_CS7_Pin;
 8006c86:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006c8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c90:	2300      	movs	r3, #0
 8006c92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c94:	2300      	movs	r3, #0
 8006c96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006c98:	f107 0314 	add.w	r3, r7, #20
 8006c9c:	4619      	mov	r1, r3
 8006c9e:	4806      	ldr	r0, [pc, #24]	; (8006cb8 <MX_GPIO_Init+0x14c>)
 8006ca0:	f7fa fec8 	bl	8001a34 <HAL_GPIO_Init>

}
 8006ca4:	bf00      	nop
 8006ca6:	3728      	adds	r7, #40	; 0x28
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	bd80      	pop	{r7, pc}
 8006cac:	40023800 	.word	0x40023800
 8006cb0:	40020000 	.word	0x40020000
 8006cb4:	40020400 	.word	0x40020400
 8006cb8:	40020800 	.word	0x40020800

08006cbc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b082      	sub	sp, #8
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(100);
 8006cc4:	2064      	movs	r0, #100	; 0x64
 8006cc6:	f7fe f9d0 	bl	800506a <osDelay>
    HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8006cca:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006cce:	4802      	ldr	r0, [pc, #8]	; (8006cd8 <StartDefaultTask+0x1c>)
 8006cd0:	f7fb f863 	bl	8001d9a <HAL_GPIO_TogglePin>
    osDelay(100);
 8006cd4:	e7f6      	b.n	8006cc4 <StartDefaultTask+0x8>
 8006cd6:	bf00      	nop
 8006cd8:	40020000 	.word	0x40020000

08006cdc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8006ce0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006ce2:	e7fe      	b.n	8006ce2 <Error_Handler+0x6>

08006ce4 <nextionTrace>:

/*
 *
 */
void nextionTrace(const char* format, ...)
{
 8006ce4:	b40f      	push	{r0, r1, r2, r3}
 8006ce6:	b580      	push	{r7, lr}
 8006ce8:	b09c      	sub	sp, #112	; 0x70
 8006cea:	af00      	add	r7, sp, #0
	int len = 100;
 8006cec:	2364      	movs	r3, #100	; 0x64
 8006cee:	66fb      	str	r3, [r7, #108]	; 0x6c
	va_list args;
	uint8_t txData[100]={0};
 8006cf0:	463b      	mov	r3, r7
 8006cf2:	2264      	movs	r2, #100	; 0x64
 8006cf4:	2100      	movs	r1, #0
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	f002 fc83 	bl	8009602 <memset>
	va_start(args, format);
 8006cfc:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8006d00:	667b      	str	r3, [r7, #100]	; 0x64
	len = vsnprintf((char*)txData, len, format, args);
 8006d02:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8006d04:	4638      	mov	r0, r7
 8006d06:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006d08:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006d0a:	f003 f9a5 	bl	800a058 <vsnprintf>
 8006d0e:	66f8      	str	r0, [r7, #108]	; 0x6c

	char* ptr = strchr((char*)txData, '\0');
 8006d10:	463b      	mov	r3, r7
 8006d12:	2100      	movs	r1, #0
 8006d14:	4618      	mov	r0, r3
 8006d16:	f002 fc9a 	bl	800964e <strchr>
 8006d1a:	66b8      	str	r0, [r7, #104]	; 0x68
	*ptr = 0xff;
 8006d1c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006d1e:	22ff      	movs	r2, #255	; 0xff
 8006d20:	701a      	strb	r2, [r3, #0]
	*(ptr+1) = 0xff;
 8006d22:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006d24:	3301      	adds	r3, #1
 8006d26:	22ff      	movs	r2, #255	; 0xff
 8006d28:	701a      	strb	r2, [r3, #0]
	*(ptr+2) = 0xff;
 8006d2a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006d2c:	3302      	adds	r3, #2
 8006d2e:	22ff      	movs	r2, #255	; 0xff
 8006d30:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&huart1, (uint8_t*)txData, len+3,10);
 8006d32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d34:	b29b      	uxth	r3, r3
 8006d36:	3303      	adds	r3, #3
 8006d38:	b29a      	uxth	r2, r3
 8006d3a:	4639      	mov	r1, r7
 8006d3c:	230a      	movs	r3, #10
 8006d3e:	4807      	ldr	r0, [pc, #28]	; (8006d5c <nextionTrace+0x78>)
 8006d40:	f7fd f9c7 	bl	80040d2 <HAL_UART_Transmit>

	HAL_UART_Receive_IT(&huart1, &RxDataUsart1, 1);
 8006d44:	2201      	movs	r2, #1
 8006d46:	4906      	ldr	r1, [pc, #24]	; (8006d60 <nextionTrace+0x7c>)
 8006d48:	4804      	ldr	r0, [pc, #16]	; (8006d5c <nextionTrace+0x78>)
 8006d4a:	f7fd fa53 	bl	80041f4 <HAL_UART_Receive_IT>
}
 8006d4e:	bf00      	nop
 8006d50:	3770      	adds	r7, #112	; 0x70
 8006d52:	46bd      	mov	sp, r7
 8006d54:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006d58:	b004      	add	sp, #16
 8006d5a:	4770      	bx	lr
 8006d5c:	20000e28 	.word	0x20000e28
 8006d60:	20000ee0 	.word	0x20000ee0

08006d64 <nextionDisplayHandler>:

/*
 *
 */
void nextionDisplayHandler()
{
 8006d64:	b590      	push	{r4, r7, lr}
 8006d66:	b087      	sub	sp, #28
 8006d68:	af00      	add	r7, sp, #0
	uint16_t unreadSize;
	static uint8_t parsingBuf[NEXTION_RX_BUF_SIZE] = {0};
	static uint8_t index;
	char* ptr;
	uint32_t value;
	char mark = 0;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	72fb      	strb	r3, [r7, #11]

	//uint8_t mark = 0;
	static uint32_t startTickTrace = 0;


	switch (ms)
 8006d6e:	4baf      	ldr	r3, [pc, #700]	; (800702c <nextionDisplayHandler+0x2c8>)
 8006d70:	781b      	ldrb	r3, [r3, #0]
 8006d72:	2b01      	cmp	r3, #1
 8006d74:	d01c      	beq.n	8006db0 <nextionDisplayHandler+0x4c>
 8006d76:	2b02      	cmp	r3, #2
 8006d78:	d066      	beq.n	8006e48 <nextionDisplayHandler+0xe4>
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	f040 80bb 	bne.w	8006ef6 <nextionDisplayHandler+0x192>
	{
		case 0:
			CircularBuffer_init(&rxBufferObject, NULL, 0);
 8006d80:	2200      	movs	r2, #0
 8006d82:	2100      	movs	r1, #0
 8006d84:	48aa      	ldr	r0, [pc, #680]	; (8007030 <nextionDisplayHandler+0x2cc>)
 8006d86:	f7ff fa17 	bl	80061b8 <CircularBuffer_init>

			// Initialize the Rx buffer.
			CircularBuffer_init(&rxBufferObject, (uint8_t * const)NextionDisplay_uartRxBuf, NEXTION_DISPLAY_BUFFERSIZE_UART_2N);
 8006d8a:	2207      	movs	r2, #7
 8006d8c:	49a9      	ldr	r1, [pc, #676]	; (8007034 <nextionDisplayHandler+0x2d0>)
 8006d8e:	48a8      	ldr	r0, [pc, #672]	; (8007030 <nextionDisplayHandler+0x2cc>)
 8006d90:	f7ff fa12 	bl	80061b8 <CircularBuffer_init>
			//start odbioru danych w przerwaniu
			HAL_UART_Receive_IT(&huart1, &RxDataUsart1, 1);
 8006d94:	2201      	movs	r2, #1
 8006d96:	49a8      	ldr	r1, [pc, #672]	; (8007038 <nextionDisplayHandler+0x2d4>)
 8006d98:	48a8      	ldr	r0, [pc, #672]	; (800703c <nextionDisplayHandler+0x2d8>)
 8006d9a:	f7fd fa2b 	bl	80041f4 <HAL_UART_Receive_IT>


			startTickTrace = HAL_GetTick();
 8006d9e:	f7fa f93d 	bl	800101c <HAL_GetTick>
 8006da2:	4602      	mov	r2, r0
 8006da4:	4ba6      	ldr	r3, [pc, #664]	; (8007040 <nextionDisplayHandler+0x2dc>)
 8006da6:	601a      	str	r2, [r3, #0]

			ms=1;
 8006da8:	4ba0      	ldr	r3, [pc, #640]	; (800702c <nextionDisplayHandler+0x2c8>)
 8006daa:	2201      	movs	r2, #1
 8006dac:	701a      	strb	r2, [r3, #0]

		break;
 8006dae:	e0a2      	b.n	8006ef6 <nextionDisplayHandler+0x192>

		//pobranie linni danych
		case 1:

			unreadSize = CircularBuffer_getUnreadSize(&rxBufferObject);
 8006db0:	489f      	ldr	r0, [pc, #636]	; (8007030 <nextionDisplayHandler+0x2cc>)
 8006db2:	f7ff fa45 	bl	8006240 <CircularBuffer_getUnreadSize>
 8006db6:	4603      	mov	r3, r0
 8006db8:	82fb      	strh	r3, [r7, #22]

			//kopiowanie linni danych z pominieciem znakow usunietych prze Backspace
			while(unreadSize)
 8006dba:	e041      	b.n	8006e40 <nextionDisplayHandler+0xdc>
			{
				CircularBuffer_popFrontByte(&rxBufferObject, &parsingBuf[index]);
 8006dbc:	4ba1      	ldr	r3, [pc, #644]	; (8007044 <nextionDisplayHandler+0x2e0>)
 8006dbe:	781b      	ldrb	r3, [r3, #0]
 8006dc0:	461a      	mov	r2, r3
 8006dc2:	4ba1      	ldr	r3, [pc, #644]	; (8007048 <nextionDisplayHandler+0x2e4>)
 8006dc4:	4413      	add	r3, r2
 8006dc6:	4619      	mov	r1, r3
 8006dc8:	4899      	ldr	r0, [pc, #612]	; (8007030 <nextionDisplayHandler+0x2cc>)
 8006dca:	f7ff faa7 	bl	800631c <CircularBuffer_popFrontByte>
				unreadSize-=1;
 8006dce:	8afb      	ldrh	r3, [r7, #22]
 8006dd0:	3b01      	subs	r3, #1
 8006dd2:	82fb      	strh	r3, [r7, #22]

				//jesli odebrano 0xFFFFFF to znacz ze koniec wiadomosci z nextion
				if((index > 3) && (parsingBuf[index] == 0xFF) && (parsingBuf[index-1] == 0xFF) && (parsingBuf[index-2] == 0xFF))
 8006dd4:	4b9b      	ldr	r3, [pc, #620]	; (8007044 <nextionDisplayHandler+0x2e0>)
 8006dd6:	781b      	ldrb	r3, [r3, #0]
 8006dd8:	2b03      	cmp	r3, #3
 8006dda:	d92b      	bls.n	8006e34 <nextionDisplayHandler+0xd0>
 8006ddc:	4b99      	ldr	r3, [pc, #612]	; (8007044 <nextionDisplayHandler+0x2e0>)
 8006dde:	781b      	ldrb	r3, [r3, #0]
 8006de0:	461a      	mov	r2, r3
 8006de2:	4b99      	ldr	r3, [pc, #612]	; (8007048 <nextionDisplayHandler+0x2e4>)
 8006de4:	5c9b      	ldrb	r3, [r3, r2]
 8006de6:	2bff      	cmp	r3, #255	; 0xff
 8006de8:	d124      	bne.n	8006e34 <nextionDisplayHandler+0xd0>
 8006dea:	4b96      	ldr	r3, [pc, #600]	; (8007044 <nextionDisplayHandler+0x2e0>)
 8006dec:	781b      	ldrb	r3, [r3, #0]
 8006dee:	3b01      	subs	r3, #1
 8006df0:	4a95      	ldr	r2, [pc, #596]	; (8007048 <nextionDisplayHandler+0x2e4>)
 8006df2:	5cd3      	ldrb	r3, [r2, r3]
 8006df4:	2bff      	cmp	r3, #255	; 0xff
 8006df6:	d11d      	bne.n	8006e34 <nextionDisplayHandler+0xd0>
 8006df8:	4b92      	ldr	r3, [pc, #584]	; (8007044 <nextionDisplayHandler+0x2e0>)
 8006dfa:	781b      	ldrb	r3, [r3, #0]
 8006dfc:	3b02      	subs	r3, #2
 8006dfe:	4a92      	ldr	r2, [pc, #584]	; (8007048 <nextionDisplayHandler+0x2e4>)
 8006e00:	5cd3      	ldrb	r3, [r2, r3]
 8006e02:	2bff      	cmp	r3, #255	; 0xff
 8006e04:	d116      	bne.n	8006e34 <nextionDisplayHandler+0xd0>
				{
					parsingBuf[index] = 0;
 8006e06:	4b8f      	ldr	r3, [pc, #572]	; (8007044 <nextionDisplayHandler+0x2e0>)
 8006e08:	781b      	ldrb	r3, [r3, #0]
 8006e0a:	461a      	mov	r2, r3
 8006e0c:	4b8e      	ldr	r3, [pc, #568]	; (8007048 <nextionDisplayHandler+0x2e4>)
 8006e0e:	2100      	movs	r1, #0
 8006e10:	5499      	strb	r1, [r3, r2]
					parsingBuf[index-1] = 0;
 8006e12:	4b8c      	ldr	r3, [pc, #560]	; (8007044 <nextionDisplayHandler+0x2e0>)
 8006e14:	781b      	ldrb	r3, [r3, #0]
 8006e16:	3b01      	subs	r3, #1
 8006e18:	4a8b      	ldr	r2, [pc, #556]	; (8007048 <nextionDisplayHandler+0x2e4>)
 8006e1a:	2100      	movs	r1, #0
 8006e1c:	54d1      	strb	r1, [r2, r3]
					parsingBuf[index-2] = 0;
 8006e1e:	4b89      	ldr	r3, [pc, #548]	; (8007044 <nextionDisplayHandler+0x2e0>)
 8006e20:	781b      	ldrb	r3, [r3, #0]
 8006e22:	3b02      	subs	r3, #2
 8006e24:	4a88      	ldr	r2, [pc, #544]	; (8007048 <nextionDisplayHandler+0x2e4>)
 8006e26:	2100      	movs	r1, #0
 8006e28:	54d1      	strb	r1, [r2, r3]

					ms = 2;
 8006e2a:	4b80      	ldr	r3, [pc, #512]	; (800702c <nextionDisplayHandler+0x2c8>)
 8006e2c:	2202      	movs	r2, #2
 8006e2e:	701a      	strb	r2, [r3, #0]
					break;
 8006e30:	bf00      	nop
				else
				{
					index+=1;
				}
			}
		break;
 8006e32:	e060      	b.n	8006ef6 <nextionDisplayHandler+0x192>
					index+=1;
 8006e34:	4b83      	ldr	r3, [pc, #524]	; (8007044 <nextionDisplayHandler+0x2e0>)
 8006e36:	781b      	ldrb	r3, [r3, #0]
 8006e38:	3301      	adds	r3, #1
 8006e3a:	b2da      	uxtb	r2, r3
 8006e3c:	4b81      	ldr	r3, [pc, #516]	; (8007044 <nextionDisplayHandler+0x2e0>)
 8006e3e:	701a      	strb	r2, [r3, #0]
			while(unreadSize)
 8006e40:	8afb      	ldrh	r3, [r7, #22]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d1ba      	bne.n	8006dbc <nextionDisplayHandler+0x58>
		break;
 8006e46:	e056      	b.n	8006ef6 <nextionDisplayHandler+0x192>

		//parsowanie linni danych
		case 2:
		{
			//szukanmie znakow '=' lub '?'
			if((ptr = strchr((const char *)parsingBuf, '=')) != NULL)
 8006e48:	213d      	movs	r1, #61	; 0x3d
 8006e4a:	487f      	ldr	r0, [pc, #508]	; (8007048 <nextionDisplayHandler+0x2e4>)
 8006e4c:	f002 fbff 	bl	800964e <strchr>
 8006e50:	6138      	str	r0, [r7, #16]
 8006e52:	693b      	ldr	r3, [r7, #16]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d005      	beq.n	8006e64 <nextionDisplayHandler+0x100>
			{
				//value = atoi(ptr+1);
				mark = '=';
 8006e58:	233d      	movs	r3, #61	; 0x3d
 8006e5a:	72fb      	strb	r3, [r7, #11]
				*ptr = 0;
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	701a      	strb	r2, [r3, #0]
 8006e62:	e00c      	b.n	8006e7e <nextionDisplayHandler+0x11a>
			}
			else if((ptr = strchr((const char *)parsingBuf, '?')) != NULL)
 8006e64:	213f      	movs	r1, #63	; 0x3f
 8006e66:	4878      	ldr	r0, [pc, #480]	; (8007048 <nextionDisplayHandler+0x2e4>)
 8006e68:	f002 fbf1 	bl	800964e <strchr>
 8006e6c:	6138      	str	r0, [r7, #16]
 8006e6e:	693b      	ldr	r3, [r7, #16]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d004      	beq.n	8006e7e <nextionDisplayHandler+0x11a>
			{
				mark = '?';
 8006e74:	233f      	movs	r3, #63	; 0x3f
 8006e76:	72fb      	strb	r3, [r7, #11]
				*ptr = 0;
 8006e78:	693b      	ldr	r3, [r7, #16]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	701a      	strb	r2, [r3, #0]
			}

			switch(parsingBuf[0])
 8006e7e:	4b72      	ldr	r3, [pc, #456]	; (8007048 <nextionDisplayHandler+0x2e4>)
 8006e80:	781b      	ldrb	r3, [r3, #0]
 8006e82:	2b30      	cmp	r3, #48	; 0x30
 8006e84:	d000      	beq.n	8006e88 <nextionDisplayHandler+0x124>
					}

				break;

				default:
				break;
 8006e86:	e02a      	b.n	8006ede <nextionDisplayHandler+0x17a>
					if(stricmp("test", (const char *)(&parsingBuf[1])) == 0)
 8006e88:	4970      	ldr	r1, [pc, #448]	; (800704c <nextionDisplayHandler+0x2e8>)
 8006e8a:	4871      	ldr	r0, [pc, #452]	; (8007050 <nextionDisplayHandler+0x2ec>)
 8006e8c:	f002 fbc1 	bl	8009612 <strcasecmp>
 8006e90:	4603      	mov	r3, r0
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d104      	bne.n	8006ea0 <nextionDisplayHandler+0x13c>
						value = ptr[1];
 8006e96:	693b      	ldr	r3, [r7, #16]
 8006e98:	3301      	adds	r3, #1
 8006e9a:	781b      	ldrb	r3, [r3, #0]
 8006e9c:	607b      	str	r3, [r7, #4]
				break;
 8006e9e:	e01d      	b.n	8006edc <nextionDisplayHandler+0x178>
					else if(stricmp("fan", (const char *)(&parsingBuf[1])) == 0)
 8006ea0:	496a      	ldr	r1, [pc, #424]	; (800704c <nextionDisplayHandler+0x2e8>)
 8006ea2:	486c      	ldr	r0, [pc, #432]	; (8007054 <nextionDisplayHandler+0x2f0>)
 8006ea4:	f002 fbb5 	bl	8009612 <strcasecmp>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d10c      	bne.n	8006ec8 <nextionDisplayHandler+0x164>
						value = ptr[1];
 8006eae:	693b      	ldr	r3, [r7, #16]
 8006eb0:	3301      	adds	r3, #1
 8006eb2:	781b      	ldrb	r3, [r3, #0]
 8006eb4:	607b      	str	r3, [r7, #4]
						TIM2->CCR3 = value * 10;
 8006eb6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8006eba:	687a      	ldr	r2, [r7, #4]
 8006ebc:	4613      	mov	r3, r2
 8006ebe:	009b      	lsls	r3, r3, #2
 8006ec0:	4413      	add	r3, r2
 8006ec2:	005b      	lsls	r3, r3, #1
 8006ec4:	63cb      	str	r3, [r1, #60]	; 0x3c
				break;
 8006ec6:	e009      	b.n	8006edc <nextionDisplayHandler+0x178>
					else if(stricmp("OdczytCzujnikow", (const char *)&parsingBuf[1]) == 0)
 8006ec8:	4960      	ldr	r1, [pc, #384]	; (800704c <nextionDisplayHandler+0x2e8>)
 8006eca:	4863      	ldr	r0, [pc, #396]	; (8007058 <nextionDisplayHandler+0x2f4>)
 8006ecc:	f002 fba1 	bl	8009612 <strcasecmp>
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d102      	bne.n	8006edc <nextionDisplayHandler+0x178>
						nextionCyclicalTrace = odczytCzujnikow;
 8006ed6:	4b61      	ldr	r3, [pc, #388]	; (800705c <nextionDisplayHandler+0x2f8>)
 8006ed8:	2201      	movs	r2, #1
 8006eda:	701a      	strb	r2, [r3, #0]
				break;
 8006edc:	bf00      	nop
			}



			ms = 1;
 8006ede:	4b53      	ldr	r3, [pc, #332]	; (800702c <nextionDisplayHandler+0x2c8>)
 8006ee0:	2201      	movs	r2, #1
 8006ee2:	701a      	strb	r2, [r3, #0]
			memset(parsingBuf, 0, NEXTION_RX_BUF_SIZE);
 8006ee4:	2220      	movs	r2, #32
 8006ee6:	2100      	movs	r1, #0
 8006ee8:	4857      	ldr	r0, [pc, #348]	; (8007048 <nextionDisplayHandler+0x2e4>)
 8006eea:	f002 fb8a 	bl	8009602 <memset>
			index = 0;
 8006eee:	4b55      	ldr	r3, [pc, #340]	; (8007044 <nextionDisplayHandler+0x2e0>)
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	701a      	strb	r2, [r3, #0]
		}

		break;
 8006ef4:	bf00      	nop
	}

	//cyliczne generowanie trace
	switch (nextionCyclicalTrace)
 8006ef6:	4b59      	ldr	r3, [pc, #356]	; (800705c <nextionDisplayHandler+0x2f8>)
 8006ef8:	781b      	ldrb	r3, [r3, #0]
 8006efa:	2b01      	cmp	r3, #1
 8006efc:	d000      	beq.n	8006f00 <nextionDisplayHandler+0x19c>

			}

			break;
		default:
			break;
 8006efe:	e11d      	b.n	800713c <nextionDisplayHandler+0x3d8>
			if((HAL_GetTick() - startTickTrace) >= 1000)
 8006f00:	f7fa f88c 	bl	800101c <HAL_GetTick>
 8006f04:	4602      	mov	r2, r0
 8006f06:	4b4e      	ldr	r3, [pc, #312]	; (8007040 <nextionDisplayHandler+0x2dc>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	1ad3      	subs	r3, r2, r3
 8006f0c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006f10:	f0c0 8113 	bcc.w	800713a <nextionDisplayHandler+0x3d6>
				startTickTrace = HAL_GetTick();
 8006f14:	f7fa f882 	bl	800101c <HAL_GetTick>
 8006f18:	4602      	mov	r2, r0
 8006f1a:	4b49      	ldr	r3, [pc, #292]	; (8007040 <nextionDisplayHandler+0x2dc>)
 8006f1c:	601a      	str	r2, [r3, #0]
				BME280_t* bme = GetBME280Sensors();
 8006f1e:	f000 fa65 	bl	80073ec <GetBME280Sensors>
 8006f22:	6038      	str	r0, [r7, #0]
				for(int i=0 ; i < MAX_NUMBER_OF_SENSORS ; i++)
 8006f24:	2300      	movs	r3, #0
 8006f26:	60fb      	str	r3, [r7, #12]
 8006f28:	e103      	b.n	8007132 <nextionDisplayHandler+0x3ce>
					if(bme[i].typeOfSensor == Unidentified_type)
 8006f2a:	68fa      	ldr	r2, [r7, #12]
 8006f2c:	4613      	mov	r3, r2
 8006f2e:	009b      	lsls	r3, r3, #2
 8006f30:	4413      	add	r3, r2
 8006f32:	009b      	lsls	r3, r3, #2
 8006f34:	461a      	mov	r2, r3
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	4413      	add	r3, r2
 8006f3a:	7b1b      	ldrb	r3, [r3, #12]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d124      	bne.n	8006f8a <nextionDisplayHandler+0x226>
						nextionTrace("t%d.txt=\"-\"", (i*3)+8);
 8006f40:	68fa      	ldr	r2, [r7, #12]
 8006f42:	4613      	mov	r3, r2
 8006f44:	005b      	lsls	r3, r3, #1
 8006f46:	4413      	add	r3, r2
 8006f48:	3308      	adds	r3, #8
 8006f4a:	4619      	mov	r1, r3
 8006f4c:	4844      	ldr	r0, [pc, #272]	; (8007060 <nextionDisplayHandler+0x2fc>)
 8006f4e:	f7ff fec9 	bl	8006ce4 <nextionTrace>
						osDelay(5);
 8006f52:	2005      	movs	r0, #5
 8006f54:	f7fe f889 	bl	800506a <osDelay>
						nextionTrace("t%d.txt=\"-\"", (i*3)+9);
 8006f58:	68fa      	ldr	r2, [r7, #12]
 8006f5a:	4613      	mov	r3, r2
 8006f5c:	005b      	lsls	r3, r3, #1
 8006f5e:	4413      	add	r3, r2
 8006f60:	3309      	adds	r3, #9
 8006f62:	4619      	mov	r1, r3
 8006f64:	483e      	ldr	r0, [pc, #248]	; (8007060 <nextionDisplayHandler+0x2fc>)
 8006f66:	f7ff febd 	bl	8006ce4 <nextionTrace>
						osDelay(5);
 8006f6a:	2005      	movs	r0, #5
 8006f6c:	f7fe f87d 	bl	800506a <osDelay>
						nextionTrace("t%d.txt=\"-\"", (i*3)+10);
 8006f70:	68fa      	ldr	r2, [r7, #12]
 8006f72:	4613      	mov	r3, r2
 8006f74:	005b      	lsls	r3, r3, #1
 8006f76:	4413      	add	r3, r2
 8006f78:	330a      	adds	r3, #10
 8006f7a:	4619      	mov	r1, r3
 8006f7c:	4838      	ldr	r0, [pc, #224]	; (8007060 <nextionDisplayHandler+0x2fc>)
 8006f7e:	f7ff feb1 	bl	8006ce4 <nextionTrace>
						osDelay(5);
 8006f82:	2005      	movs	r0, #5
 8006f84:	f7fe f871 	bl	800506a <osDelay>
 8006f88:	e0d0      	b.n	800712c <nextionDisplayHandler+0x3c8>
					else if (bme[i].typeOfSensor == BMP_280_type)
 8006f8a:	68fa      	ldr	r2, [r7, #12]
 8006f8c:	4613      	mov	r3, r2
 8006f8e:	009b      	lsls	r3, r3, #2
 8006f90:	4413      	add	r3, r2
 8006f92:	009b      	lsls	r3, r3, #2
 8006f94:	461a      	mov	r2, r3
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	4413      	add	r3, r2
 8006f9a:	7b1b      	ldrb	r3, [r3, #12]
 8006f9c:	2b01      	cmp	r3, #1
 8006f9e:	d167      	bne.n	8007070 <nextionDisplayHandler+0x30c>
						nextionTrace("t%d.txt=\"%2.1f C\"", (i*3)+8, bme[i].temp);
 8006fa0:	68fa      	ldr	r2, [r7, #12]
 8006fa2:	4613      	mov	r3, r2
 8006fa4:	005b      	lsls	r3, r3, #1
 8006fa6:	4413      	add	r3, r2
 8006fa8:	f103 0408 	add.w	r4, r3, #8
 8006fac:	68fa      	ldr	r2, [r7, #12]
 8006fae:	4613      	mov	r3, r2
 8006fb0:	009b      	lsls	r3, r3, #2
 8006fb2:	4413      	add	r3, r2
 8006fb4:	009b      	lsls	r3, r3, #2
 8006fb6:	461a      	mov	r2, r3
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	4413      	add	r3, r2
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	f7f9 fac2 	bl	8000548 <__aeabi_f2d>
 8006fc4:	4602      	mov	r2, r0
 8006fc6:	460b      	mov	r3, r1
 8006fc8:	4621      	mov	r1, r4
 8006fca:	4826      	ldr	r0, [pc, #152]	; (8007064 <nextionDisplayHandler+0x300>)
 8006fcc:	f7ff fe8a 	bl	8006ce4 <nextionTrace>
						osDelay(5);
 8006fd0:	2005      	movs	r0, #5
 8006fd2:	f7fe f84a 	bl	800506a <osDelay>
						nextionTrace("t%d.txt=\"%d hPa\"", (i*3)+9, (int)(bme[i].pres/1000));
 8006fd6:	68fa      	ldr	r2, [r7, #12]
 8006fd8:	4613      	mov	r3, r2
 8006fda:	005b      	lsls	r3, r3, #1
 8006fdc:	4413      	add	r3, r2
 8006fde:	f103 0109 	add.w	r1, r3, #9
 8006fe2:	68fa      	ldr	r2, [r7, #12]
 8006fe4:	4613      	mov	r3, r2
 8006fe6:	009b      	lsls	r3, r3, #2
 8006fe8:	4413      	add	r3, r2
 8006fea:	009b      	lsls	r3, r3, #2
 8006fec:	461a      	mov	r2, r3
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	4413      	add	r3, r2
 8006ff2:	ed93 7a01 	vldr	s14, [r3, #4]
 8006ff6:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8007068 <nextionDisplayHandler+0x304>
 8006ffa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006ffe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007002:	ee17 2a90 	vmov	r2, s15
 8007006:	4819      	ldr	r0, [pc, #100]	; (800706c <nextionDisplayHandler+0x308>)
 8007008:	f7ff fe6c 	bl	8006ce4 <nextionTrace>
						osDelay(5);
 800700c:	2005      	movs	r0, #5
 800700e:	f7fe f82c 	bl	800506a <osDelay>
						nextionTrace("t%d.txt=\"-\"", (i*3)+10);
 8007012:	68fa      	ldr	r2, [r7, #12]
 8007014:	4613      	mov	r3, r2
 8007016:	005b      	lsls	r3, r3, #1
 8007018:	4413      	add	r3, r2
 800701a:	330a      	adds	r3, #10
 800701c:	4619      	mov	r1, r3
 800701e:	4810      	ldr	r0, [pc, #64]	; (8007060 <nextionDisplayHandler+0x2fc>)
 8007020:	f7ff fe60 	bl	8006ce4 <nextionTrace>
						osDelay(5);
 8007024:	2005      	movs	r0, #5
 8007026:	f7fe f820 	bl	800506a <osDelay>
 800702a:	e07f      	b.n	800712c <nextionDisplayHandler+0x3c8>
 800702c:	20000ab0 	.word	0x20000ab0
 8007030:	20000ee4 	.word	0x20000ee4
 8007034:	20000a30 	.word	0x20000a30
 8007038:	20000ee0 	.word	0x20000ee0
 800703c:	20000e28 	.word	0x20000e28
 8007040:	20000ab4 	.word	0x20000ab4
 8007044:	20000ab8 	.word	0x20000ab8
 8007048:	20000abc 	.word	0x20000abc
 800704c:	20000abd 	.word	0x20000abd
 8007050:	0800d740 	.word	0x0800d740
 8007054:	0800d748 	.word	0x0800d748
 8007058:	0800d74c 	.word	0x0800d74c
 800705c:	20000adc 	.word	0x20000adc
 8007060:	0800d75c 	.word	0x0800d75c
 8007064:	0800d768 	.word	0x0800d768
 8007068:	447a0000 	.word	0x447a0000
 800706c:	0800d77c 	.word	0x0800d77c
					else if (bme[i].typeOfSensor == BME_280_type)
 8007070:	68fa      	ldr	r2, [r7, #12]
 8007072:	4613      	mov	r3, r2
 8007074:	009b      	lsls	r3, r3, #2
 8007076:	4413      	add	r3, r2
 8007078:	009b      	lsls	r3, r3, #2
 800707a:	461a      	mov	r2, r3
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	4413      	add	r3, r2
 8007080:	7b1b      	ldrb	r3, [r3, #12]
 8007082:	2b02      	cmp	r3, #2
 8007084:	d152      	bne.n	800712c <nextionDisplayHandler+0x3c8>
						nextionTrace("t%d.txt=\"%2.1f C\"", (i*3)+8, bme[i].temp);
 8007086:	68fa      	ldr	r2, [r7, #12]
 8007088:	4613      	mov	r3, r2
 800708a:	005b      	lsls	r3, r3, #1
 800708c:	4413      	add	r3, r2
 800708e:	f103 0408 	add.w	r4, r3, #8
 8007092:	68fa      	ldr	r2, [r7, #12]
 8007094:	4613      	mov	r3, r2
 8007096:	009b      	lsls	r3, r3, #2
 8007098:	4413      	add	r3, r2
 800709a:	009b      	lsls	r3, r3, #2
 800709c:	461a      	mov	r2, r3
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	4413      	add	r3, r2
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	4618      	mov	r0, r3
 80070a6:	f7f9 fa4f 	bl	8000548 <__aeabi_f2d>
 80070aa:	4602      	mov	r2, r0
 80070ac:	460b      	mov	r3, r1
 80070ae:	4621      	mov	r1, r4
 80070b0:	4824      	ldr	r0, [pc, #144]	; (8007144 <nextionDisplayHandler+0x3e0>)
 80070b2:	f7ff fe17 	bl	8006ce4 <nextionTrace>
						osDelay(5);
 80070b6:	2005      	movs	r0, #5
 80070b8:	f7fd ffd7 	bl	800506a <osDelay>
						nextionTrace("t%d.txt=\"%d hPa\"", (i*3)+9, (int)(bme[i].pres/1000));
 80070bc:	68fa      	ldr	r2, [r7, #12]
 80070be:	4613      	mov	r3, r2
 80070c0:	005b      	lsls	r3, r3, #1
 80070c2:	4413      	add	r3, r2
 80070c4:	f103 0109 	add.w	r1, r3, #9
 80070c8:	68fa      	ldr	r2, [r7, #12]
 80070ca:	4613      	mov	r3, r2
 80070cc:	009b      	lsls	r3, r3, #2
 80070ce:	4413      	add	r3, r2
 80070d0:	009b      	lsls	r3, r3, #2
 80070d2:	461a      	mov	r2, r3
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	4413      	add	r3, r2
 80070d8:	ed93 7a01 	vldr	s14, [r3, #4]
 80070dc:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8007148 <nextionDisplayHandler+0x3e4>
 80070e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80070e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80070e8:	ee17 2a90 	vmov	r2, s15
 80070ec:	4817      	ldr	r0, [pc, #92]	; (800714c <nextionDisplayHandler+0x3e8>)
 80070ee:	f7ff fdf9 	bl	8006ce4 <nextionTrace>
						osDelay(5);
 80070f2:	2005      	movs	r0, #5
 80070f4:	f7fd ffb9 	bl	800506a <osDelay>
						nextionTrace("t%d.txt=\"%d %RH\"", (i*3)+10, (int)(bme[i].humi));
 80070f8:	68fa      	ldr	r2, [r7, #12]
 80070fa:	4613      	mov	r3, r2
 80070fc:	005b      	lsls	r3, r3, #1
 80070fe:	4413      	add	r3, r2
 8007100:	f103 010a 	add.w	r1, r3, #10
 8007104:	68fa      	ldr	r2, [r7, #12]
 8007106:	4613      	mov	r3, r2
 8007108:	009b      	lsls	r3, r3, #2
 800710a:	4413      	add	r3, r2
 800710c:	009b      	lsls	r3, r3, #2
 800710e:	461a      	mov	r2, r3
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	4413      	add	r3, r2
 8007114:	edd3 7a02 	vldr	s15, [r3, #8]
 8007118:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800711c:	ee17 2a90 	vmov	r2, s15
 8007120:	480b      	ldr	r0, [pc, #44]	; (8007150 <nextionDisplayHandler+0x3ec>)
 8007122:	f7ff fddf 	bl	8006ce4 <nextionTrace>
						osDelay(5);
 8007126:	2005      	movs	r0, #5
 8007128:	f7fd ff9f 	bl	800506a <osDelay>
				for(int i=0 ; i < MAX_NUMBER_OF_SENSORS ; i++)
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	3301      	adds	r3, #1
 8007130:	60fb      	str	r3, [r7, #12]
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	2b06      	cmp	r3, #6
 8007136:	f77f aef8 	ble.w	8006f2a <nextionDisplayHandler+0x1c6>
			break;
 800713a:	bf00      	nop
	}


}
 800713c:	bf00      	nop
 800713e:	371c      	adds	r7, #28
 8007140:	46bd      	mov	sp, r7
 8007142:	bd90      	pop	{r4, r7, pc}
 8007144:	0800d768 	.word	0x0800d768
 8007148:	447a0000 	.word	0x447a0000
 800714c:	0800d77c 	.word	0x0800d77c
 8007150:	0800d790 	.word	0x0800d790

08007154 <StartNextionDisplayTask>:

/*
 *
 */
void StartNextionDisplayTask(void const * argument)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b082      	sub	sp, #8
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart1, &RxDataUsart1, 1);
 800715c:	2201      	movs	r2, #1
 800715e:	4905      	ldr	r1, [pc, #20]	; (8007174 <StartNextionDisplayTask+0x20>)
 8007160:	4805      	ldr	r0, [pc, #20]	; (8007178 <StartNextionDisplayTask+0x24>)
 8007162:	f7fd f847 	bl	80041f4 <HAL_UART_Receive_IT>

	while(1)
	{
		nextionDisplayHandler();	//funkcja blokujaca, dlatego poznienie tylko 1ms
 8007166:	f7ff fdfd 	bl	8006d64 <nextionDisplayHandler>
		osDelay(50);
 800716a:	2032      	movs	r0, #50	; 0x32
 800716c:	f7fd ff7d 	bl	800506a <osDelay>
		nextionDisplayHandler();	//funkcja blokujaca, dlatego poznienie tylko 1ms
 8007170:	e7f9      	b.n	8007166 <StartNextionDisplayTask+0x12>
 8007172:	bf00      	nop
 8007174:	20000ee0 	.word	0x20000ee0
 8007178:	20000e28 	.word	0x20000e28

0800717c <HAL_UART_RxCpltCallback>:

/*
 *
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b082      	sub	sp, #8
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
	//static int16_t i = 0;
	//static uint32_t Tickstart = 0;


	//LedSet(LED3, off);
	if(huart->Instance == huart1.Instance)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681a      	ldr	r2, [r3, #0]
 8007188:	4b09      	ldr	r3, [pc, #36]	; (80071b0 <HAL_UART_RxCpltCallback+0x34>)
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	429a      	cmp	r2, r3
 800718e:	d10a      	bne.n	80071a6 <HAL_UART_RxCpltCallback+0x2a>
	{
		CircularBuffer_pushBackByte(&rxBufferObject, RxDataUsart1);
 8007190:	4b08      	ldr	r3, [pc, #32]	; (80071b4 <HAL_UART_RxCpltCallback+0x38>)
 8007192:	781b      	ldrb	r3, [r3, #0]
 8007194:	4619      	mov	r1, r3
 8007196:	4808      	ldr	r0, [pc, #32]	; (80071b8 <HAL_UART_RxCpltCallback+0x3c>)
 8007198:	f7ff f87e 	bl	8006298 <CircularBuffer_pushBackByte>
		else
		{
			i++;	//ikrementue wskaznik na buforze
		}*/

		HAL_UART_Receive_IT(&huart1, &RxDataUsart1, 1);
 800719c:	2201      	movs	r2, #1
 800719e:	4905      	ldr	r1, [pc, #20]	; (80071b4 <HAL_UART_RxCpltCallback+0x38>)
 80071a0:	4803      	ldr	r0, [pc, #12]	; (80071b0 <HAL_UART_RxCpltCallback+0x34>)
 80071a2:	f7fd f827 	bl	80041f4 <HAL_UART_Receive_IT>
	}

}
 80071a6:	bf00      	nop
 80071a8:	3708      	adds	r7, #8
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd80      	pop	{r7, pc}
 80071ae:	bf00      	nop
 80071b0:	20000e28 	.word	0x20000e28
 80071b4:	20000ee0 	.word	0x20000ee0
 80071b8:	20000ee4 	.word	0x20000ee4

080071bc <StartSensorsTask>:
BME280_t BME280[MAX_NUMBER_OF_SENSORS] = {0};
uint8_t bme280_activeSensor = 1;


void StartSensorsTask(void const * argument)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b082      	sub	sp, #8
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
	BME280_SetSpiMode();
 80071c4:	f000 f8b6 	bl	8007334 <BME280_SetSpiMode>
	BME280_SetStatus();
 80071c8:	f000 f91a 	bl	8007400 <BME280_SetStatus>

	/* Infinite loop */
	for(;;)
	{
		osDelay(200);
 80071cc:	20c8      	movs	r0, #200	; 0xc8
 80071ce:	f7fd ff4c 	bl	800506a <osDelay>
		BME280_Handler();
 80071d2:	f000 f801 	bl	80071d8 <BME280_Handler>
		osDelay(200);
 80071d6:	e7f9      	b.n	80071cc <StartSensorsTask+0x10>

080071d8 <BME280_Handler>:
	}
}

void BME280_Handler()
{
 80071d8:	b590      	push	{r4, r7, lr}
 80071da:	b087      	sub	sp, #28
 80071dc:	af04      	add	r7, sp, #16
	static uint32_t startTickTrace = 0;
	uint8_t activeSensor = GetActiveSensorBME280();
 80071de:	f000 f92d 	bl	800743c <GetActiveSensorBME280>
 80071e2:	4603      	mov	r3, r0
 80071e4:	71fb      	strb	r3, [r7, #7]


	if(BME280[activeSensor].typeOfSensor == Unidentified_type)
 80071e6:	79fa      	ldrb	r2, [r7, #7]
 80071e8:	4951      	ldr	r1, [pc, #324]	; (8007330 <BME280_Handler+0x158>)
 80071ea:	4613      	mov	r3, r2
 80071ec:	009b      	lsls	r3, r3, #2
 80071ee:	4413      	add	r3, r2
 80071f0:	009b      	lsls	r3, r3, #2
 80071f2:	440b      	add	r3, r1
 80071f4:	330c      	adds	r3, #12
 80071f6:	781b      	ldrb	r3, [r3, #0]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d11a      	bne.n	8007232 <BME280_Handler+0x5a>
	{
		BME280[activeSensor].typeOfSensor = BME280_Initial(activeSensor,
 80071fc:	79fc      	ldrb	r4, [r7, #7]
 80071fe:	79f8      	ldrb	r0, [r7, #7]
 8007200:	2364      	movs	r3, #100	; 0x64
 8007202:	9303      	str	r3, [sp, #12]
 8007204:	2303      	movs	r3, #3
 8007206:	9302      	str	r3, [sp, #8]
 8007208:	2304      	movs	r3, #4
 800720a:	9301      	str	r3, [sp, #4]
 800720c:	2310      	movs	r3, #16
 800720e:	9300      	str	r3, [sp, #0]
 8007210:	2380      	movs	r3, #128	; 0x80
 8007212:	220c      	movs	r2, #12
 8007214:	21c0      	movs	r1, #192	; 0xc0
 8007216:	f000 fe79 	bl	8007f0c <BME280_Initial>
 800721a:	4603      	mov	r3, r0
 800721c:	4619      	mov	r1, r3
 800721e:	4a44      	ldr	r2, [pc, #272]	; (8007330 <BME280_Handler+0x158>)
 8007220:	4623      	mov	r3, r4
 8007222:	009b      	lsls	r3, r3, #2
 8007224:	4423      	add	r3, r4
 8007226:	009b      	lsls	r3, r3, #2
 8007228:	4413      	add	r3, r2
 800722a:	330c      	adds	r3, #12
 800722c:	460a      	mov	r2, r1
 800722e:	701a      	strb	r2, [r3, #0]
 8007230:	e078      	b.n	8007324 <BME280_Handler+0x14c>
												BME280_TEMP_OVERSAMPLING_X8,
												BME280_PRES_OVERSAMPLING_X8,
												BME280_HUM_OVERSAMPLING_X8,
												BME280_MODE_NORMAL, 100);
	}
	else if(BME280[activeSensor].typeOfSensor == BME_280_type)
 8007232:	79fa      	ldrb	r2, [r7, #7]
 8007234:	493e      	ldr	r1, [pc, #248]	; (8007330 <BME280_Handler+0x158>)
 8007236:	4613      	mov	r3, r2
 8007238:	009b      	lsls	r3, r3, #2
 800723a:	4413      	add	r3, r2
 800723c:	009b      	lsls	r3, r3, #2
 800723e:	440b      	add	r3, r1
 8007240:	330c      	adds	r3, #12
 8007242:	781b      	ldrb	r3, [r3, #0]
 8007244:	2b02      	cmp	r3, #2
 8007246:	d139      	bne.n	80072bc <BME280_Handler+0xe4>
	{
		BME280[activeSensor].temp = BME280_ReadTemperature(activeSensor);
 8007248:	79fc      	ldrb	r4, [r7, #7]
 800724a:	79fb      	ldrb	r3, [r7, #7]
 800724c:	4618      	mov	r0, r3
 800724e:	f001 f81b 	bl	8008288 <BME280_ReadTemperature>
 8007252:	eef0 7a40 	vmov.f32	s15, s0
 8007256:	4a36      	ldr	r2, [pc, #216]	; (8007330 <BME280_Handler+0x158>)
 8007258:	4623      	mov	r3, r4
 800725a:	009b      	lsls	r3, r3, #2
 800725c:	4423      	add	r3, r4
 800725e:	009b      	lsls	r3, r3, #2
 8007260:	4413      	add	r3, r2
 8007262:	edc3 7a00 	vstr	s15, [r3]
		BME280[activeSensor].pres = BME280_ReadPressure(activeSensor);
 8007266:	79fc      	ldrb	r4, [r7, #7]
 8007268:	79fb      	ldrb	r3, [r7, #7]
 800726a:	4618      	mov	r0, r3
 800726c:	f001 f894 	bl	8008398 <BME280_ReadPressure>
 8007270:	eef0 7a40 	vmov.f32	s15, s0
 8007274:	4a2e      	ldr	r2, [pc, #184]	; (8007330 <BME280_Handler+0x158>)
 8007276:	4623      	mov	r3, r4
 8007278:	009b      	lsls	r3, r3, #2
 800727a:	4423      	add	r3, r4
 800727c:	009b      	lsls	r3, r3, #2
 800727e:	4413      	add	r3, r2
 8007280:	3304      	adds	r3, #4
 8007282:	edc3 7a00 	vstr	s15, [r3]
		BME280[activeSensor].humi = BME280_ReadHumidity(activeSensor);
 8007286:	79fc      	ldrb	r4, [r7, #7]
 8007288:	79fb      	ldrb	r3, [r7, #7]
 800728a:	4618      	mov	r0, r3
 800728c:	f001 fb10 	bl	80088b0 <BME280_ReadHumidity>
 8007290:	eef0 7a40 	vmov.f32	s15, s0
 8007294:	4a26      	ldr	r2, [pc, #152]	; (8007330 <BME280_Handler+0x158>)
 8007296:	4623      	mov	r3, r4
 8007298:	009b      	lsls	r3, r3, #2
 800729a:	4423      	add	r3, r4
 800729c:	009b      	lsls	r3, r3, #2
 800729e:	4413      	add	r3, r2
 80072a0:	3308      	adds	r3, #8
 80072a2:	edc3 7a00 	vstr	s15, [r3]
		BME280[activeSensor].timeout = SENSORS_TIMEOUT;
 80072a6:	79fa      	ldrb	r2, [r7, #7]
 80072a8:	4921      	ldr	r1, [pc, #132]	; (8007330 <BME280_Handler+0x158>)
 80072aa:	4613      	mov	r3, r2
 80072ac:	009b      	lsls	r3, r3, #2
 80072ae:	4413      	add	r3, r2
 80072b0:	009b      	lsls	r3, r3, #2
 80072b2:	440b      	add	r3, r1
 80072b4:	3310      	adds	r3, #16
 80072b6:	220f      	movs	r2, #15
 80072b8:	601a      	str	r2, [r3, #0]
 80072ba:	e033      	b.n	8007324 <BME280_Handler+0x14c>
	}
	else if(BME280[activeSensor].typeOfSensor == BMP_280_type)
 80072bc:	79fa      	ldrb	r2, [r7, #7]
 80072be:	491c      	ldr	r1, [pc, #112]	; (8007330 <BME280_Handler+0x158>)
 80072c0:	4613      	mov	r3, r2
 80072c2:	009b      	lsls	r3, r3, #2
 80072c4:	4413      	add	r3, r2
 80072c6:	009b      	lsls	r3, r3, #2
 80072c8:	440b      	add	r3, r1
 80072ca:	330c      	adds	r3, #12
 80072cc:	781b      	ldrb	r3, [r3, #0]
 80072ce:	2b01      	cmp	r3, #1
 80072d0:	d128      	bne.n	8007324 <BME280_Handler+0x14c>
	{
		BME280[activeSensor].temp = BME280_ReadTemperature(activeSensor);
 80072d2:	79fc      	ldrb	r4, [r7, #7]
 80072d4:	79fb      	ldrb	r3, [r7, #7]
 80072d6:	4618      	mov	r0, r3
 80072d8:	f000 ffd6 	bl	8008288 <BME280_ReadTemperature>
 80072dc:	eef0 7a40 	vmov.f32	s15, s0
 80072e0:	4a13      	ldr	r2, [pc, #76]	; (8007330 <BME280_Handler+0x158>)
 80072e2:	4623      	mov	r3, r4
 80072e4:	009b      	lsls	r3, r3, #2
 80072e6:	4423      	add	r3, r4
 80072e8:	009b      	lsls	r3, r3, #2
 80072ea:	4413      	add	r3, r2
 80072ec:	edc3 7a00 	vstr	s15, [r3]
		BME280[activeSensor].pres = BME280_ReadPressure(activeSensor);
 80072f0:	79fc      	ldrb	r4, [r7, #7]
 80072f2:	79fb      	ldrb	r3, [r7, #7]
 80072f4:	4618      	mov	r0, r3
 80072f6:	f001 f84f 	bl	8008398 <BME280_ReadPressure>
 80072fa:	eef0 7a40 	vmov.f32	s15, s0
 80072fe:	4a0c      	ldr	r2, [pc, #48]	; (8007330 <BME280_Handler+0x158>)
 8007300:	4623      	mov	r3, r4
 8007302:	009b      	lsls	r3, r3, #2
 8007304:	4423      	add	r3, r4
 8007306:	009b      	lsls	r3, r3, #2
 8007308:	4413      	add	r3, r2
 800730a:	3304      	adds	r3, #4
 800730c:	edc3 7a00 	vstr	s15, [r3]
		BME280[activeSensor].timeout = SENSORS_TIMEOUT;
 8007310:	79fa      	ldrb	r2, [r7, #7]
 8007312:	4907      	ldr	r1, [pc, #28]	; (8007330 <BME280_Handler+0x158>)
 8007314:	4613      	mov	r3, r2
 8007316:	009b      	lsls	r3, r3, #2
 8007318:	4413      	add	r3, r2
 800731a:	009b      	lsls	r3, r3, #2
 800731c:	440b      	add	r3, r1
 800731e:	3310      	adds	r3, #16
 8007320:	220f      	movs	r2, #15
 8007322:	601a      	str	r2, [r3, #0]
	}

	IncrementActiveSensorBME280();
 8007324:	f000 f8a6 	bl	8007474 <IncrementActiveSensorBME280>

		}
	}*/


}
 8007328:	bf00      	nop
 800732a:	370c      	adds	r7, #12
 800732c:	46bd      	mov	sp, r7
 800732e:	bd90      	pop	{r4, r7, pc}
 8007330:	20000ae0 	.word	0x20000ae0

08007334 <BME280_SetSpiMode>:
	break;
	}
}*/

void BME280_SetSpiMode()
{
 8007334:	b580      	push	{r7, lr}
 8007336:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI2_CS1_GPIO_Port, SPI2_CS1_Pin, GPIO_PIN_RESET); //SPI CS DOWN
 8007338:	2200      	movs	r2, #0
 800733a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800733e:	4829      	ldr	r0, [pc, #164]	; (80073e4 <BME280_SetSpiMode+0xb0>)
 8007340:	f7fa fd12 	bl	8001d68 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS2_GPIO_Port, SPI2_CS2_Pin, GPIO_PIN_RESET); //SPI CS DOWN
 8007344:	2200      	movs	r2, #0
 8007346:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800734a:	4826      	ldr	r0, [pc, #152]	; (80073e4 <BME280_SetSpiMode+0xb0>)
 800734c:	f7fa fd0c 	bl	8001d68 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS3_GPIO_Port, SPI2_CS3_Pin, GPIO_PIN_RESET); //SPI CS DOWN
 8007350:	2200      	movs	r2, #0
 8007352:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8007356:	4823      	ldr	r0, [pc, #140]	; (80073e4 <BME280_SetSpiMode+0xb0>)
 8007358:	f7fa fd06 	bl	8001d68 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS4_GPIO_Port, SPI2_CS4_Pin, GPIO_PIN_RESET); //SPI CS DOWN
 800735c:	2200      	movs	r2, #0
 800735e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007362:	4820      	ldr	r0, [pc, #128]	; (80073e4 <BME280_SetSpiMode+0xb0>)
 8007364:	f7fa fd00 	bl	8001d68 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS5_GPIO_Port, SPI2_CS5_Pin, GPIO_PIN_RESET); //SPI CS DOWN
 8007368:	2200      	movs	r2, #0
 800736a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800736e:	481d      	ldr	r0, [pc, #116]	; (80073e4 <BME280_SetSpiMode+0xb0>)
 8007370:	f7fa fcfa 	bl	8001d68 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS6_GPIO_Port, SPI2_CS6_Pin, GPIO_PIN_RESET); //SPI CS DOWN
 8007374:	2200      	movs	r2, #0
 8007376:	f44f 7180 	mov.w	r1, #256	; 0x100
 800737a:	481b      	ldr	r0, [pc, #108]	; (80073e8 <BME280_SetSpiMode+0xb4>)
 800737c:	f7fa fcf4 	bl	8001d68 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS7_GPIO_Port, SPI2_CS7_Pin, GPIO_PIN_RESET); //SPI CS DOWN
 8007380:	2200      	movs	r2, #0
 8007382:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007386:	4818      	ldr	r0, [pc, #96]	; (80073e8 <BME280_SetSpiMode+0xb4>)
 8007388:	f7fa fcee 	bl	8001d68 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(SPI2_CS1_GPIO_Port, SPI2_CS1_Pin, GPIO_PIN_SET); //SPI CS UP
 800738c:	2201      	movs	r2, #1
 800738e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007392:	4814      	ldr	r0, [pc, #80]	; (80073e4 <BME280_SetSpiMode+0xb0>)
 8007394:	f7fa fce8 	bl	8001d68 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS2_GPIO_Port, SPI2_CS2_Pin, GPIO_PIN_SET); //SPI CS UP
 8007398:	2201      	movs	r2, #1
 800739a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800739e:	4811      	ldr	r0, [pc, #68]	; (80073e4 <BME280_SetSpiMode+0xb0>)
 80073a0:	f7fa fce2 	bl	8001d68 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS3_GPIO_Port, SPI2_CS3_Pin, GPIO_PIN_SET); //SPI CS UP
 80073a4:	2201      	movs	r2, #1
 80073a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80073aa:	480e      	ldr	r0, [pc, #56]	; (80073e4 <BME280_SetSpiMode+0xb0>)
 80073ac:	f7fa fcdc 	bl	8001d68 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS4_GPIO_Port, SPI2_CS4_Pin, GPIO_PIN_SET); //SPI CS UP
 80073b0:	2201      	movs	r2, #1
 80073b2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80073b6:	480b      	ldr	r0, [pc, #44]	; (80073e4 <BME280_SetSpiMode+0xb0>)
 80073b8:	f7fa fcd6 	bl	8001d68 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS5_GPIO_Port, SPI2_CS5_Pin, GPIO_PIN_SET); //SPI CS UP
 80073bc:	2201      	movs	r2, #1
 80073be:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80073c2:	4808      	ldr	r0, [pc, #32]	; (80073e4 <BME280_SetSpiMode+0xb0>)
 80073c4:	f7fa fcd0 	bl	8001d68 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS6_GPIO_Port, SPI2_CS6_Pin, GPIO_PIN_SET); //SPI CS UP
 80073c8:	2201      	movs	r2, #1
 80073ca:	f44f 7180 	mov.w	r1, #256	; 0x100
 80073ce:	4806      	ldr	r0, [pc, #24]	; (80073e8 <BME280_SetSpiMode+0xb4>)
 80073d0:	f7fa fcca 	bl	8001d68 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS7_GPIO_Port, SPI2_CS7_Pin, GPIO_PIN_SET); //SPI CS UP
 80073d4:	2201      	movs	r2, #1
 80073d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80073da:	4803      	ldr	r0, [pc, #12]	; (80073e8 <BME280_SetSpiMode+0xb4>)
 80073dc:	f7fa fcc4 	bl	8001d68 <HAL_GPIO_WritePin>

}
 80073e0:	bf00      	nop
 80073e2:	bd80      	pop	{r7, pc}
 80073e4:	40020400 	.word	0x40020400
 80073e8:	40020800 	.word	0x40020800

080073ec <GetBME280Sensors>:

BME280_t* GetBME280Sensors()
{
 80073ec:	b480      	push	{r7}
 80073ee:	af00      	add	r7, sp, #0
	return BME280;
 80073f0:	4b02      	ldr	r3, [pc, #8]	; (80073fc <GetBME280Sensors+0x10>)
}
 80073f2:	4618      	mov	r0, r3
 80073f4:	46bd      	mov	sp, r7
 80073f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fa:	4770      	bx	lr
 80073fc:	20000ae0 	.word	0x20000ae0

08007400 <BME280_SetStatus>:

void BME280_SetStatus()
{
 8007400:	b480      	push	{r7}
 8007402:	b083      	sub	sp, #12
 8007404:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_NUMBER_OF_SENSORS; i++)
 8007406:	2300      	movs	r3, #0
 8007408:	607b      	str	r3, [r7, #4]
 800740a:	e00c      	b.n	8007426 <BME280_SetStatus+0x26>
	{
		BME280[i].typeOfSensor = Unidentified_type;
 800740c:	490a      	ldr	r1, [pc, #40]	; (8007438 <BME280_SetStatus+0x38>)
 800740e:	687a      	ldr	r2, [r7, #4]
 8007410:	4613      	mov	r3, r2
 8007412:	009b      	lsls	r3, r3, #2
 8007414:	4413      	add	r3, r2
 8007416:	009b      	lsls	r3, r3, #2
 8007418:	440b      	add	r3, r1
 800741a:	330c      	adds	r3, #12
 800741c:	2200      	movs	r2, #0
 800741e:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < MAX_NUMBER_OF_SENSORS; i++)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	3301      	adds	r3, #1
 8007424:	607b      	str	r3, [r7, #4]
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2b06      	cmp	r3, #6
 800742a:	ddef      	ble.n	800740c <BME280_SetStatus+0xc>
	}
}
 800742c:	bf00      	nop
 800742e:	370c      	adds	r7, #12
 8007430:	46bd      	mov	sp, r7
 8007432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007436:	4770      	bx	lr
 8007438:	20000ae0 	.word	0x20000ae0

0800743c <GetActiveSensorBME280>:

uint8_t GetActiveSensorBME280()
{
 800743c:	b480      	push	{r7}
 800743e:	af00      	add	r7, sp, #0
	return activeSensorBME280;
 8007440:	4b03      	ldr	r3, [pc, #12]	; (8007450 <GetActiveSensorBME280+0x14>)
 8007442:	781b      	ldrb	r3, [r3, #0]
}
 8007444:	4618      	mov	r0, r3
 8007446:	46bd      	mov	sp, r7
 8007448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744c:	4770      	bx	lr
 800744e:	bf00      	nop
 8007450:	20000add 	.word	0x20000add

08007454 <SetActiveSensorBME280>:

void SetActiveSensorBME280(uint8_t sensor)
{
 8007454:	b480      	push	{r7}
 8007456:	b083      	sub	sp, #12
 8007458:	af00      	add	r7, sp, #0
 800745a:	4603      	mov	r3, r0
 800745c:	71fb      	strb	r3, [r7, #7]
	activeSensorBME280 = sensor;
 800745e:	4a04      	ldr	r2, [pc, #16]	; (8007470 <SetActiveSensorBME280+0x1c>)
 8007460:	79fb      	ldrb	r3, [r7, #7]
 8007462:	7013      	strb	r3, [r2, #0]
}
 8007464:	bf00      	nop
 8007466:	370c      	adds	r7, #12
 8007468:	46bd      	mov	sp, r7
 800746a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746e:	4770      	bx	lr
 8007470:	20000add 	.word	0x20000add

08007474 <IncrementActiveSensorBME280>:

void IncrementActiveSensorBME280(void)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b082      	sub	sp, #8
 8007478:	af00      	add	r7, sp, #0
	uint8_t tempActiveSensor = GetActiveSensorBME280();
 800747a:	f7ff ffdf 	bl	800743c <GetActiveSensorBME280>
 800747e:	4603      	mov	r3, r0
 8007480:	71fb      	strb	r3, [r7, #7]
	tempActiveSensor += 1;
 8007482:	79fb      	ldrb	r3, [r7, #7]
 8007484:	3301      	adds	r3, #1
 8007486:	71fb      	strb	r3, [r7, #7]
	if(tempActiveSensor >= MAX_NUMBER_OF_SENSORS)
 8007488:	79fb      	ldrb	r3, [r7, #7]
 800748a:	2b06      	cmp	r3, #6
 800748c:	d901      	bls.n	8007492 <IncrementActiveSensorBME280+0x1e>
		tempActiveSensor = 0;
 800748e:	2300      	movs	r3, #0
 8007490:	71fb      	strb	r3, [r7, #7]
	SetActiveSensorBME280(tempActiveSensor);
 8007492:	79fb      	ldrb	r3, [r7, #7]
 8007494:	4618      	mov	r0, r3
 8007496:	f7ff ffdd 	bl	8007454 <SetActiveSensorBME280>
}
 800749a:	bf00      	nop
 800749c:	3708      	adds	r7, #8
 800749e:	46bd      	mov	sp, r7
 80074a0:	bd80      	pop	{r7, pc}
	...

080074a4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b082      	sub	sp, #8
 80074a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80074aa:	2300      	movs	r3, #0
 80074ac:	607b      	str	r3, [r7, #4]
 80074ae:	4a12      	ldr	r2, [pc, #72]	; (80074f8 <HAL_MspInit+0x54>)
 80074b0:	4b11      	ldr	r3, [pc, #68]	; (80074f8 <HAL_MspInit+0x54>)
 80074b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80074b8:	6453      	str	r3, [r2, #68]	; 0x44
 80074ba:	4b0f      	ldr	r3, [pc, #60]	; (80074f8 <HAL_MspInit+0x54>)
 80074bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80074c2:	607b      	str	r3, [r7, #4]
 80074c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80074c6:	2300      	movs	r3, #0
 80074c8:	603b      	str	r3, [r7, #0]
 80074ca:	4a0b      	ldr	r2, [pc, #44]	; (80074f8 <HAL_MspInit+0x54>)
 80074cc:	4b0a      	ldr	r3, [pc, #40]	; (80074f8 <HAL_MspInit+0x54>)
 80074ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80074d4:	6413      	str	r3, [r2, #64]	; 0x40
 80074d6:	4b08      	ldr	r3, [pc, #32]	; (80074f8 <HAL_MspInit+0x54>)
 80074d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80074de:	603b      	str	r3, [r7, #0]
 80074e0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80074e2:	2200      	movs	r2, #0
 80074e4:	210f      	movs	r1, #15
 80074e6:	f06f 0001 	mvn.w	r0, #1
 80074ea:	f7fa f9da 	bl	80018a2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80074ee:	bf00      	nop
 80074f0:	3708      	adds	r7, #8
 80074f2:	46bd      	mov	sp, r7
 80074f4:	bd80      	pop	{r7, pc}
 80074f6:	bf00      	nop
 80074f8:	40023800 	.word	0x40023800

080074fc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b08a      	sub	sp, #40	; 0x28
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007504:	f107 0314 	add.w	r3, r7, #20
 8007508:	2200      	movs	r2, #0
 800750a:	601a      	str	r2, [r3, #0]
 800750c:	605a      	str	r2, [r3, #4]
 800750e:	609a      	str	r2, [r3, #8]
 8007510:	60da      	str	r2, [r3, #12]
 8007512:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	4a24      	ldr	r2, [pc, #144]	; (80075ac <HAL_ADC_MspInit+0xb0>)
 800751a:	4293      	cmp	r3, r2
 800751c:	d141      	bne.n	80075a2 <HAL_ADC_MspInit+0xa6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800751e:	2300      	movs	r3, #0
 8007520:	613b      	str	r3, [r7, #16]
 8007522:	4a23      	ldr	r2, [pc, #140]	; (80075b0 <HAL_ADC_MspInit+0xb4>)
 8007524:	4b22      	ldr	r3, [pc, #136]	; (80075b0 <HAL_ADC_MspInit+0xb4>)
 8007526:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007528:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800752c:	6453      	str	r3, [r2, #68]	; 0x44
 800752e:	4b20      	ldr	r3, [pc, #128]	; (80075b0 <HAL_ADC_MspInit+0xb4>)
 8007530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007532:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007536:	613b      	str	r3, [r7, #16]
 8007538:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800753a:	2300      	movs	r3, #0
 800753c:	60fb      	str	r3, [r7, #12]
 800753e:	4a1c      	ldr	r2, [pc, #112]	; (80075b0 <HAL_ADC_MspInit+0xb4>)
 8007540:	4b1b      	ldr	r3, [pc, #108]	; (80075b0 <HAL_ADC_MspInit+0xb4>)
 8007542:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007544:	f043 0304 	orr.w	r3, r3, #4
 8007548:	6313      	str	r3, [r2, #48]	; 0x30
 800754a:	4b19      	ldr	r3, [pc, #100]	; (80075b0 <HAL_ADC_MspInit+0xb4>)
 800754c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800754e:	f003 0304 	and.w	r3, r3, #4
 8007552:	60fb      	str	r3, [r7, #12]
 8007554:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007556:	2300      	movs	r3, #0
 8007558:	60bb      	str	r3, [r7, #8]
 800755a:	4a15      	ldr	r2, [pc, #84]	; (80075b0 <HAL_ADC_MspInit+0xb4>)
 800755c:	4b14      	ldr	r3, [pc, #80]	; (80075b0 <HAL_ADC_MspInit+0xb4>)
 800755e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007560:	f043 0302 	orr.w	r3, r3, #2
 8007564:	6313      	str	r3, [r2, #48]	; 0x30
 8007566:	4b12      	ldr	r3, [pc, #72]	; (80075b0 <HAL_ADC_MspInit+0xb4>)
 8007568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800756a:	f003 0302 	and.w	r3, r3, #2
 800756e:	60bb      	str	r3, [r7, #8]
 8007570:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = ADC_Bypass_CH1_IS_Pin|ADC_Bypass_CH2_IS_Pin;
 8007572:	2303      	movs	r3, #3
 8007574:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007576:	2303      	movs	r3, #3
 8007578:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800757a:	2300      	movs	r3, #0
 800757c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800757e:	f107 0314 	add.w	r3, r7, #20
 8007582:	4619      	mov	r1, r3
 8007584:	480b      	ldr	r0, [pc, #44]	; (80075b4 <HAL_ADC_MspInit+0xb8>)
 8007586:	f7fa fa55 	bl	8001a34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC_Bypass_current_Pin|ADC_230V_current_Pin;
 800758a:	2303      	movs	r3, #3
 800758c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800758e:	2303      	movs	r3, #3
 8007590:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007592:	2300      	movs	r3, #0
 8007594:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007596:	f107 0314 	add.w	r3, r7, #20
 800759a:	4619      	mov	r1, r3
 800759c:	4806      	ldr	r0, [pc, #24]	; (80075b8 <HAL_ADC_MspInit+0xbc>)
 800759e:	f7fa fa49 	bl	8001a34 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80075a2:	bf00      	nop
 80075a4:	3728      	adds	r7, #40	; 0x28
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bd80      	pop	{r7, pc}
 80075aa:	bf00      	nop
 80075ac:	40012000 	.word	0x40012000
 80075b0:	40023800 	.word	0x40023800
 80075b4:	40020800 	.word	0x40020800
 80075b8:	40020400 	.word	0x40020400

080075bc <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b08a      	sub	sp, #40	; 0x28
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80075c4:	f107 0314 	add.w	r3, r7, #20
 80075c8:	2200      	movs	r2, #0
 80075ca:	601a      	str	r2, [r3, #0]
 80075cc:	605a      	str	r2, [r3, #4]
 80075ce:	609a      	str	r2, [r3, #8]
 80075d0:	60da      	str	r2, [r3, #12]
 80075d2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	4a19      	ldr	r2, [pc, #100]	; (8007640 <HAL_CAN_MspInit+0x84>)
 80075da:	4293      	cmp	r3, r2
 80075dc:	d12c      	bne.n	8007638 <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80075de:	2300      	movs	r3, #0
 80075e0:	613b      	str	r3, [r7, #16]
 80075e2:	4a18      	ldr	r2, [pc, #96]	; (8007644 <HAL_CAN_MspInit+0x88>)
 80075e4:	4b17      	ldr	r3, [pc, #92]	; (8007644 <HAL_CAN_MspInit+0x88>)
 80075e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075e8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80075ec:	6413      	str	r3, [r2, #64]	; 0x40
 80075ee:	4b15      	ldr	r3, [pc, #84]	; (8007644 <HAL_CAN_MspInit+0x88>)
 80075f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80075f6:	613b      	str	r3, [r7, #16]
 80075f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80075fa:	2300      	movs	r3, #0
 80075fc:	60fb      	str	r3, [r7, #12]
 80075fe:	4a11      	ldr	r2, [pc, #68]	; (8007644 <HAL_CAN_MspInit+0x88>)
 8007600:	4b10      	ldr	r3, [pc, #64]	; (8007644 <HAL_CAN_MspInit+0x88>)
 8007602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007604:	f043 0301 	orr.w	r3, r3, #1
 8007608:	6313      	str	r3, [r2, #48]	; 0x30
 800760a:	4b0e      	ldr	r3, [pc, #56]	; (8007644 <HAL_CAN_MspInit+0x88>)
 800760c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800760e:	f003 0301 	and.w	r3, r3, #1
 8007612:	60fb      	str	r3, [r7, #12]
 8007614:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8007616:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800761a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800761c:	2302      	movs	r3, #2
 800761e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007620:	2300      	movs	r3, #0
 8007622:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007624:	2303      	movs	r3, #3
 8007626:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8007628:	2309      	movs	r3, #9
 800762a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800762c:	f107 0314 	add.w	r3, r7, #20
 8007630:	4619      	mov	r1, r3
 8007632:	4805      	ldr	r0, [pc, #20]	; (8007648 <HAL_CAN_MspInit+0x8c>)
 8007634:	f7fa f9fe 	bl	8001a34 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8007638:	bf00      	nop
 800763a:	3728      	adds	r7, #40	; 0x28
 800763c:	46bd      	mov	sp, r7
 800763e:	bd80      	pop	{r7, pc}
 8007640:	40006400 	.word	0x40006400
 8007644:	40023800 	.word	0x40023800
 8007648:	40020000 	.word	0x40020000

0800764c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b08a      	sub	sp, #40	; 0x28
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007654:	f107 0314 	add.w	r3, r7, #20
 8007658:	2200      	movs	r2, #0
 800765a:	601a      	str	r2, [r3, #0]
 800765c:	605a      	str	r2, [r3, #4]
 800765e:	609a      	str	r2, [r3, #8]
 8007660:	60da      	str	r2, [r3, #12]
 8007662:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	4a19      	ldr	r2, [pc, #100]	; (80076d0 <HAL_I2C_MspInit+0x84>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d12c      	bne.n	80076c8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800766e:	2300      	movs	r3, #0
 8007670:	613b      	str	r3, [r7, #16]
 8007672:	4a18      	ldr	r2, [pc, #96]	; (80076d4 <HAL_I2C_MspInit+0x88>)
 8007674:	4b17      	ldr	r3, [pc, #92]	; (80076d4 <HAL_I2C_MspInit+0x88>)
 8007676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007678:	f043 0302 	orr.w	r3, r3, #2
 800767c:	6313      	str	r3, [r2, #48]	; 0x30
 800767e:	4b15      	ldr	r3, [pc, #84]	; (80076d4 <HAL_I2C_MspInit+0x88>)
 8007680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007682:	f003 0302 	and.w	r3, r3, #2
 8007686:	613b      	str	r3, [r7, #16]
 8007688:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800768a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800768e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007690:	2312      	movs	r3, #18
 8007692:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007694:	2301      	movs	r3, #1
 8007696:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007698:	2303      	movs	r3, #3
 800769a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800769c:	2304      	movs	r3, #4
 800769e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80076a0:	f107 0314 	add.w	r3, r7, #20
 80076a4:	4619      	mov	r1, r3
 80076a6:	480c      	ldr	r0, [pc, #48]	; (80076d8 <HAL_I2C_MspInit+0x8c>)
 80076a8:	f7fa f9c4 	bl	8001a34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80076ac:	2300      	movs	r3, #0
 80076ae:	60fb      	str	r3, [r7, #12]
 80076b0:	4a08      	ldr	r2, [pc, #32]	; (80076d4 <HAL_I2C_MspInit+0x88>)
 80076b2:	4b08      	ldr	r3, [pc, #32]	; (80076d4 <HAL_I2C_MspInit+0x88>)
 80076b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076b6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80076ba:	6413      	str	r3, [r2, #64]	; 0x40
 80076bc:	4b05      	ldr	r3, [pc, #20]	; (80076d4 <HAL_I2C_MspInit+0x88>)
 80076be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80076c4:	60fb      	str	r3, [r7, #12]
 80076c6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80076c8:	bf00      	nop
 80076ca:	3728      	adds	r7, #40	; 0x28
 80076cc:	46bd      	mov	sp, r7
 80076ce:	bd80      	pop	{r7, pc}
 80076d0:	40005400 	.word	0x40005400
 80076d4:	40023800 	.word	0x40023800
 80076d8:	40020400 	.word	0x40020400

080076dc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b08a      	sub	sp, #40	; 0x28
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80076e4:	f107 0314 	add.w	r3, r7, #20
 80076e8:	2200      	movs	r2, #0
 80076ea:	601a      	str	r2, [r3, #0]
 80076ec:	605a      	str	r2, [r3, #4]
 80076ee:	609a      	str	r2, [r3, #8]
 80076f0:	60da      	str	r2, [r3, #12]
 80076f2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	4a28      	ldr	r2, [pc, #160]	; (800779c <HAL_SPI_MspInit+0xc0>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d14a      	bne.n	8007794 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80076fe:	2300      	movs	r3, #0
 8007700:	613b      	str	r3, [r7, #16]
 8007702:	4a27      	ldr	r2, [pc, #156]	; (80077a0 <HAL_SPI_MspInit+0xc4>)
 8007704:	4b26      	ldr	r3, [pc, #152]	; (80077a0 <HAL_SPI_MspInit+0xc4>)
 8007706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007708:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800770c:	6413      	str	r3, [r2, #64]	; 0x40
 800770e:	4b24      	ldr	r3, [pc, #144]	; (80077a0 <HAL_SPI_MspInit+0xc4>)
 8007710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007712:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007716:	613b      	str	r3, [r7, #16]
 8007718:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800771a:	2300      	movs	r3, #0
 800771c:	60fb      	str	r3, [r7, #12]
 800771e:	4a20      	ldr	r2, [pc, #128]	; (80077a0 <HAL_SPI_MspInit+0xc4>)
 8007720:	4b1f      	ldr	r3, [pc, #124]	; (80077a0 <HAL_SPI_MspInit+0xc4>)
 8007722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007724:	f043 0304 	orr.w	r3, r3, #4
 8007728:	6313      	str	r3, [r2, #48]	; 0x30
 800772a:	4b1d      	ldr	r3, [pc, #116]	; (80077a0 <HAL_SPI_MspInit+0xc4>)
 800772c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800772e:	f003 0304 	and.w	r3, r3, #4
 8007732:	60fb      	str	r3, [r7, #12]
 8007734:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007736:	2300      	movs	r3, #0
 8007738:	60bb      	str	r3, [r7, #8]
 800773a:	4a19      	ldr	r2, [pc, #100]	; (80077a0 <HAL_SPI_MspInit+0xc4>)
 800773c:	4b18      	ldr	r3, [pc, #96]	; (80077a0 <HAL_SPI_MspInit+0xc4>)
 800773e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007740:	f043 0302 	orr.w	r3, r3, #2
 8007744:	6313      	str	r3, [r2, #48]	; 0x30
 8007746:	4b16      	ldr	r3, [pc, #88]	; (80077a0 <HAL_SPI_MspInit+0xc4>)
 8007748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800774a:	f003 0302 	and.w	r3, r3, #2
 800774e:	60bb      	str	r3, [r7, #8]
 8007750:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8007752:	230c      	movs	r3, #12
 8007754:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007756:	2302      	movs	r3, #2
 8007758:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800775a:	2300      	movs	r3, #0
 800775c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800775e:	2303      	movs	r3, #3
 8007760:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007762:	2305      	movs	r3, #5
 8007764:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007766:	f107 0314 	add.w	r3, r7, #20
 800776a:	4619      	mov	r1, r3
 800776c:	480d      	ldr	r0, [pc, #52]	; (80077a4 <HAL_SPI_MspInit+0xc8>)
 800776e:	f7fa f961 	bl	8001a34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8007772:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007776:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007778:	2302      	movs	r3, #2
 800777a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800777c:	2300      	movs	r3, #0
 800777e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007780:	2303      	movs	r3, #3
 8007782:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007784:	2305      	movs	r3, #5
 8007786:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007788:	f107 0314 	add.w	r3, r7, #20
 800778c:	4619      	mov	r1, r3
 800778e:	4806      	ldr	r0, [pc, #24]	; (80077a8 <HAL_SPI_MspInit+0xcc>)
 8007790:	f7fa f950 	bl	8001a34 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8007794:	bf00      	nop
 8007796:	3728      	adds	r7, #40	; 0x28
 8007798:	46bd      	mov	sp, r7
 800779a:	bd80      	pop	{r7, pc}
 800779c:	40003800 	.word	0x40003800
 80077a0:	40023800 	.word	0x40023800
 80077a4:	40020800 	.word	0x40020800
 80077a8:	40020400 	.word	0x40020400

080077ac <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80077ac:	b480      	push	{r7}
 80077ae:	b085      	sub	sp, #20
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077bc:	d10e      	bne.n	80077dc <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80077be:	2300      	movs	r3, #0
 80077c0:	60fb      	str	r3, [r7, #12]
 80077c2:	4a13      	ldr	r2, [pc, #76]	; (8007810 <HAL_TIM_PWM_MspInit+0x64>)
 80077c4:	4b12      	ldr	r3, [pc, #72]	; (8007810 <HAL_TIM_PWM_MspInit+0x64>)
 80077c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077c8:	f043 0301 	orr.w	r3, r3, #1
 80077cc:	6413      	str	r3, [r2, #64]	; 0x40
 80077ce:	4b10      	ldr	r3, [pc, #64]	; (8007810 <HAL_TIM_PWM_MspInit+0x64>)
 80077d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077d2:	f003 0301 	and.w	r3, r3, #1
 80077d6:	60fb      	str	r3, [r7, #12]
 80077d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80077da:	e012      	b.n	8007802 <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM4)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	4a0c      	ldr	r2, [pc, #48]	; (8007814 <HAL_TIM_PWM_MspInit+0x68>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d10d      	bne.n	8007802 <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80077e6:	2300      	movs	r3, #0
 80077e8:	60bb      	str	r3, [r7, #8]
 80077ea:	4a09      	ldr	r2, [pc, #36]	; (8007810 <HAL_TIM_PWM_MspInit+0x64>)
 80077ec:	4b08      	ldr	r3, [pc, #32]	; (8007810 <HAL_TIM_PWM_MspInit+0x64>)
 80077ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077f0:	f043 0304 	orr.w	r3, r3, #4
 80077f4:	6413      	str	r3, [r2, #64]	; 0x40
 80077f6:	4b06      	ldr	r3, [pc, #24]	; (8007810 <HAL_TIM_PWM_MspInit+0x64>)
 80077f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077fa:	f003 0304 	and.w	r3, r3, #4
 80077fe:	60bb      	str	r3, [r7, #8]
 8007800:	68bb      	ldr	r3, [r7, #8]
}
 8007802:	bf00      	nop
 8007804:	3714      	adds	r7, #20
 8007806:	46bd      	mov	sp, r7
 8007808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780c:	4770      	bx	lr
 800780e:	bf00      	nop
 8007810:	40023800 	.word	0x40023800
 8007814:	40000800 	.word	0x40000800

08007818 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8007818:	b580      	push	{r7, lr}
 800781a:	b08a      	sub	sp, #40	; 0x28
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007820:	f107 0314 	add.w	r3, r7, #20
 8007824:	2200      	movs	r2, #0
 8007826:	601a      	str	r2, [r3, #0]
 8007828:	605a      	str	r2, [r3, #4]
 800782a:	609a      	str	r2, [r3, #8]
 800782c:	60da      	str	r2, [r3, #12]
 800782e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	4a19      	ldr	r2, [pc, #100]	; (800789c <HAL_TIM_Encoder_MspInit+0x84>)
 8007836:	4293      	cmp	r3, r2
 8007838:	d12b      	bne.n	8007892 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800783a:	2300      	movs	r3, #0
 800783c:	613b      	str	r3, [r7, #16]
 800783e:	4a18      	ldr	r2, [pc, #96]	; (80078a0 <HAL_TIM_Encoder_MspInit+0x88>)
 8007840:	4b17      	ldr	r3, [pc, #92]	; (80078a0 <HAL_TIM_Encoder_MspInit+0x88>)
 8007842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007844:	f043 0302 	orr.w	r3, r3, #2
 8007848:	6413      	str	r3, [r2, #64]	; 0x40
 800784a:	4b15      	ldr	r3, [pc, #84]	; (80078a0 <HAL_TIM_Encoder_MspInit+0x88>)
 800784c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800784e:	f003 0302 	and.w	r3, r3, #2
 8007852:	613b      	str	r3, [r7, #16]
 8007854:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007856:	2300      	movs	r3, #0
 8007858:	60fb      	str	r3, [r7, #12]
 800785a:	4a11      	ldr	r2, [pc, #68]	; (80078a0 <HAL_TIM_Encoder_MspInit+0x88>)
 800785c:	4b10      	ldr	r3, [pc, #64]	; (80078a0 <HAL_TIM_Encoder_MspInit+0x88>)
 800785e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007860:	f043 0301 	orr.w	r3, r3, #1
 8007864:	6313      	str	r3, [r2, #48]	; 0x30
 8007866:	4b0e      	ldr	r3, [pc, #56]	; (80078a0 <HAL_TIM_Encoder_MspInit+0x88>)
 8007868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800786a:	f003 0301 	and.w	r3, r3, #1
 800786e:	60fb      	str	r3, [r7, #12]
 8007870:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = TIM3_CH3_ENK_A_Pin|TIM3_CH4_ENK_B_Pin;
 8007872:	23c0      	movs	r3, #192	; 0xc0
 8007874:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007876:	2302      	movs	r3, #2
 8007878:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800787a:	2300      	movs	r3, #0
 800787c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800787e:	2300      	movs	r3, #0
 8007880:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8007882:	2302      	movs	r3, #2
 8007884:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007886:	f107 0314 	add.w	r3, r7, #20
 800788a:	4619      	mov	r1, r3
 800788c:	4805      	ldr	r0, [pc, #20]	; (80078a4 <HAL_TIM_Encoder_MspInit+0x8c>)
 800788e:	f7fa f8d1 	bl	8001a34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8007892:	bf00      	nop
 8007894:	3728      	adds	r7, #40	; 0x28
 8007896:	46bd      	mov	sp, r7
 8007898:	bd80      	pop	{r7, pc}
 800789a:	bf00      	nop
 800789c:	40000400 	.word	0x40000400
 80078a0:	40023800 	.word	0x40023800
 80078a4:	40020000 	.word	0x40020000

080078a8 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b08a      	sub	sp, #40	; 0x28
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80078b0:	f107 0314 	add.w	r3, r7, #20
 80078b4:	2200      	movs	r2, #0
 80078b6:	601a      	str	r2, [r3, #0]
 80078b8:	605a      	str	r2, [r3, #4]
 80078ba:	609a      	str	r2, [r3, #8]
 80078bc:	60da      	str	r2, [r3, #12]
 80078be:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM8)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	4a19      	ldr	r2, [pc, #100]	; (800792c <HAL_TIM_IC_MspInit+0x84>)
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d12b      	bne.n	8007922 <HAL_TIM_IC_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80078ca:	2300      	movs	r3, #0
 80078cc:	613b      	str	r3, [r7, #16]
 80078ce:	4a18      	ldr	r2, [pc, #96]	; (8007930 <HAL_TIM_IC_MspInit+0x88>)
 80078d0:	4b17      	ldr	r3, [pc, #92]	; (8007930 <HAL_TIM_IC_MspInit+0x88>)
 80078d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078d4:	f043 0302 	orr.w	r3, r3, #2
 80078d8:	6453      	str	r3, [r2, #68]	; 0x44
 80078da:	4b15      	ldr	r3, [pc, #84]	; (8007930 <HAL_TIM_IC_MspInit+0x88>)
 80078dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078de:	f003 0302 	and.w	r3, r3, #2
 80078e2:	613b      	str	r3, [r7, #16]
 80078e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80078e6:	2300      	movs	r3, #0
 80078e8:	60fb      	str	r3, [r7, #12]
 80078ea:	4a11      	ldr	r2, [pc, #68]	; (8007930 <HAL_TIM_IC_MspInit+0x88>)
 80078ec:	4b10      	ldr	r3, [pc, #64]	; (8007930 <HAL_TIM_IC_MspInit+0x88>)
 80078ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078f0:	f043 0304 	orr.w	r3, r3, #4
 80078f4:	6313      	str	r3, [r2, #48]	; 0x30
 80078f6:	4b0e      	ldr	r3, [pc, #56]	; (8007930 <HAL_TIM_IC_MspInit+0x88>)
 80078f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078fa:	f003 0304 	and.w	r3, r3, #4
 80078fe:	60fb      	str	r3, [r7, #12]
 8007900:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = FAN1_TACHO_Pin|FAN2_TACHO_Pin;
 8007902:	23c0      	movs	r3, #192	; 0xc0
 8007904:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007906:	2302      	movs	r3, #2
 8007908:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800790a:	2300      	movs	r3, #0
 800790c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800790e:	2300      	movs	r3, #0
 8007910:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8007912:	2303      	movs	r3, #3
 8007914:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007916:	f107 0314 	add.w	r3, r7, #20
 800791a:	4619      	mov	r1, r3
 800791c:	4805      	ldr	r0, [pc, #20]	; (8007934 <HAL_TIM_IC_MspInit+0x8c>)
 800791e:	f7fa f889 	bl	8001a34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8007922:	bf00      	nop
 8007924:	3728      	adds	r7, #40	; 0x28
 8007926:	46bd      	mov	sp, r7
 8007928:	bd80      	pop	{r7, pc}
 800792a:	bf00      	nop
 800792c:	40010400 	.word	0x40010400
 8007930:	40023800 	.word	0x40023800
 8007934:	40020800 	.word	0x40020800

08007938 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b08a      	sub	sp, #40	; 0x28
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007940:	f107 0314 	add.w	r3, r7, #20
 8007944:	2200      	movs	r2, #0
 8007946:	601a      	str	r2, [r3, #0]
 8007948:	605a      	str	r2, [r3, #4]
 800794a:	609a      	str	r2, [r3, #8]
 800794c:	60da      	str	r2, [r3, #12]
 800794e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007958:	d11e      	bne.n	8007998 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800795a:	2300      	movs	r3, #0
 800795c:	613b      	str	r3, [r7, #16]
 800795e:	4a22      	ldr	r2, [pc, #136]	; (80079e8 <HAL_TIM_MspPostInit+0xb0>)
 8007960:	4b21      	ldr	r3, [pc, #132]	; (80079e8 <HAL_TIM_MspPostInit+0xb0>)
 8007962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007964:	f043 0301 	orr.w	r3, r3, #1
 8007968:	6313      	str	r3, [r2, #48]	; 0x30
 800796a:	4b1f      	ldr	r3, [pc, #124]	; (80079e8 <HAL_TIM_MspPostInit+0xb0>)
 800796c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800796e:	f003 0301 	and.w	r3, r3, #1
 8007972:	613b      	str	r3, [r7, #16]
 8007974:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = FAN1_PWM_uC_Pin|FAN2_PWM_uC_Pin|HEATER_uC_Pin;
 8007976:	2307      	movs	r3, #7
 8007978:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800797a:	2302      	movs	r3, #2
 800797c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800797e:	2300      	movs	r3, #0
 8007980:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007982:	2300      	movs	r3, #0
 8007984:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8007986:	2301      	movs	r3, #1
 8007988:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800798a:	f107 0314 	add.w	r3, r7, #20
 800798e:	4619      	mov	r1, r3
 8007990:	4816      	ldr	r0, [pc, #88]	; (80079ec <HAL_TIM_MspPostInit+0xb4>)
 8007992:	f7fa f84f 	bl	8001a34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8007996:	e022      	b.n	80079de <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM4)
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	4a14      	ldr	r2, [pc, #80]	; (80079f0 <HAL_TIM_MspPostInit+0xb8>)
 800799e:	4293      	cmp	r3, r2
 80079a0:	d11d      	bne.n	80079de <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80079a2:	2300      	movs	r3, #0
 80079a4:	60fb      	str	r3, [r7, #12]
 80079a6:	4a10      	ldr	r2, [pc, #64]	; (80079e8 <HAL_TIM_MspPostInit+0xb0>)
 80079a8:	4b0f      	ldr	r3, [pc, #60]	; (80079e8 <HAL_TIM_MspPostInit+0xb0>)
 80079aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079ac:	f043 0302 	orr.w	r3, r3, #2
 80079b0:	6313      	str	r3, [r2, #48]	; 0x30
 80079b2:	4b0d      	ldr	r3, [pc, #52]	; (80079e8 <HAL_TIM_MspPostInit+0xb0>)
 80079b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079b6:	f003 0302 	and.w	r3, r3, #2
 80079ba:	60fb      	str	r3, [r7, #12]
 80079bc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Bypass_CH1_PWM_Pin|Bypass_CH2_PWM_Pin;
 80079be:	23c0      	movs	r3, #192	; 0xc0
 80079c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80079c2:	2302      	movs	r3, #2
 80079c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80079c6:	2300      	movs	r3, #0
 80079c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80079ca:	2300      	movs	r3, #0
 80079cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80079ce:	2302      	movs	r3, #2
 80079d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80079d2:	f107 0314 	add.w	r3, r7, #20
 80079d6:	4619      	mov	r1, r3
 80079d8:	4806      	ldr	r0, [pc, #24]	; (80079f4 <HAL_TIM_MspPostInit+0xbc>)
 80079da:	f7fa f82b 	bl	8001a34 <HAL_GPIO_Init>
}
 80079de:	bf00      	nop
 80079e0:	3728      	adds	r7, #40	; 0x28
 80079e2:	46bd      	mov	sp, r7
 80079e4:	bd80      	pop	{r7, pc}
 80079e6:	bf00      	nop
 80079e8:	40023800 	.word	0x40023800
 80079ec:	40020000 	.word	0x40020000
 80079f0:	40000800 	.word	0x40000800
 80079f4:	40020400 	.word	0x40020400

080079f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b08e      	sub	sp, #56	; 0x38
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007a00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007a04:	2200      	movs	r2, #0
 8007a06:	601a      	str	r2, [r3, #0]
 8007a08:	605a      	str	r2, [r3, #4]
 8007a0a:	609a      	str	r2, [r3, #8]
 8007a0c:	60da      	str	r2, [r3, #12]
 8007a0e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	4a5f      	ldr	r2, [pc, #380]	; (8007b94 <HAL_UART_MspInit+0x19c>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d14b      	bne.n	8007ab2 <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	623b      	str	r3, [r7, #32]
 8007a1e:	4a5e      	ldr	r2, [pc, #376]	; (8007b98 <HAL_UART_MspInit+0x1a0>)
 8007a20:	4b5d      	ldr	r3, [pc, #372]	; (8007b98 <HAL_UART_MspInit+0x1a0>)
 8007a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a24:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007a28:	6413      	str	r3, [r2, #64]	; 0x40
 8007a2a:	4b5b      	ldr	r3, [pc, #364]	; (8007b98 <HAL_UART_MspInit+0x1a0>)
 8007a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007a32:	623b      	str	r3, [r7, #32]
 8007a34:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007a36:	2300      	movs	r3, #0
 8007a38:	61fb      	str	r3, [r7, #28]
 8007a3a:	4a57      	ldr	r2, [pc, #348]	; (8007b98 <HAL_UART_MspInit+0x1a0>)
 8007a3c:	4b56      	ldr	r3, [pc, #344]	; (8007b98 <HAL_UART_MspInit+0x1a0>)
 8007a3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a40:	f043 0304 	orr.w	r3, r3, #4
 8007a44:	6313      	str	r3, [r2, #48]	; 0x30
 8007a46:	4b54      	ldr	r3, [pc, #336]	; (8007b98 <HAL_UART_MspInit+0x1a0>)
 8007a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a4a:	f003 0304 	and.w	r3, r3, #4
 8007a4e:	61fb      	str	r3, [r7, #28]
 8007a50:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007a52:	2300      	movs	r3, #0
 8007a54:	61bb      	str	r3, [r7, #24]
 8007a56:	4a50      	ldr	r2, [pc, #320]	; (8007b98 <HAL_UART_MspInit+0x1a0>)
 8007a58:	4b4f      	ldr	r3, [pc, #316]	; (8007b98 <HAL_UART_MspInit+0x1a0>)
 8007a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a5c:	f043 0308 	orr.w	r3, r3, #8
 8007a60:	6313      	str	r3, [r2, #48]	; 0x30
 8007a62:	4b4d      	ldr	r3, [pc, #308]	; (8007b98 <HAL_UART_MspInit+0x1a0>)
 8007a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a66:	f003 0308 	and.w	r3, r3, #8
 8007a6a:	61bb      	str	r3, [r7, #24]
 8007a6c:	69bb      	ldr	r3, [r7, #24]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = UART5_TX_ESP_Pin;
 8007a6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007a72:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007a74:	2302      	movs	r3, #2
 8007a76:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007a78:	2301      	movs	r3, #1
 8007a7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007a7c:	2303      	movs	r3, #3
 8007a7e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8007a80:	2308      	movs	r3, #8
 8007a82:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(UART5_TX_ESP_GPIO_Port, &GPIO_InitStruct);
 8007a84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007a88:	4619      	mov	r1, r3
 8007a8a:	4844      	ldr	r0, [pc, #272]	; (8007b9c <HAL_UART_MspInit+0x1a4>)
 8007a8c:	f7f9 ffd2 	bl	8001a34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = UART5_RX_ESP_Pin;
 8007a90:	2304      	movs	r3, #4
 8007a92:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007a94:	2302      	movs	r3, #2
 8007a96:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007a98:	2301      	movs	r3, #1
 8007a9a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007a9c:	2303      	movs	r3, #3
 8007a9e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8007aa0:	2308      	movs	r3, #8
 8007aa2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(UART5_RX_ESP_GPIO_Port, &GPIO_InitStruct);
 8007aa4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007aa8:	4619      	mov	r1, r3
 8007aaa:	483d      	ldr	r0, [pc, #244]	; (8007ba0 <HAL_UART_MspInit+0x1a8>)
 8007aac:	f7f9 ffc2 	bl	8001a34 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8007ab0:	e06c      	b.n	8007b8c <HAL_UART_MspInit+0x194>
  else if(huart->Instance==USART1)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	4a3b      	ldr	r2, [pc, #236]	; (8007ba4 <HAL_UART_MspInit+0x1ac>)
 8007ab8:	4293      	cmp	r3, r2
 8007aba:	d135      	bne.n	8007b28 <HAL_UART_MspInit+0x130>
    __HAL_RCC_USART1_CLK_ENABLE();
 8007abc:	2300      	movs	r3, #0
 8007abe:	617b      	str	r3, [r7, #20]
 8007ac0:	4a35      	ldr	r2, [pc, #212]	; (8007b98 <HAL_UART_MspInit+0x1a0>)
 8007ac2:	4b35      	ldr	r3, [pc, #212]	; (8007b98 <HAL_UART_MspInit+0x1a0>)
 8007ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ac6:	f043 0310 	orr.w	r3, r3, #16
 8007aca:	6453      	str	r3, [r2, #68]	; 0x44
 8007acc:	4b32      	ldr	r3, [pc, #200]	; (8007b98 <HAL_UART_MspInit+0x1a0>)
 8007ace:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ad0:	f003 0310 	and.w	r3, r3, #16
 8007ad4:	617b      	str	r3, [r7, #20]
 8007ad6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007ad8:	2300      	movs	r3, #0
 8007ada:	613b      	str	r3, [r7, #16]
 8007adc:	4a2e      	ldr	r2, [pc, #184]	; (8007b98 <HAL_UART_MspInit+0x1a0>)
 8007ade:	4b2e      	ldr	r3, [pc, #184]	; (8007b98 <HAL_UART_MspInit+0x1a0>)
 8007ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ae2:	f043 0301 	orr.w	r3, r3, #1
 8007ae6:	6313      	str	r3, [r2, #48]	; 0x30
 8007ae8:	4b2b      	ldr	r3, [pc, #172]	; (8007b98 <HAL_UART_MspInit+0x1a0>)
 8007aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007aec:	f003 0301 	and.w	r3, r3, #1
 8007af0:	613b      	str	r3, [r7, #16]
 8007af2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = USART1_TX_NEXTION_Pin|USART1_RX_NEXTION_Pin;
 8007af4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8007af8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007afa:	2302      	movs	r3, #2
 8007afc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007afe:	2300      	movs	r3, #0
 8007b00:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007b02:	2303      	movs	r3, #3
 8007b04:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8007b06:	2307      	movs	r3, #7
 8007b08:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007b0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007b0e:	4619      	mov	r1, r3
 8007b10:	4825      	ldr	r0, [pc, #148]	; (8007ba8 <HAL_UART_MspInit+0x1b0>)
 8007b12:	f7f9 ff8f 	bl	8001a34 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8007b16:	2200      	movs	r2, #0
 8007b18:	2105      	movs	r1, #5
 8007b1a:	2025      	movs	r0, #37	; 0x25
 8007b1c:	f7f9 fec1 	bl	80018a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8007b20:	2025      	movs	r0, #37	; 0x25
 8007b22:	f7f9 feda 	bl	80018da <HAL_NVIC_EnableIRQ>
}
 8007b26:	e031      	b.n	8007b8c <HAL_UART_MspInit+0x194>
  else if(huart->Instance==USART3)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	4a1f      	ldr	r2, [pc, #124]	; (8007bac <HAL_UART_MspInit+0x1b4>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d12c      	bne.n	8007b8c <HAL_UART_MspInit+0x194>
    __HAL_RCC_USART3_CLK_ENABLE();
 8007b32:	2300      	movs	r3, #0
 8007b34:	60fb      	str	r3, [r7, #12]
 8007b36:	4a18      	ldr	r2, [pc, #96]	; (8007b98 <HAL_UART_MspInit+0x1a0>)
 8007b38:	4b17      	ldr	r3, [pc, #92]	; (8007b98 <HAL_UART_MspInit+0x1a0>)
 8007b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007b40:	6413      	str	r3, [r2, #64]	; 0x40
 8007b42:	4b15      	ldr	r3, [pc, #84]	; (8007b98 <HAL_UART_MspInit+0x1a0>)
 8007b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007b4a:	60fb      	str	r3, [r7, #12]
 8007b4c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007b4e:	2300      	movs	r3, #0
 8007b50:	60bb      	str	r3, [r7, #8]
 8007b52:	4a11      	ldr	r2, [pc, #68]	; (8007b98 <HAL_UART_MspInit+0x1a0>)
 8007b54:	4b10      	ldr	r3, [pc, #64]	; (8007b98 <HAL_UART_MspInit+0x1a0>)
 8007b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b58:	f043 0304 	orr.w	r3, r3, #4
 8007b5c:	6313      	str	r3, [r2, #48]	; 0x30
 8007b5e:	4b0e      	ldr	r3, [pc, #56]	; (8007b98 <HAL_UART_MspInit+0x1a0>)
 8007b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b62:	f003 0304 	and.w	r3, r3, #4
 8007b66:	60bb      	str	r3, [r7, #8]
 8007b68:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 8007b6a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8007b6e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b70:	2302      	movs	r3, #2
 8007b72:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b74:	2300      	movs	r3, #0
 8007b76:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007b78:	2303      	movs	r3, #3
 8007b7a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8007b7c:	2307      	movs	r3, #7
 8007b7e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007b80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007b84:	4619      	mov	r1, r3
 8007b86:	4805      	ldr	r0, [pc, #20]	; (8007b9c <HAL_UART_MspInit+0x1a4>)
 8007b88:	f7f9 ff54 	bl	8001a34 <HAL_GPIO_Init>
}
 8007b8c:	bf00      	nop
 8007b8e:	3738      	adds	r7, #56	; 0x38
 8007b90:	46bd      	mov	sp, r7
 8007b92:	bd80      	pop	{r7, pc}
 8007b94:	40005000 	.word	0x40005000
 8007b98:	40023800 	.word	0x40023800
 8007b9c:	40020800 	.word	0x40020800
 8007ba0:	40020c00 	.word	0x40020c00
 8007ba4:	40011000 	.word	0x40011000
 8007ba8:	40020000 	.word	0x40020000
 8007bac:	40004800 	.word	0x40004800

08007bb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007bb0:	b480      	push	{r7}
 8007bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8007bb4:	e7fe      	b.n	8007bb4 <NMI_Handler+0x4>

08007bb6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007bb6:	b480      	push	{r7}
 8007bb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007bba:	e7fe      	b.n	8007bba <HardFault_Handler+0x4>

08007bbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007bc0:	e7fe      	b.n	8007bc0 <MemManage_Handler+0x4>

08007bc2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007bc2:	b480      	push	{r7}
 8007bc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007bc6:	e7fe      	b.n	8007bc6 <BusFault_Handler+0x4>

08007bc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007bcc:	e7fe      	b.n	8007bcc <UsageFault_Handler+0x4>

08007bce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007bce:	b480      	push	{r7}
 8007bd0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007bd2:	bf00      	nop
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bda:	4770      	bx	lr

08007bdc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007be0:	f7f9 fa08 	bl	8000ff4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8007be4:	f7fe fa64 	bl	80060b0 <xTaskGetSchedulerState>
 8007be8:	4603      	mov	r3, r0
 8007bea:	2b01      	cmp	r3, #1
 8007bec:	d001      	beq.n	8007bf2 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8007bee:	f7fd fcbb 	bl	8005568 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007bf2:	bf00      	nop
 8007bf4:	bd80      	pop	{r7, pc}
	...

08007bf8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8007bfc:	4802      	ldr	r0, [pc, #8]	; (8007c08 <USART1_IRQHandler+0x10>)
 8007bfe:	f7fc fb29 	bl	8004254 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8007c02:	bf00      	nop
 8007c04:	bd80      	pop	{r7, pc}
 8007c06:	bf00      	nop
 8007c08:	20000e28 	.word	0x20000e28

08007c0c <convert16BitData>:
#define LED_ON 				HAL_GPIO_WritePin(LED_GPIO_PORT, LED_PIN, GPIO_PIN_SET)
#define LED_OFF 			HAL_GPIO_WritePin(LED_GPIO_PORT, LED_PIN, GPIO_PIN_RESET)
#define LED_TGL 			HAL_GPIO_TogglePin(LED_GPIO_PORT, LED_PIN)
//------------------------------------------------
static inline uint16_t convert16BitData(uint16_t data)
{
 8007c0c:	b480      	push	{r7}
 8007c0e:	b083      	sub	sp, #12
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	4603      	mov	r3, r0
 8007c14:	80fb      	strh	r3, [r7, #6]
	return ((((data)>>8)&0xff)|(((data)<<8)&0xff00));
 8007c16:	88fb      	ldrh	r3, [r7, #6]
 8007c18:	0a1b      	lsrs	r3, r3, #8
 8007c1a:	b29b      	uxth	r3, r3
 8007c1c:	b21a      	sxth	r2, r3
 8007c1e:	88fb      	ldrh	r3, [r7, #6]
 8007c20:	021b      	lsls	r3, r3, #8
 8007c22:	b21b      	sxth	r3, r3
 8007c24:	4313      	orrs	r3, r2
 8007c26:	b21b      	sxth	r3, r3
 8007c28:	b29b      	uxth	r3, r3
}
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	370c      	adds	r7, #12
 8007c2e:	46bd      	mov	sp, r7
 8007c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c34:	4770      	bx	lr

08007c36 <convert24BitData>:
//------------------------------------------------
static inline uint32_t convert24BitData(uint32_t data)
{
 8007c36:	b480      	push	{r7}
 8007c38:	b083      	sub	sp, #12
 8007c3a:	af00      	add	r7, sp, #0
 8007c3c:	6078      	str	r0, [r7, #4]
	return ((((data)>>16)&0x000000ff)|((data)&0x0000ff00)|(((data)<<16)&0x00ff0000));
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	0c1b      	lsrs	r3, r3, #16
 8007c42:	b2da      	uxtb	r2, r3
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8007c4a:	431a      	orrs	r2, r3
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	041b      	lsls	r3, r3, #16
 8007c50:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007c54:	4313      	orrs	r3, r2
}
 8007c56:	4618      	mov	r0, r3
 8007c58:	370c      	adds	r7, #12
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c60:	4770      	bx	lr

08007c62 <errorHandler>:
BME280_Settings BME280_Set[MAX_NUMBER_OF_SENSORS];
int32_t tFineValue[MAX_NUMBER_OF_SENSORS] = {0};
//-------------------------------------------------------------------------------
//I2C Communication functions
static inline void errorHandler()
{
 8007c62:	b480      	push	{r7}
 8007c64:	af00      	add	r7, sp, #0
	/* Error handler */
}
 8007c66:	bf00      	nop
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6e:	4770      	bx	lr

08007c70 <SPIx_CsDown>:

/*
 *
 */
static void SPIx_CsDown()
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b082      	sub	sp, #8
 8007c74:	af00      	add	r7, sp, #0
	uint8_t tempActiveSensor = GetActiveSensorBME280();
 8007c76:	f7ff fbe1 	bl	800743c <GetActiveSensorBME280>
 8007c7a:	4603      	mov	r3, r0
 8007c7c:	71fb      	strb	r3, [r7, #7]

	switch(tempActiveSensor)
 8007c7e:	79fb      	ldrb	r3, [r7, #7]
 8007c80:	2b06      	cmp	r3, #6
 8007c82:	d842      	bhi.n	8007d0a <SPIx_CsDown+0x9a>
 8007c84:	a201      	add	r2, pc, #4	; (adr r2, 8007c8c <SPIx_CsDown+0x1c>)
 8007c86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c8a:	bf00      	nop
 8007c8c:	08007ca9 	.word	0x08007ca9
 8007c90:	08007cb7 	.word	0x08007cb7
 8007c94:	08007cc5 	.word	0x08007cc5
 8007c98:	08007cd3 	.word	0x08007cd3
 8007c9c:	08007ce1 	.word	0x08007ce1
 8007ca0:	08007cef 	.word	0x08007cef
 8007ca4:	08007cfd 	.word	0x08007cfd
	{
		case 0: HAL_GPIO_WritePin(SPI2_CS1_GPIO_Port, SPI2_CS1_Pin, GPIO_PIN_RESET); break;
 8007ca8:	2200      	movs	r2, #0
 8007caa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007cae:	4819      	ldr	r0, [pc, #100]	; (8007d14 <SPIx_CsDown+0xa4>)
 8007cb0:	f7fa f85a 	bl	8001d68 <HAL_GPIO_WritePin>
 8007cb4:	e029      	b.n	8007d0a <SPIx_CsDown+0x9a>
		case 1: HAL_GPIO_WritePin(SPI2_CS2_GPIO_Port, SPI2_CS2_Pin, GPIO_PIN_RESET); break;
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007cbc:	4815      	ldr	r0, [pc, #84]	; (8007d14 <SPIx_CsDown+0xa4>)
 8007cbe:	f7fa f853 	bl	8001d68 <HAL_GPIO_WritePin>
 8007cc2:	e022      	b.n	8007d0a <SPIx_CsDown+0x9a>
		case 2: HAL_GPIO_WritePin(SPI2_CS3_GPIO_Port, SPI2_CS3_Pin, GPIO_PIN_RESET); break;
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8007cca:	4812      	ldr	r0, [pc, #72]	; (8007d14 <SPIx_CsDown+0xa4>)
 8007ccc:	f7fa f84c 	bl	8001d68 <HAL_GPIO_WritePin>
 8007cd0:	e01b      	b.n	8007d0a <SPIx_CsDown+0x9a>
		case 3: HAL_GPIO_WritePin(SPI2_CS4_GPIO_Port, SPI2_CS4_Pin, GPIO_PIN_RESET); break;
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007cd8:	480e      	ldr	r0, [pc, #56]	; (8007d14 <SPIx_CsDown+0xa4>)
 8007cda:	f7fa f845 	bl	8001d68 <HAL_GPIO_WritePin>
 8007cde:	e014      	b.n	8007d0a <SPIx_CsDown+0x9a>
		case 4: HAL_GPIO_WritePin(SPI2_CS5_GPIO_Port, SPI2_CS5_Pin, GPIO_PIN_RESET); break;
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007ce6:	480b      	ldr	r0, [pc, #44]	; (8007d14 <SPIx_CsDown+0xa4>)
 8007ce8:	f7fa f83e 	bl	8001d68 <HAL_GPIO_WritePin>
 8007cec:	e00d      	b.n	8007d0a <SPIx_CsDown+0x9a>
		case 5: HAL_GPIO_WritePin(SPI2_CS6_GPIO_Port, SPI2_CS6_Pin, GPIO_PIN_RESET); break;
 8007cee:	2200      	movs	r2, #0
 8007cf0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007cf4:	4808      	ldr	r0, [pc, #32]	; (8007d18 <SPIx_CsDown+0xa8>)
 8007cf6:	f7fa f837 	bl	8001d68 <HAL_GPIO_WritePin>
 8007cfa:	e006      	b.n	8007d0a <SPIx_CsDown+0x9a>
		case 6: HAL_GPIO_WritePin(SPI2_CS7_GPIO_Port, SPI2_CS7_Pin, GPIO_PIN_RESET); break;
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007d02:	4805      	ldr	r0, [pc, #20]	; (8007d18 <SPIx_CsDown+0xa8>)
 8007d04:	f7fa f830 	bl	8001d68 <HAL_GPIO_WritePin>
 8007d08:	bf00      	nop
	}
}
 8007d0a:	bf00      	nop
 8007d0c:	3708      	adds	r7, #8
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	bd80      	pop	{r7, pc}
 8007d12:	bf00      	nop
 8007d14:	40020400 	.word	0x40020400
 8007d18:	40020800 	.word	0x40020800

08007d1c <SPIx_CsUp>:

/*
 *
 */
static void SPIx_CsUp()
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI2_CS1_GPIO_Port, SPI2_CS1_Pin, GPIO_PIN_SET);
 8007d20:	2201      	movs	r2, #1
 8007d22:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007d26:	4814      	ldr	r0, [pc, #80]	; (8007d78 <SPIx_CsUp+0x5c>)
 8007d28:	f7fa f81e 	bl	8001d68 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS2_GPIO_Port, SPI2_CS2_Pin, GPIO_PIN_SET);
 8007d2c:	2201      	movs	r2, #1
 8007d2e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007d32:	4811      	ldr	r0, [pc, #68]	; (8007d78 <SPIx_CsUp+0x5c>)
 8007d34:	f7fa f818 	bl	8001d68 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS3_GPIO_Port, SPI2_CS3_Pin, GPIO_PIN_SET);
 8007d38:	2201      	movs	r2, #1
 8007d3a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8007d3e:	480e      	ldr	r0, [pc, #56]	; (8007d78 <SPIx_CsUp+0x5c>)
 8007d40:	f7fa f812 	bl	8001d68 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS4_GPIO_Port, SPI2_CS4_Pin, GPIO_PIN_SET);
 8007d44:	2201      	movs	r2, #1
 8007d46:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007d4a:	480b      	ldr	r0, [pc, #44]	; (8007d78 <SPIx_CsUp+0x5c>)
 8007d4c:	f7fa f80c 	bl	8001d68 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS5_GPIO_Port, SPI2_CS5_Pin, GPIO_PIN_SET);
 8007d50:	2201      	movs	r2, #1
 8007d52:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007d56:	4808      	ldr	r0, [pc, #32]	; (8007d78 <SPIx_CsUp+0x5c>)
 8007d58:	f7fa f806 	bl	8001d68 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS6_GPIO_Port, SPI2_CS6_Pin, GPIO_PIN_SET);
 8007d5c:	2201      	movs	r2, #1
 8007d5e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007d62:	4806      	ldr	r0, [pc, #24]	; (8007d7c <SPIx_CsUp+0x60>)
 8007d64:	f7fa f800 	bl	8001d68 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS7_GPIO_Port, SPI2_CS7_Pin, GPIO_PIN_SET);
 8007d68:	2201      	movs	r2, #1
 8007d6a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007d6e:	4803      	ldr	r0, [pc, #12]	; (8007d7c <SPIx_CsUp+0x60>)
 8007d70:	f7f9 fffa 	bl	8001d68 <HAL_GPIO_WritePin>

}
 8007d74:	bf00      	nop
 8007d76:	bd80      	pop	{r7, pc}
 8007d78:	40020400 	.word	0x40020400
 8007d7c:	40020800 	.word	0x40020800

08007d80 <SPIx_WriteData>:
/*
 *
 */
static inline void SPIx_WriteData(uint8_t Reg, uint8_t Value)
{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b084      	sub	sp, #16
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	4603      	mov	r3, r0
 8007d88:	460a      	mov	r2, r1
 8007d8a:	71fb      	strb	r3, [r7, #7]
 8007d8c:	4613      	mov	r3, r2
 8007d8e:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef operationStatus = HAL_ERROR;
 8007d90:	2301      	movs	r3, #1
 8007d92:	73fb      	strb	r3, [r7, #15]

  uint8_t writeData[2] = {Reg & 0x7F, Value};
 8007d94:	79fb      	ldrb	r3, [r7, #7]
 8007d96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d9a:	b2db      	uxtb	r3, r3
 8007d9c:	733b      	strb	r3, [r7, #12]
 8007d9e:	79bb      	ldrb	r3, [r7, #6]
 8007da0:	737b      	strb	r3, [r7, #13]

  //operationStatus = HAL_I2C_Mem_Write(&hi2c2, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, 0x10000);
  SPIx_CsDown();
 8007da2:	f7ff ff65 	bl	8007c70 <SPIx_CsDown>
  operationStatus = HAL_SPI_Transmit(&hspi2, writeData, 2, 10);
 8007da6:	f107 010c 	add.w	r1, r7, #12
 8007daa:	230a      	movs	r3, #10
 8007dac:	2202      	movs	r2, #2
 8007dae:	4808      	ldr	r0, [pc, #32]	; (8007dd0 <SPIx_WriteData+0x50>)
 8007db0:	f7fa fe16 	bl	80029e0 <HAL_SPI_Transmit>
 8007db4:	4603      	mov	r3, r0
 8007db6:	73fb      	strb	r3, [r7, #15]
  SPIx_CsUp();
 8007db8:	f7ff ffb0 	bl	8007d1c <SPIx_CsUp>

  if(operationStatus != HAL_OK)
 8007dbc:	7bfb      	ldrb	r3, [r7, #15]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d001      	beq.n	8007dc6 <SPIx_WriteData+0x46>
  {
	  errorHandler();
 8007dc2:	f7ff ff4e 	bl	8007c62 <errorHandler>
  }
}
 8007dc6:	bf00      	nop
 8007dc8:	3710      	adds	r7, #16
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	bd80      	pop	{r7, pc}
 8007dce:	bf00      	nop
 8007dd0:	20000bd0 	.word	0x20000bd0

08007dd4 <SPIx_ReadData>:

/*
 *
 */
static inline uint8_t SPIx_ReadData(uint8_t Reg)
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b086      	sub	sp, #24
 8007dd8:	af02      	add	r7, sp, #8
 8007dda:	4603      	mov	r3, r0
 8007ddc:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007dde:	2301      	movs	r3, #1
 8007de0:	73fb      	strb	r3, [r7, #15]
  uint8_t writeData[2] = {Reg, 0};
 8007de2:	79fb      	ldrb	r3, [r7, #7]
 8007de4:	733b      	strb	r3, [r7, #12]
 8007de6:	2300      	movs	r3, #0
 8007de8:	737b      	strb	r3, [r7, #13]
  uint8_t readData[2] = {0};
 8007dea:	2300      	movs	r3, #0
 8007dec:	813b      	strh	r3, [r7, #8]

  //uint8_t readedValue = 0;

  //status = HAL_I2C_Mem_Read(&hi2c2, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &readedValue, 1, 0x10000);
  SPIx_CsDown();
 8007dee:	f7ff ff3f 	bl	8007c70 <SPIx_CsDown>
  status = HAL_SPI_TransmitReceive(&hspi2, writeData, readData, 2, 10);
 8007df2:	f107 0208 	add.w	r2, r7, #8
 8007df6:	f107 010c 	add.w	r1, r7, #12
 8007dfa:	230a      	movs	r3, #10
 8007dfc:	9300      	str	r3, [sp, #0]
 8007dfe:	2302      	movs	r3, #2
 8007e00:	4808      	ldr	r0, [pc, #32]	; (8007e24 <SPIx_ReadData+0x50>)
 8007e02:	f7fa ff27 	bl	8002c54 <HAL_SPI_TransmitReceive>
 8007e06:	4603      	mov	r3, r0
 8007e08:	73fb      	strb	r3, [r7, #15]
  SPIx_CsUp();
 8007e0a:	f7ff ff87 	bl	8007d1c <SPIx_CsUp>

  if(status != HAL_OK)
 8007e0e:	7bfb      	ldrb	r3, [r7, #15]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d001      	beq.n	8007e18 <SPIx_ReadData+0x44>
  {
	  errorHandler();
 8007e14:	f7ff ff25 	bl	8007c62 <errorHandler>
  }
  return readData[1];
 8007e18:	7a7b      	ldrb	r3, [r7, #9]
  //return readedValue;
}
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	3710      	adds	r7, #16
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	bd80      	pop	{r7, pc}
 8007e22:	bf00      	nop
 8007e24:	20000bd0 	.word	0x20000bd0

08007e28 <SPIx_ReadData16>:

/*
 *
 */
static void SPIx_ReadData16(uint8_t Reg, uint16_t *Value)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b086      	sub	sp, #24
 8007e2c:	af02      	add	r7, sp, #8
 8007e2e:	4603      	mov	r3, r0
 8007e30:	6039      	str	r1, [r7, #0]
 8007e32:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007e34:	2301      	movs	r3, #1
 8007e36:	73fb      	strb	r3, [r7, #15]
  uint8_t writeData[3] = {Reg, 0, 0};
 8007e38:	79fb      	ldrb	r3, [r7, #7]
 8007e3a:	733b      	strb	r3, [r7, #12]
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	737b      	strb	r3, [r7, #13]
 8007e40:	2300      	movs	r3, #0
 8007e42:	73bb      	strb	r3, [r7, #14]
  uint8_t readData[3] = {0};
 8007e44:	f107 0308 	add.w	r3, r7, #8
 8007e48:	2100      	movs	r1, #0
 8007e4a:	460a      	mov	r2, r1
 8007e4c:	801a      	strh	r2, [r3, #0]
 8007e4e:	460a      	mov	r2, r1
 8007e50:	709a      	strb	r2, [r3, #2]

  //status = HAL_I2C_Mem_Read(&hi2c2, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)Value, 2, 0x10000);
  SPIx_CsDown();
 8007e52:	f7ff ff0d 	bl	8007c70 <SPIx_CsDown>
  status = HAL_SPI_TransmitReceive(&hspi2, writeData, readData, 3, 10);
 8007e56:	f107 0208 	add.w	r2, r7, #8
 8007e5a:	f107 010c 	add.w	r1, r7, #12
 8007e5e:	230a      	movs	r3, #10
 8007e60:	9300      	str	r3, [sp, #0]
 8007e62:	2303      	movs	r3, #3
 8007e64:	480c      	ldr	r0, [pc, #48]	; (8007e98 <SPIx_ReadData16+0x70>)
 8007e66:	f7fa fef5 	bl	8002c54 <HAL_SPI_TransmitReceive>
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	73fb      	strb	r3, [r7, #15]
  SPIx_CsUp();
 8007e6e:	f7ff ff55 	bl	8007d1c <SPIx_CsUp>

  if(status != HAL_OK)
 8007e72:	7bfb      	ldrb	r3, [r7, #15]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d001      	beq.n	8007e7c <SPIx_ReadData16+0x54>
  {
	  errorHandler();
 8007e78:	f7ff fef3 	bl	8007c62 <errorHandler>
  }

  //Value = (uint16_t*)&readData[1];
  *Value = readData[2]<<8 | readData[1];
 8007e7c:	7abb      	ldrb	r3, [r7, #10]
 8007e7e:	021b      	lsls	r3, r3, #8
 8007e80:	b21a      	sxth	r2, r3
 8007e82:	7a7b      	ldrb	r3, [r7, #9]
 8007e84:	b21b      	sxth	r3, r3
 8007e86:	4313      	orrs	r3, r2
 8007e88:	b21b      	sxth	r3, r3
 8007e8a:	b29a      	uxth	r2, r3
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	801a      	strh	r2, [r3, #0]
}
 8007e90:	bf00      	nop
 8007e92:	3710      	adds	r7, #16
 8007e94:	46bd      	mov	sp, r7
 8007e96:	bd80      	pop	{r7, pc}
 8007e98:	20000bd0 	.word	0x20000bd0

08007e9c <SPIx_ReadData24>:

/*
 *
 */
static void SPIx_ReadData24(uint8_t Reg, uint32_t *Value)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b088      	sub	sp, #32
 8007ea0:	af02      	add	r7, sp, #8
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	6039      	str	r1, [r7, #0]
 8007ea6:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	75fb      	strb	r3, [r7, #23]
  uint8_t writeData[4] = {Reg, 0, 0, 0};
 8007eac:	79fb      	ldrb	r3, [r7, #7]
 8007eae:	743b      	strb	r3, [r7, #16]
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	747b      	strb	r3, [r7, #17]
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	74bb      	strb	r3, [r7, #18]
 8007eb8:	2300      	movs	r3, #0
 8007eba:	74fb      	strb	r3, [r7, #19]
  uint8_t readData[4] = {0};
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	60fb      	str	r3, [r7, #12]

  //status = HAL_I2C_Mem_Read(&hi2c2, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)Value, 3, 0x10000);
  SPIx_CsDown();
 8007ec0:	f7ff fed6 	bl	8007c70 <SPIx_CsDown>
  status = HAL_SPI_TransmitReceive(&hspi2, writeData, readData, 4, 10);
 8007ec4:	f107 020c 	add.w	r2, r7, #12
 8007ec8:	f107 0110 	add.w	r1, r7, #16
 8007ecc:	230a      	movs	r3, #10
 8007ece:	9300      	str	r3, [sp, #0]
 8007ed0:	2304      	movs	r3, #4
 8007ed2:	480d      	ldr	r0, [pc, #52]	; (8007f08 <SPIx_ReadData24+0x6c>)
 8007ed4:	f7fa febe 	bl	8002c54 <HAL_SPI_TransmitReceive>
 8007ed8:	4603      	mov	r3, r0
 8007eda:	75fb      	strb	r3, [r7, #23]
  SPIx_CsUp();
 8007edc:	f7ff ff1e 	bl	8007d1c <SPIx_CsUp>

  if(status != HAL_OK)
 8007ee0:	7dfb      	ldrb	r3, [r7, #23]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d001      	beq.n	8007eea <SPIx_ReadData24+0x4e>
  {
	  errorHandler();
 8007ee6:	f7ff febc 	bl	8007c62 <errorHandler>
  }
  //Value = (uint32_t*)&readData[1];
  *Value = readData[3]<<16 | readData[2]<<8 | readData[1];
 8007eea:	7bfb      	ldrb	r3, [r7, #15]
 8007eec:	041a      	lsls	r2, r3, #16
 8007eee:	7bbb      	ldrb	r3, [r7, #14]
 8007ef0:	021b      	lsls	r3, r3, #8
 8007ef2:	4313      	orrs	r3, r2
 8007ef4:	7b7a      	ldrb	r2, [r7, #13]
 8007ef6:	4313      	orrs	r3, r2
 8007ef8:	461a      	mov	r2, r3
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	601a      	str	r2, [r3, #0]
}
 8007efe:	bf00      	nop
 8007f00:	3718      	adds	r7, #24
 8007f02:	46bd      	mov	sp, r7
 8007f04:	bd80      	pop	{r7, pc}
 8007f06:	bf00      	nop
 8007f08:	20000bd0 	.word	0x20000bd0

08007f0c <BME280_Initial>:
static void bme280_SetMode(BME280_mode_E mode);
//-------------------------------------------------------------------------------
BME280_typeOfSensor_t BME280_Initial(uint8_t activeSensor, BME280_standby_Time_E standbyTime, BME280_filter_E filter,
					  BME280_overSamplingTemp_E tempOversampl, BME280_overSamplingPres_E presOversampl,
					  BME280_overSamplingHum_E humOversampl, BME280_mode_E sensMode, uint16_t timeout)
{
 8007f0c:	b590      	push	{r4, r7, lr}
 8007f0e:	b085      	sub	sp, #20
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	4604      	mov	r4, r0
 8007f14:	4608      	mov	r0, r1
 8007f16:	4611      	mov	r1, r2
 8007f18:	461a      	mov	r2, r3
 8007f1a:	4623      	mov	r3, r4
 8007f1c:	71fb      	strb	r3, [r7, #7]
 8007f1e:	4603      	mov	r3, r0
 8007f20:	71bb      	strb	r3, [r7, #6]
 8007f22:	460b      	mov	r3, r1
 8007f24:	717b      	strb	r3, [r7, #5]
 8007f26:	4613      	mov	r3, r2
 8007f28:	713b      	strb	r3, [r7, #4]
	uint32_t tickstart = HAL_GetTick();
 8007f2a:	f7f9 f877 	bl	800101c <HAL_GetTick>
 8007f2e:	60b8      	str	r0, [r7, #8]


	BME280_typeOfSensor_t tempTypeOfSensor;

	BME280_Set[activeSensor].sensorID = bme280_ReadReg(BME280_REG_ID);
 8007f30:	79fc      	ldrb	r4, [r7, #7]
 8007f32:	20d0      	movs	r0, #208	; 0xd0
 8007f34:	f000 fd82 	bl	8008a3c <bme280_ReadReg>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	4619      	mov	r1, r3
 8007f3c:	4a92      	ldr	r2, [pc, #584]	; (8008188 <BME280_Initial+0x27c>)
 8007f3e:	0123      	lsls	r3, r4, #4
 8007f40:	4413      	add	r3, r2
 8007f42:	460a      	mov	r2, r1
 8007f44:	701a      	strb	r2, [r3, #0]

	if(BME280_Set[activeSensor].sensorID == BME280_ID)
 8007f46:	79fb      	ldrb	r3, [r7, #7]
 8007f48:	4a8f      	ldr	r2, [pc, #572]	; (8008188 <BME280_Initial+0x27c>)
 8007f4a:	011b      	lsls	r3, r3, #4
 8007f4c:	4413      	add	r3, r2
 8007f4e:	781b      	ldrb	r3, [r3, #0]
 8007f50:	2b60      	cmp	r3, #96	; 0x60
 8007f52:	f040 80dd 	bne.w	8008110 <BME280_Initial+0x204>
	{
		BME280_Set[activeSensor].standbyTime = standbyTime;
 8007f56:	79fb      	ldrb	r3, [r7, #7]
 8007f58:	4a8b      	ldr	r2, [pc, #556]	; (8008188 <BME280_Initial+0x27c>)
 8007f5a:	011b      	lsls	r3, r3, #4
 8007f5c:	4413      	add	r3, r2
 8007f5e:	3301      	adds	r3, #1
 8007f60:	79ba      	ldrb	r2, [r7, #6]
 8007f62:	701a      	strb	r2, [r3, #0]
		BME280_Set[activeSensor].filter = filter;
 8007f64:	79fb      	ldrb	r3, [r7, #7]
 8007f66:	4a88      	ldr	r2, [pc, #544]	; (8008188 <BME280_Initial+0x27c>)
 8007f68:	011b      	lsls	r3, r3, #4
 8007f6a:	4413      	add	r3, r2
 8007f6c:	3302      	adds	r3, #2
 8007f6e:	797a      	ldrb	r2, [r7, #5]
 8007f70:	701a      	strb	r2, [r3, #0]
		BME280_Set[activeSensor].tempOversampl = tempOversampl;
 8007f72:	79fb      	ldrb	r3, [r7, #7]
 8007f74:	4a84      	ldr	r2, [pc, #528]	; (8008188 <BME280_Initial+0x27c>)
 8007f76:	011b      	lsls	r3, r3, #4
 8007f78:	4413      	add	r3, r2
 8007f7a:	3303      	adds	r3, #3
 8007f7c:	793a      	ldrb	r2, [r7, #4]
 8007f7e:	701a      	strb	r2, [r3, #0]
		BME280_Set[activeSensor].presOversampl = presOversampl;
 8007f80:	79fb      	ldrb	r3, [r7, #7]
 8007f82:	4a81      	ldr	r2, [pc, #516]	; (8008188 <BME280_Initial+0x27c>)
 8007f84:	011b      	lsls	r3, r3, #4
 8007f86:	4413      	add	r3, r2
 8007f88:	3304      	adds	r3, #4
 8007f8a:	f897 2020 	ldrb.w	r2, [r7, #32]
 8007f8e:	701a      	strb	r2, [r3, #0]
		BME280_Set[activeSensor].humOversampl = humOversampl;
 8007f90:	79fb      	ldrb	r3, [r7, #7]
 8007f92:	4a7d      	ldr	r2, [pc, #500]	; (8008188 <BME280_Initial+0x27c>)
 8007f94:	011b      	lsls	r3, r3, #4
 8007f96:	4413      	add	r3, r2
 8007f98:	3305      	adds	r3, #5
 8007f9a:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8007f9e:	701a      	strb	r2, [r3, #0]
		BME280_Set[activeSensor].sensMode = sensMode;
 8007fa0:	79fb      	ldrb	r3, [r7, #7]
 8007fa2:	4a79      	ldr	r2, [pc, #484]	; (8008188 <BME280_Initial+0x27c>)
 8007fa4:	011b      	lsls	r3, r3, #4
 8007fa6:	4413      	add	r3, r2
 8007fa8:	3306      	adds	r3, #6
 8007faa:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8007fae:	701a      	strb	r2, [r3, #0]

		bme280_WriteReg(BME280_REG_SOFTRESET, BME280_SOFTRESET_VALUE);
 8007fb0:	21b6      	movs	r1, #182	; 0xb6
 8007fb2:	20e0      	movs	r0, #224	; 0xe0
 8007fb4:	f000 fd30 	bl	8008a18 <bme280_WriteReg>

		while (bme280_ReadStatus() & BME280_STATUS_IM_UPDATE)
 8007fb8:	e009      	b.n	8007fce <BME280_Initial+0xc2>
		{
			if(HAL_GetTick() - tickstart > timeout)
 8007fba:	f7f9 f82f 	bl	800101c <HAL_GetTick>
 8007fbe:	4602      	mov	r2, r0
 8007fc0:	68bb      	ldr	r3, [r7, #8]
 8007fc2:	1ad2      	subs	r2, r2, r3
 8007fc4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8007fc6:	429a      	cmp	r2, r3
 8007fc8:	d901      	bls.n	8007fce <BME280_Initial+0xc2>
				return BME280_ERROR;
 8007fca:	2301      	movs	r3, #1
 8007fcc:	e155      	b.n	800827a <BME280_Initial+0x36e>
		while (bme280_ReadStatus() & BME280_STATUS_IM_UPDATE)
 8007fce:	f000 fd57 	bl	8008a80 <bme280_ReadStatus>
 8007fd2:	4603      	mov	r3, r0
 8007fd4:	f003 0301 	and.w	r3, r3, #1
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d1ee      	bne.n	8007fba <BME280_Initial+0xae>
		}

		bme280_ReadCoefficients(activeSensor);
 8007fdc:	79fb      	ldrb	r3, [r7, #7]
 8007fde:	4618      	mov	r0, r3
 8007fe0:	f000 feca 	bl	8008d78 <bme280_ReadCoefficients>

		bme280_SetStandby(BME280_Set[activeSensor].standbyTime);
 8007fe4:	79fb      	ldrb	r3, [r7, #7]
 8007fe6:	4a68      	ldr	r2, [pc, #416]	; (8008188 <BME280_Initial+0x27c>)
 8007fe8:	011b      	lsls	r3, r3, #4
 8007fea:	4413      	add	r3, r2
 8007fec:	3301      	adds	r3, #1
 8007fee:	781b      	ldrb	r3, [r3, #0]
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	f000 fee7 	bl	8008dc4 <bme280_SetStandby>
		bme280_SetFilter(BME280_Set[activeSensor].filter);
 8007ff6:	79fb      	ldrb	r3, [r7, #7]
 8007ff8:	4a63      	ldr	r2, [pc, #396]	; (8008188 <BME280_Initial+0x27c>)
 8007ffa:	011b      	lsls	r3, r3, #4
 8007ffc:	4413      	add	r3, r2
 8007ffe:	3302      	adds	r3, #2
 8008000:	781b      	ldrb	r3, [r3, #0]
 8008002:	4618      	mov	r0, r3
 8008004:	f000 feff 	bl	8008e06 <bme280_SetFilter>

		bme280_SetOversamplingTemper(BME280_Set[activeSensor].tempOversampl);
 8008008:	79fb      	ldrb	r3, [r7, #7]
 800800a:	4a5f      	ldr	r2, [pc, #380]	; (8008188 <BME280_Initial+0x27c>)
 800800c:	011b      	lsls	r3, r3, #4
 800800e:	4413      	add	r3, r2
 8008010:	3303      	adds	r3, #3
 8008012:	781b      	ldrb	r3, [r3, #0]
 8008014:	4618      	mov	r0, r3
 8008016:	f000 ff17 	bl	8008e48 <bme280_SetOversamplingTemper>
		bme280_SetOversamplingPressure(BME280_Set[activeSensor].presOversampl);
 800801a:	79fb      	ldrb	r3, [r7, #7]
 800801c:	4a5a      	ldr	r2, [pc, #360]	; (8008188 <BME280_Initial+0x27c>)
 800801e:	011b      	lsls	r3, r3, #4
 8008020:	4413      	add	r3, r2
 8008022:	3304      	adds	r3, #4
 8008024:	781b      	ldrb	r3, [r3, #0]
 8008026:	4618      	mov	r0, r3
 8008028:	f000 ff2f 	bl	8008e8a <bme280_SetOversamplingPressure>
		bme280_SetOversamplingHum(BME280_Set[activeSensor].humOversampl);
 800802c:	79fb      	ldrb	r3, [r7, #7]
 800802e:	4a56      	ldr	r2, [pc, #344]	; (8008188 <BME280_Initial+0x27c>)
 8008030:	011b      	lsls	r3, r3, #4
 8008032:	4413      	add	r3, r2
 8008034:	3305      	adds	r3, #5
 8008036:	781b      	ldrb	r3, [r3, #0]
 8008038:	4618      	mov	r0, r3
 800803a:	f000 ff47 	bl	8008ecc <bme280_SetOversamplingHum>

		BME280_Set[activeSensor].measurementStatus = bme280_ReadReg(BME280_REG_CTRL_MEAS);
 800803e:	79fc      	ldrb	r4, [r7, #7]
 8008040:	20f4      	movs	r0, #244	; 0xf4
 8008042:	f000 fcfb 	bl	8008a3c <bme280_ReadReg>
 8008046:	4603      	mov	r3, r0
 8008048:	4619      	mov	r1, r3
 800804a:	4a4f      	ldr	r2, [pc, #316]	; (8008188 <BME280_Initial+0x27c>)
 800804c:	0123      	lsls	r3, r4, #4
 800804e:	4413      	add	r3, r2
 8008050:	3308      	adds	r3, #8
 8008052:	6019      	str	r1, [r3, #0]
		BME280_Set[activeSensor].measurementStatus = bme280_ReadReg(BME280_REG_CTRL_HUM) << 8;
 8008054:	79fc      	ldrb	r4, [r7, #7]
 8008056:	20f2      	movs	r0, #242	; 0xf2
 8008058:	f000 fcf0 	bl	8008a3c <bme280_ReadReg>
 800805c:	4603      	mov	r3, r0
 800805e:	021b      	lsls	r3, r3, #8
 8008060:	4619      	mov	r1, r3
 8008062:	4a49      	ldr	r2, [pc, #292]	; (8008188 <BME280_Initial+0x27c>)
 8008064:	0123      	lsls	r3, r4, #4
 8008066:	4413      	add	r3, r2
 8008068:	3308      	adds	r3, #8
 800806a:	6019      	str	r1, [r3, #0]

		BME280_Set[activeSensor].tempOn = (BME280_Set[activeSensor].measurementStatus & BME280_OSRS_T_MSK) ? 1 : 0;
 800806c:	79fb      	ldrb	r3, [r7, #7]
 800806e:	79fa      	ldrb	r2, [r7, #7]
 8008070:	4945      	ldr	r1, [pc, #276]	; (8008188 <BME280_Initial+0x27c>)
 8008072:	0112      	lsls	r2, r2, #4
 8008074:	440a      	add	r2, r1
 8008076:	3208      	adds	r2, #8
 8008078:	6812      	ldr	r2, [r2, #0]
 800807a:	f002 02e0 	and.w	r2, r2, #224	; 0xe0
 800807e:	2a00      	cmp	r2, #0
 8008080:	bf14      	ite	ne
 8008082:	2201      	movne	r2, #1
 8008084:	2200      	moveq	r2, #0
 8008086:	b2d1      	uxtb	r1, r2
 8008088:	4a3f      	ldr	r2, [pc, #252]	; (8008188 <BME280_Initial+0x27c>)
 800808a:	011b      	lsls	r3, r3, #4
 800808c:	4413      	add	r3, r2
 800808e:	f103 0208 	add.w	r2, r3, #8
 8008092:	7913      	ldrb	r3, [r2, #4]
 8008094:	f361 0300 	bfi	r3, r1, #0, #1
 8008098:	7113      	strb	r3, [r2, #4]
		BME280_Set[activeSensor].presOn = (BME280_Set[activeSensor].measurementStatus & BME280_OSRS_P_MSK) ? 1 : 0;
 800809a:	79fb      	ldrb	r3, [r7, #7]
 800809c:	79fa      	ldrb	r2, [r7, #7]
 800809e:	493a      	ldr	r1, [pc, #232]	; (8008188 <BME280_Initial+0x27c>)
 80080a0:	0112      	lsls	r2, r2, #4
 80080a2:	440a      	add	r2, r1
 80080a4:	3208      	adds	r2, #8
 80080a6:	6812      	ldr	r2, [r2, #0]
 80080a8:	f002 021c 	and.w	r2, r2, #28
 80080ac:	2a00      	cmp	r2, #0
 80080ae:	bf14      	ite	ne
 80080b0:	2201      	movne	r2, #1
 80080b2:	2200      	moveq	r2, #0
 80080b4:	b2d1      	uxtb	r1, r2
 80080b6:	4a34      	ldr	r2, [pc, #208]	; (8008188 <BME280_Initial+0x27c>)
 80080b8:	011b      	lsls	r3, r3, #4
 80080ba:	4413      	add	r3, r2
 80080bc:	f103 0208 	add.w	r2, r3, #8
 80080c0:	7913      	ldrb	r3, [r2, #4]
 80080c2:	f361 0341 	bfi	r3, r1, #1, #1
 80080c6:	7113      	strb	r3, [r2, #4]
		BME280_Set[activeSensor].humiOn = ((BME280_Set[activeSensor].measurementStatus >> 8) & BME280_OSRS_H_MSK) ? 1 : 0;
 80080c8:	79fb      	ldrb	r3, [r7, #7]
 80080ca:	79fa      	ldrb	r2, [r7, #7]
 80080cc:	492e      	ldr	r1, [pc, #184]	; (8008188 <BME280_Initial+0x27c>)
 80080ce:	0112      	lsls	r2, r2, #4
 80080d0:	440a      	add	r2, r1
 80080d2:	3208      	adds	r2, #8
 80080d4:	6812      	ldr	r2, [r2, #0]
 80080d6:	0a12      	lsrs	r2, r2, #8
 80080d8:	f002 0207 	and.w	r2, r2, #7
 80080dc:	2a00      	cmp	r2, #0
 80080de:	bf14      	ite	ne
 80080e0:	2201      	movne	r2, #1
 80080e2:	2200      	moveq	r2, #0
 80080e4:	b2d1      	uxtb	r1, r2
 80080e6:	4a28      	ldr	r2, [pc, #160]	; (8008188 <BME280_Initial+0x27c>)
 80080e8:	011b      	lsls	r3, r3, #4
 80080ea:	4413      	add	r3, r2
 80080ec:	f103 0208 	add.w	r2, r3, #8
 80080f0:	7913      	ldrb	r3, [r2, #4]
 80080f2:	f361 0382 	bfi	r3, r1, #2, #1
 80080f6:	7113      	strb	r3, [r2, #4]

		bme280_SetMode(BME280_Set[activeSensor].sensMode);
 80080f8:	79fb      	ldrb	r3, [r7, #7]
 80080fa:	4a23      	ldr	r2, [pc, #140]	; (8008188 <BME280_Initial+0x27c>)
 80080fc:	011b      	lsls	r3, r3, #4
 80080fe:	4413      	add	r3, r2
 8008100:	3306      	adds	r3, #6
 8008102:	781b      	ldrb	r3, [r3, #0]
 8008104:	4618      	mov	r0, r3
 8008106:	f000 ff0c 	bl	8008f22 <bme280_SetMode>

		tempTypeOfSensor = BME_280_type;
 800810a:	2302      	movs	r3, #2
 800810c:	73fb      	strb	r3, [r7, #15]
 800810e:	e0b3      	b.n	8008278 <BME280_Initial+0x36c>
	}
	else if(BME280_Set[activeSensor].sensorID == BMP280_ID)
 8008110:	79fb      	ldrb	r3, [r7, #7]
 8008112:	4a1d      	ldr	r2, [pc, #116]	; (8008188 <BME280_Initial+0x27c>)
 8008114:	011b      	lsls	r3, r3, #4
 8008116:	4413      	add	r3, r2
 8008118:	781b      	ldrb	r3, [r3, #0]
 800811a:	2b58      	cmp	r3, #88	; 0x58
 800811c:	f040 80aa 	bne.w	8008274 <BME280_Initial+0x368>
	{
		BME280_Set[activeSensor].standbyTime = standbyTime;
 8008120:	79fb      	ldrb	r3, [r7, #7]
 8008122:	4a19      	ldr	r2, [pc, #100]	; (8008188 <BME280_Initial+0x27c>)
 8008124:	011b      	lsls	r3, r3, #4
 8008126:	4413      	add	r3, r2
 8008128:	3301      	adds	r3, #1
 800812a:	79ba      	ldrb	r2, [r7, #6]
 800812c:	701a      	strb	r2, [r3, #0]
		BME280_Set[activeSensor].filter = filter;
 800812e:	79fb      	ldrb	r3, [r7, #7]
 8008130:	4a15      	ldr	r2, [pc, #84]	; (8008188 <BME280_Initial+0x27c>)
 8008132:	011b      	lsls	r3, r3, #4
 8008134:	4413      	add	r3, r2
 8008136:	3302      	adds	r3, #2
 8008138:	797a      	ldrb	r2, [r7, #5]
 800813a:	701a      	strb	r2, [r3, #0]
		BME280_Set[activeSensor].tempOversampl = tempOversampl;
 800813c:	79fb      	ldrb	r3, [r7, #7]
 800813e:	4a12      	ldr	r2, [pc, #72]	; (8008188 <BME280_Initial+0x27c>)
 8008140:	011b      	lsls	r3, r3, #4
 8008142:	4413      	add	r3, r2
 8008144:	3303      	adds	r3, #3
 8008146:	793a      	ldrb	r2, [r7, #4]
 8008148:	701a      	strb	r2, [r3, #0]
		BME280_Set[activeSensor].presOversampl = presOversampl;
 800814a:	79fb      	ldrb	r3, [r7, #7]
 800814c:	4a0e      	ldr	r2, [pc, #56]	; (8008188 <BME280_Initial+0x27c>)
 800814e:	011b      	lsls	r3, r3, #4
 8008150:	4413      	add	r3, r2
 8008152:	3304      	adds	r3, #4
 8008154:	f897 2020 	ldrb.w	r2, [r7, #32]
 8008158:	701a      	strb	r2, [r3, #0]
		//BME280_Set.humOversampl = humOversampl;
		BME280_Set[activeSensor].sensMode = sensMode;
 800815a:	79fb      	ldrb	r3, [r7, #7]
 800815c:	4a0a      	ldr	r2, [pc, #40]	; (8008188 <BME280_Initial+0x27c>)
 800815e:	011b      	lsls	r3, r3, #4
 8008160:	4413      	add	r3, r2
 8008162:	3306      	adds	r3, #6
 8008164:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8008168:	701a      	strb	r2, [r3, #0]

		bme280_WriteReg(BME280_REG_SOFTRESET, BME280_SOFTRESET_VALUE);
 800816a:	21b6      	movs	r1, #182	; 0xb6
 800816c:	20e0      	movs	r0, #224	; 0xe0
 800816e:	f000 fc53 	bl	8008a18 <bme280_WriteReg>

		while (bme280_ReadStatus() & BME280_STATUS_IM_UPDATE)
 8008172:	e00b      	b.n	800818c <BME280_Initial+0x280>
		{
			if(HAL_GetTick() - tickstart > timeout)
 8008174:	f7f8 ff52 	bl	800101c <HAL_GetTick>
 8008178:	4602      	mov	r2, r0
 800817a:	68bb      	ldr	r3, [r7, #8]
 800817c:	1ad2      	subs	r2, r2, r3
 800817e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8008180:	429a      	cmp	r2, r3
 8008182:	d903      	bls.n	800818c <BME280_Initial+0x280>
				return BME280_ERROR;
 8008184:	2301      	movs	r3, #1
 8008186:	e078      	b.n	800827a <BME280_Initial+0x36e>
 8008188:	20000ff0 	.word	0x20000ff0
		while (bme280_ReadStatus() & BME280_STATUS_IM_UPDATE)
 800818c:	f000 fc78 	bl	8008a80 <bme280_ReadStatus>
 8008190:	4603      	mov	r3, r0
 8008192:	f003 0301 	and.w	r3, r3, #1
 8008196:	2b00      	cmp	r3, #0
 8008198:	d1ec      	bne.n	8008174 <BME280_Initial+0x268>
		}

		bmp280_ReadCoefficients(activeSensor);
 800819a:	79fb      	ldrb	r3, [r7, #7]
 800819c:	4618      	mov	r0, r3
 800819e:	f000 fe00 	bl	8008da2 <bmp280_ReadCoefficients>

		bme280_SetStandby(BME280_Set[activeSensor].standbyTime);
 80081a2:	79fb      	ldrb	r3, [r7, #7]
 80081a4:	4a37      	ldr	r2, [pc, #220]	; (8008284 <BME280_Initial+0x378>)
 80081a6:	011b      	lsls	r3, r3, #4
 80081a8:	4413      	add	r3, r2
 80081aa:	3301      	adds	r3, #1
 80081ac:	781b      	ldrb	r3, [r3, #0]
 80081ae:	4618      	mov	r0, r3
 80081b0:	f000 fe08 	bl	8008dc4 <bme280_SetStandby>
		bme280_SetFilter(BME280_Set[activeSensor].filter);
 80081b4:	79fb      	ldrb	r3, [r7, #7]
 80081b6:	4a33      	ldr	r2, [pc, #204]	; (8008284 <BME280_Initial+0x378>)
 80081b8:	011b      	lsls	r3, r3, #4
 80081ba:	4413      	add	r3, r2
 80081bc:	3302      	adds	r3, #2
 80081be:	781b      	ldrb	r3, [r3, #0]
 80081c0:	4618      	mov	r0, r3
 80081c2:	f000 fe20 	bl	8008e06 <bme280_SetFilter>

		bme280_SetOversamplingTemper(BME280_Set[activeSensor].tempOversampl);
 80081c6:	79fb      	ldrb	r3, [r7, #7]
 80081c8:	4a2e      	ldr	r2, [pc, #184]	; (8008284 <BME280_Initial+0x378>)
 80081ca:	011b      	lsls	r3, r3, #4
 80081cc:	4413      	add	r3, r2
 80081ce:	3303      	adds	r3, #3
 80081d0:	781b      	ldrb	r3, [r3, #0]
 80081d2:	4618      	mov	r0, r3
 80081d4:	f000 fe38 	bl	8008e48 <bme280_SetOversamplingTemper>
		bme280_SetOversamplingPressure(BME280_Set[activeSensor].presOversampl);
 80081d8:	79fb      	ldrb	r3, [r7, #7]
 80081da:	4a2a      	ldr	r2, [pc, #168]	; (8008284 <BME280_Initial+0x378>)
 80081dc:	011b      	lsls	r3, r3, #4
 80081de:	4413      	add	r3, r2
 80081e0:	3304      	adds	r3, #4
 80081e2:	781b      	ldrb	r3, [r3, #0]
 80081e4:	4618      	mov	r0, r3
 80081e6:	f000 fe50 	bl	8008e8a <bme280_SetOversamplingPressure>
		//bme280_SetOversamplingHum(BME280_Set.humOversampl);

		BME280_Set[activeSensor].measurementStatus = bme280_ReadReg(BME280_REG_CTRL_MEAS);
 80081ea:	79fc      	ldrb	r4, [r7, #7]
 80081ec:	20f4      	movs	r0, #244	; 0xf4
 80081ee:	f000 fc25 	bl	8008a3c <bme280_ReadReg>
 80081f2:	4603      	mov	r3, r0
 80081f4:	4619      	mov	r1, r3
 80081f6:	4a23      	ldr	r2, [pc, #140]	; (8008284 <BME280_Initial+0x378>)
 80081f8:	0123      	lsls	r3, r4, #4
 80081fa:	4413      	add	r3, r2
 80081fc:	3308      	adds	r3, #8
 80081fe:	6019      	str	r1, [r3, #0]
		//BME280_Set.measurementStatus = bme280_ReadReg(BME280_REG_CTRL_HUM) << 8;

		BME280_Set[activeSensor].tempOn = (BME280_Set[activeSensor].measurementStatus & BME280_OSRS_T_MSK) ? 1 : 0;
 8008200:	79fb      	ldrb	r3, [r7, #7]
 8008202:	79fa      	ldrb	r2, [r7, #7]
 8008204:	491f      	ldr	r1, [pc, #124]	; (8008284 <BME280_Initial+0x378>)
 8008206:	0112      	lsls	r2, r2, #4
 8008208:	440a      	add	r2, r1
 800820a:	3208      	adds	r2, #8
 800820c:	6812      	ldr	r2, [r2, #0]
 800820e:	f002 02e0 	and.w	r2, r2, #224	; 0xe0
 8008212:	2a00      	cmp	r2, #0
 8008214:	bf14      	ite	ne
 8008216:	2201      	movne	r2, #1
 8008218:	2200      	moveq	r2, #0
 800821a:	b2d1      	uxtb	r1, r2
 800821c:	4a19      	ldr	r2, [pc, #100]	; (8008284 <BME280_Initial+0x378>)
 800821e:	011b      	lsls	r3, r3, #4
 8008220:	4413      	add	r3, r2
 8008222:	f103 0208 	add.w	r2, r3, #8
 8008226:	7913      	ldrb	r3, [r2, #4]
 8008228:	f361 0300 	bfi	r3, r1, #0, #1
 800822c:	7113      	strb	r3, [r2, #4]
		BME280_Set[activeSensor].presOn = (BME280_Set[activeSensor].measurementStatus & BME280_OSRS_P_MSK) ? 1 : 0;
 800822e:	79fb      	ldrb	r3, [r7, #7]
 8008230:	79fa      	ldrb	r2, [r7, #7]
 8008232:	4914      	ldr	r1, [pc, #80]	; (8008284 <BME280_Initial+0x378>)
 8008234:	0112      	lsls	r2, r2, #4
 8008236:	440a      	add	r2, r1
 8008238:	3208      	adds	r2, #8
 800823a:	6812      	ldr	r2, [r2, #0]
 800823c:	f002 021c 	and.w	r2, r2, #28
 8008240:	2a00      	cmp	r2, #0
 8008242:	bf14      	ite	ne
 8008244:	2201      	movne	r2, #1
 8008246:	2200      	moveq	r2, #0
 8008248:	b2d1      	uxtb	r1, r2
 800824a:	4a0e      	ldr	r2, [pc, #56]	; (8008284 <BME280_Initial+0x378>)
 800824c:	011b      	lsls	r3, r3, #4
 800824e:	4413      	add	r3, r2
 8008250:	f103 0208 	add.w	r2, r3, #8
 8008254:	7913      	ldrb	r3, [r2, #4]
 8008256:	f361 0341 	bfi	r3, r1, #1, #1
 800825a:	7113      	strb	r3, [r2, #4]
		//BME280_Set.humiOn = ((BME280_Set.measurementStatus >> 8) & BME280_OSRS_H_MSK) ? 1 : 0;

		bme280_SetMode(BME280_Set[activeSensor].sensMode);
 800825c:	79fb      	ldrb	r3, [r7, #7]
 800825e:	4a09      	ldr	r2, [pc, #36]	; (8008284 <BME280_Initial+0x378>)
 8008260:	011b      	lsls	r3, r3, #4
 8008262:	4413      	add	r3, r2
 8008264:	3306      	adds	r3, #6
 8008266:	781b      	ldrb	r3, [r3, #0]
 8008268:	4618      	mov	r0, r3
 800826a:	f000 fe5a 	bl	8008f22 <bme280_SetMode>

		tempTypeOfSensor = BMP_280_type;
 800826e:	2301      	movs	r3, #1
 8008270:	73fb      	strb	r3, [r7, #15]
 8008272:	e001      	b.n	8008278 <BME280_Initial+0x36c>
	}
	else
	{
		tempTypeOfSensor = Unidentified_type;
 8008274:	2300      	movs	r3, #0
 8008276:	73fb      	strb	r3, [r7, #15]

	}

	return tempTypeOfSensor;
 8008278:	7bfb      	ldrb	r3, [r7, #15]
}
 800827a:	4618      	mov	r0, r3
 800827c:	3714      	adds	r7, #20
 800827e:	46bd      	mov	sp, r7
 8008280:	bd90      	pop	{r4, r7, pc}
 8008282:	bf00      	nop
 8008284:	20000ff0 	.word	0x20000ff0

08008288 <BME280_ReadTemperature>:


float BME280_ReadTemperature(uint8_t sensor)
{
 8008288:	b590      	push	{r4, r7, lr}
 800828a:	b087      	sub	sp, #28
 800828c:	af00      	add	r7, sp, #0
 800828e:	4603      	mov	r3, r0
 8008290:	71fb      	strb	r3, [r7, #7]
	float readTemp = 0.0f;
 8008292:	f04f 0300 	mov.w	r3, #0
 8008296:	617b      	str	r3, [r7, #20]
	int32_t readRawData = 0;
 8008298:	2300      	movs	r3, #0
 800829a:	60bb      	str	r3, [r7, #8]

	bme280_ReadRegDataConvert24(BME280_REGISTER_TEMPDATA, (uint32_t*)&readRawData);
 800829c:	f107 0308 	add.w	r3, r7, #8
 80082a0:	4619      	mov	r1, r3
 80082a2:	20fa      	movs	r0, #250	; 0xfa
 80082a4:	f000 fc31 	bl	8008b0a <bme280_ReadRegDataConvert24>

	if(readRawData == 0x800000)
 80082a8:	68bb      	ldr	r3, [r7, #8]
 80082aa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80082ae:	d101      	bne.n	80082b4 <BME280_ReadTemperature+0x2c>
	{
		return 0xFFFF;
 80082b0:	4b35      	ldr	r3, [pc, #212]	; (8008388 <BME280_ReadTemperature+0x100>)
 80082b2:	e062      	b.n	800837a <BME280_ReadTemperature+0xf2>
	}

	readRawData >>= 4;
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	111b      	asrs	r3, r3, #4
 80082b8:	60bb      	str	r3, [r7, #8]

	int32_t tmp_1 = ((((readRawData>>3) - ((int32_t)CalibData[sensor].tempValue.dig_T1 <<1))) *
 80082ba:	68bb      	ldr	r3, [r7, #8]
 80082bc:	10d9      	asrs	r1, r3, #3
 80082be:	79fa      	ldrb	r2, [r7, #7]
 80082c0:	4832      	ldr	r0, [pc, #200]	; (800838c <BME280_ReadTemperature+0x104>)
 80082c2:	4613      	mov	r3, r2
 80082c4:	00db      	lsls	r3, r3, #3
 80082c6:	4413      	add	r3, r2
 80082c8:	009b      	lsls	r3, r3, #2
 80082ca:	4403      	add	r3, r0
 80082cc:	881b      	ldrh	r3, [r3, #0]
 80082ce:	005b      	lsls	r3, r3, #1
 80082d0:	1ac9      	subs	r1, r1, r3
		((int32_t)CalibData[sensor].tempValue.dig_T2)) >> 11;
 80082d2:	79fa      	ldrb	r2, [r7, #7]
 80082d4:	482d      	ldr	r0, [pc, #180]	; (800838c <BME280_ReadTemperature+0x104>)
 80082d6:	4613      	mov	r3, r2
 80082d8:	00db      	lsls	r3, r3, #3
 80082da:	4413      	add	r3, r2
 80082dc:	009b      	lsls	r3, r3, #2
 80082de:	4403      	add	r3, r0
 80082e0:	3302      	adds	r3, #2
 80082e2:	f9b3 3000 	ldrsh.w	r3, [r3]
	int32_t tmp_1 = ((((readRawData>>3) - ((int32_t)CalibData[sensor].tempValue.dig_T1 <<1))) *
 80082e6:	fb03 f301 	mul.w	r3, r3, r1
 80082ea:	12db      	asrs	r3, r3, #11
 80082ec:	613b      	str	r3, [r7, #16]

	int32_t tmp_2 = (((((readRawData>>4) - ((int32_t)CalibData[sensor].tempValue.dig_T1)) *
 80082ee:	68bb      	ldr	r3, [r7, #8]
 80082f0:	1119      	asrs	r1, r3, #4
 80082f2:	79fa      	ldrb	r2, [r7, #7]
 80082f4:	4825      	ldr	r0, [pc, #148]	; (800838c <BME280_ReadTemperature+0x104>)
 80082f6:	4613      	mov	r3, r2
 80082f8:	00db      	lsls	r3, r3, #3
 80082fa:	4413      	add	r3, r2
 80082fc:	009b      	lsls	r3, r3, #2
 80082fe:	4403      	add	r3, r0
 8008300:	881b      	ldrh	r3, [r3, #0]
 8008302:	1ac9      	subs	r1, r1, r3
		((readRawData>>4) - ((int32_t)CalibData[sensor].tempValue.dig_T1))) >> 12) *
 8008304:	68bb      	ldr	r3, [r7, #8]
 8008306:	1118      	asrs	r0, r3, #4
 8008308:	79fa      	ldrb	r2, [r7, #7]
 800830a:	4c20      	ldr	r4, [pc, #128]	; (800838c <BME280_ReadTemperature+0x104>)
 800830c:	4613      	mov	r3, r2
 800830e:	00db      	lsls	r3, r3, #3
 8008310:	4413      	add	r3, r2
 8008312:	009b      	lsls	r3, r3, #2
 8008314:	4423      	add	r3, r4
 8008316:	881b      	ldrh	r3, [r3, #0]
 8008318:	1ac3      	subs	r3, r0, r3
	int32_t tmp_2 = (((((readRawData>>4) - ((int32_t)CalibData[sensor].tempValue.dig_T1)) *
 800831a:	fb03 f301 	mul.w	r3, r3, r1
		((readRawData>>4) - ((int32_t)CalibData[sensor].tempValue.dig_T1))) >> 12) *
 800831e:	1319      	asrs	r1, r3, #12
		((int32_t)CalibData[sensor].tempValue.dig_T3)) >> 14;
 8008320:	79fa      	ldrb	r2, [r7, #7]
 8008322:	481a      	ldr	r0, [pc, #104]	; (800838c <BME280_ReadTemperature+0x104>)
 8008324:	4613      	mov	r3, r2
 8008326:	00db      	lsls	r3, r3, #3
 8008328:	4413      	add	r3, r2
 800832a:	009b      	lsls	r3, r3, #2
 800832c:	4403      	add	r3, r0
 800832e:	3304      	adds	r3, #4
 8008330:	f9b3 3000 	ldrsh.w	r3, [r3]
		((readRawData>>4) - ((int32_t)CalibData[sensor].tempValue.dig_T1))) >> 12) *
 8008334:	fb03 f301 	mul.w	r3, r3, r1
	int32_t tmp_2 = (((((readRawData>>4) - ((int32_t)CalibData[sensor].tempValue.dig_T1)) *
 8008338:	139b      	asrs	r3, r3, #14
 800833a:	60fb      	str	r3, [r7, #12]

	tFineValue[sensor] = tmp_1 + tmp_2;
 800833c:	79fb      	ldrb	r3, [r7, #7]
 800833e:	6939      	ldr	r1, [r7, #16]
 8008340:	68fa      	ldr	r2, [r7, #12]
 8008342:	440a      	add	r2, r1
 8008344:	4912      	ldr	r1, [pc, #72]	; (8008390 <BME280_ReadTemperature+0x108>)
 8008346:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	readTemp = ((tFineValue[sensor] * 5 + 128) >> 8);
 800834a:	79fb      	ldrb	r3, [r7, #7]
 800834c:	4a10      	ldr	r2, [pc, #64]	; (8008390 <BME280_ReadTemperature+0x108>)
 800834e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8008352:	4613      	mov	r3, r2
 8008354:	009b      	lsls	r3, r3, #2
 8008356:	4413      	add	r3, r2
 8008358:	3380      	adds	r3, #128	; 0x80
 800835a:	121b      	asrs	r3, r3, #8
 800835c:	ee07 3a90 	vmov	s15, r3
 8008360:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008364:	edc7 7a05 	vstr	s15, [r7, #20]
	readTemp /= 100.0f;
 8008368:	ed97 7a05 	vldr	s14, [r7, #20]
 800836c:	eddf 6a09 	vldr	s13, [pc, #36]	; 8008394 <BME280_ReadTemperature+0x10c>
 8008370:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008374:	edc7 7a05 	vstr	s15, [r7, #20]

	return readTemp;
 8008378:	697b      	ldr	r3, [r7, #20]
 800837a:	ee07 3a90 	vmov	s15, r3
}
 800837e:	eeb0 0a67 	vmov.f32	s0, s15
 8008382:	371c      	adds	r7, #28
 8008384:	46bd      	mov	sp, r7
 8008386:	bd90      	pop	{r4, r7, pc}
 8008388:	477fff00 	.word	0x477fff00
 800838c:	20000ef4 	.word	0x20000ef4
 8008390:	20000b6c 	.word	0x20000b6c
 8008394:	42c80000 	.word	0x42c80000

08008398 <BME280_ReadPressure>:


float BME280_ReadPressure(uint8_t sensor)
{
 8008398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800839c:	b0ab      	sub	sp, #172	; 0xac
 800839e:	af00      	add	r7, sp, #0
 80083a0:	4603      	mov	r3, r0
 80083a2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	float pressFloat = 0.0f;
 80083a6:	f04f 0300 	mov.w	r3, #0
 80083aa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	int64_t presureInt = 0;
 80083ae:	f04f 0300 	mov.w	r3, #0
 80083b2:	f04f 0400 	mov.w	r4, #0
 80083b6:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
	int32_t presureRaw = 0;
 80083ba:	2300      	movs	r3, #0
 80083bc:	67fb      	str	r3, [r7, #124]	; 0x7c
	uint32_t presUint = 0;
 80083be:	2300      	movs	r3, #0
 80083c0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	int64_t tmp_1 = 0;
 80083c4:	f04f 0300 	mov.w	r3, #0
 80083c8:	f04f 0400 	mov.w	r4, #0
 80083cc:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
	int64_t tmp_2 = 0;
 80083d0:	f04f 0300 	mov.w	r3, #0
 80083d4:	f04f 0400 	mov.w	r4, #0
 80083d8:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80

	//BME280_ReadTemperature();
	bme280_ReadRegDataConvert24(BME280_REGISTER_PRESSUREDATA, (uint32_t*)&presureRaw);
 80083dc:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80083e0:	4619      	mov	r1, r3
 80083e2:	20f7      	movs	r0, #247	; 0xf7
 80083e4:	f000 fb91 	bl	8008b0a <bme280_ReadRegDataConvert24>

    if (presureRaw == 0x800000)
 80083e8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80083ea:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80083ee:	d101      	bne.n	80083f4 <BME280_ReadPressure+0x5c>
    {
    	return 0xFFFF;
 80083f0:	4b89      	ldr	r3, [pc, #548]	; (8008618 <BME280_ReadPressure+0x280>)
 80083f2:	e24d      	b.n	8008890 <BME280_ReadPressure+0x4f8>
    }

    presureRaw >>= 4;
 80083f4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80083f6:	111b      	asrs	r3, r3, #4
 80083f8:	67fb      	str	r3, [r7, #124]	; 0x7c

    tmp_1 = ((int64_t) tFineValue[sensor]) - 128000;
 80083fa:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 80083fe:	4b87      	ldr	r3, [pc, #540]	; (800861c <BME280_ReadPressure+0x284>)
 8008400:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008404:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8008408:	f5b3 33fa 	subs.w	r3, r3, #128000	; 0x1f400
 800840c:	f144 34ff 	adc.w	r4, r4, #4294967295
 8008410:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
    tmp_2 = tmp_1 * tmp_1 * (int64_t)CalibData[sensor].presureValue.dig_P6;
 8008414:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8008418:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800841c:	fb03 f102 	mul.w	r1, r3, r2
 8008420:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8008424:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008428:	fb03 f302 	mul.w	r3, r3, r2
 800842c:	4419      	add	r1, r3
 800842e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8008432:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008436:	fba2 5603 	umull	r5, r6, r2, r3
 800843a:	198b      	adds	r3, r1, r6
 800843c:	461e      	mov	r6, r3
 800843e:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 8008442:	4977      	ldr	r1, [pc, #476]	; (8008620 <BME280_ReadPressure+0x288>)
 8008444:	4613      	mov	r3, r2
 8008446:	00db      	lsls	r3, r3, #3
 8008448:	4413      	add	r3, r2
 800844a:	009b      	lsls	r3, r3, #2
 800844c:	440b      	add	r3, r1
 800844e:	3310      	adds	r3, #16
 8008450:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008454:	b21b      	sxth	r3, r3
 8008456:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800845a:	fb03 f106 	mul.w	r1, r3, r6
 800845e:	fb05 f204 	mul.w	r2, r5, r4
 8008462:	440a      	add	r2, r1
 8008464:	fba5 3403 	umull	r3, r4, r5, r3
 8008468:	4422      	add	r2, r4
 800846a:	4614      	mov	r4, r2
 800846c:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
 8008470:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
    tmp_2 = tmp_2 + ((tmp_1 * (int64_t)CalibData[sensor].presureValue.dig_P5) << 17);
 8008474:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 8008478:	4969      	ldr	r1, [pc, #420]	; (8008620 <BME280_ReadPressure+0x288>)
 800847a:	4613      	mov	r3, r2
 800847c:	00db      	lsls	r3, r3, #3
 800847e:	4413      	add	r3, r2
 8008480:	009b      	lsls	r3, r3, #2
 8008482:	440b      	add	r3, r1
 8008484:	330e      	adds	r3, #14
 8008486:	f9b3 3000 	ldrsh.w	r3, [r3]
 800848a:	b21b      	sxth	r3, r3
 800848c:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8008490:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8008494:	fb04 f102 	mul.w	r1, r4, r2
 8008498:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800849c:	fb03 f202 	mul.w	r2, r3, r2
 80084a0:	4411      	add	r1, r2
 80084a2:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80084a6:	fba2 3403 	umull	r3, r4, r2, r3
 80084aa:	190a      	adds	r2, r1, r4
 80084ac:	4614      	mov	r4, r2
 80084ae:	ea4f 4944 	mov.w	r9, r4, lsl #17
 80084b2:	ea49 39d3 	orr.w	r9, r9, r3, lsr #15
 80084b6:	ea4f 4843 	mov.w	r8, r3, lsl #17
 80084ba:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 80084be:	eb13 0308 	adds.w	r3, r3, r8
 80084c2:	eb44 0409 	adc.w	r4, r4, r9
 80084c6:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
    tmp_2 = tmp_2 + ((int64_t)CalibData[sensor].presureValue.dig_P4 << 35);
 80084ca:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 80084ce:	4954      	ldr	r1, [pc, #336]	; (8008620 <BME280_ReadPressure+0x288>)
 80084d0:	4613      	mov	r3, r2
 80084d2:	00db      	lsls	r3, r3, #3
 80084d4:	4413      	add	r3, r2
 80084d6:	009b      	lsls	r3, r3, #2
 80084d8:	440b      	add	r3, r1
 80084da:	330c      	adds	r3, #12
 80084dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80084e0:	b21b      	sxth	r3, r3
 80084e2:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80084e6:	00db      	lsls	r3, r3, #3
 80084e8:	60fb      	str	r3, [r7, #12]
 80084ea:	2300      	movs	r3, #0
 80084ec:	60bb      	str	r3, [r7, #8]
 80084ee:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 80084f2:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80084f6:	18c9      	adds	r1, r1, r3
 80084f8:	eb42 0204 	adc.w	r2, r2, r4
 80084fc:	460b      	mov	r3, r1
 80084fe:	4614      	mov	r4, r2
 8008500:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	tmp_1 = ((tmp_1 * tmp_1 * (int64_t)CalibData[sensor].presureValue.dig_P3) >> 8) + ((tmp_1 * (int64_t)CalibData[sensor].presureValue.dig_P2) << 12);
 8008504:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8008508:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800850c:	fb03 f102 	mul.w	r1, r3, r2
 8008510:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8008514:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008518:	fb03 f302 	mul.w	r3, r3, r2
 800851c:	4419      	add	r1, r3
 800851e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8008522:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008526:	fba2 5603 	umull	r5, r6, r2, r3
 800852a:	198b      	adds	r3, r1, r6
 800852c:	461e      	mov	r6, r3
 800852e:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 8008532:	493b      	ldr	r1, [pc, #236]	; (8008620 <BME280_ReadPressure+0x288>)
 8008534:	4613      	mov	r3, r2
 8008536:	00db      	lsls	r3, r3, #3
 8008538:	4413      	add	r3, r2
 800853a:	009b      	lsls	r3, r3, #2
 800853c:	440b      	add	r3, r1
 800853e:	330a      	adds	r3, #10
 8008540:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008544:	b21b      	sxth	r3, r3
 8008546:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800854a:	fb03 f106 	mul.w	r1, r3, r6
 800854e:	fb05 f204 	mul.w	r2, r5, r4
 8008552:	440a      	add	r2, r1
 8008554:	fba5 3403 	umull	r3, r4, r5, r3
 8008558:	4422      	add	r2, r4
 800855a:	4614      	mov	r4, r2
 800855c:	0a1a      	lsrs	r2, r3, #8
 800855e:	66ba      	str	r2, [r7, #104]	; 0x68
 8008560:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008562:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 8008566:	66ba      	str	r2, [r7, #104]	; 0x68
 8008568:	1223      	asrs	r3, r4, #8
 800856a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800856c:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 8008570:	492b      	ldr	r1, [pc, #172]	; (8008620 <BME280_ReadPressure+0x288>)
 8008572:	4613      	mov	r3, r2
 8008574:	00db      	lsls	r3, r3, #3
 8008576:	4413      	add	r3, r2
 8008578:	009b      	lsls	r3, r3, #2
 800857a:	440b      	add	r3, r1
 800857c:	3308      	adds	r3, #8
 800857e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008582:	b21b      	sxth	r3, r3
 8008584:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8008588:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800858c:	fb04 f102 	mul.w	r1, r4, r2
 8008590:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8008594:	fb03 f202 	mul.w	r2, r3, r2
 8008598:	4411      	add	r1, r2
 800859a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800859e:	fba2 3403 	umull	r3, r4, r2, r3
 80085a2:	190a      	adds	r2, r1, r4
 80085a4:	4614      	mov	r4, r2
 80085a6:	ea4f 3b04 	mov.w	fp, r4, lsl #12
 80085aa:	ea4b 5b13 	orr.w	fp, fp, r3, lsr #20
 80085ae:	ea4f 3a03 	mov.w	sl, r3, lsl #12
 80085b2:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 80085b6:	eb13 030a 	adds.w	r3, r3, sl
 80085ba:	eb44 040b 	adc.w	r4, r4, fp
 80085be:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
	tmp_1 = (((((int64_t)1) << 47) + tmp_1)) * ((int64_t)CalibData[sensor].presureValue.dig_P1) >> 33;
 80085c2:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 80085c6:	1c1d      	adds	r5, r3, #0
 80085c8:	f544 4600 	adc.w	r6, r4, #32768	; 0x8000
 80085cc:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 80085d0:	4913      	ldr	r1, [pc, #76]	; (8008620 <BME280_ReadPressure+0x288>)
 80085d2:	4613      	mov	r3, r2
 80085d4:	00db      	lsls	r3, r3, #3
 80085d6:	4413      	add	r3, r2
 80085d8:	009b      	lsls	r3, r3, #2
 80085da:	440b      	add	r3, r1
 80085dc:	3306      	adds	r3, #6
 80085de:	881b      	ldrh	r3, [r3, #0]
 80085e0:	b29b      	uxth	r3, r3
 80085e2:	f04f 0400 	mov.w	r4, #0
 80085e6:	fb03 f106 	mul.w	r1, r3, r6
 80085ea:	fb05 f204 	mul.w	r2, r5, r4
 80085ee:	440a      	add	r2, r1
 80085f0:	fba5 3403 	umull	r3, r4, r5, r3
 80085f4:	4422      	add	r2, r4
 80085f6:	4614      	mov	r4, r2
 80085f8:	1062      	asrs	r2, r4, #1
 80085fa:	603a      	str	r2, [r7, #0]
 80085fc:	17e3      	asrs	r3, r4, #31
 80085fe:	607b      	str	r3, [r7, #4]
 8008600:	e897 0018 	ldmia.w	r7, {r3, r4}
 8008604:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88

	if (tmp_1 == 0) {
 8008608:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 800860c:	4323      	orrs	r3, r4
 800860e:	d109      	bne.n	8008624 <BME280_ReadPressure+0x28c>
		return 0;
 8008610:	f04f 0300 	mov.w	r3, #0
 8008614:	e13c      	b.n	8008890 <BME280_ReadPressure+0x4f8>
 8008616:	bf00      	nop
 8008618:	477fff00 	.word	0x477fff00
 800861c:	20000b6c 	.word	0x20000b6c
 8008620:	20000ef4 	.word	0x20000ef4
	}

	presureInt = 1048576 - presureRaw;
 8008624:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008626:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 800862a:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800862e:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
	presureInt = (((presureInt << 31) - tmp_2) * 3125) / tmp_1;
 8008632:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 8008636:	07e2      	lsls	r2, r4, #31
 8008638:	667a      	str	r2, [r7, #100]	; 0x64
 800863a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800863c:	ea42 0253 	orr.w	r2, r2, r3, lsr #1
 8008640:	667a      	str	r2, [r7, #100]	; 0x64
 8008642:	07db      	lsls	r3, r3, #31
 8008644:	663b      	str	r3, [r7, #96]	; 0x60
 8008646:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 800864a:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800864e:	1ac9      	subs	r1, r1, r3
 8008650:	eb62 0204 	sbc.w	r2, r2, r4
 8008654:	460b      	mov	r3, r1
 8008656:	4614      	mov	r4, r2
 8008658:	18db      	adds	r3, r3, r3
 800865a:	eb44 0404 	adc.w	r4, r4, r4
 800865e:	185b      	adds	r3, r3, r1
 8008660:	eb44 0402 	adc.w	r4, r4, r2
 8008664:	01a0      	lsls	r0, r4, #6
 8008666:	6378      	str	r0, [r7, #52]	; 0x34
 8008668:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800866a:	ea40 6093 	orr.w	r0, r0, r3, lsr #26
 800866e:	6378      	str	r0, [r7, #52]	; 0x34
 8008670:	0198      	lsls	r0, r3, #6
 8008672:	6338      	str	r0, [r7, #48]	; 0x30
 8008674:	e9d7 560c 	ldrd	r5, r6, [r7, #48]	; 0x30
 8008678:	18ed      	adds	r5, r5, r3
 800867a:	eb46 0604 	adc.w	r6, r6, r4
 800867e:	462b      	mov	r3, r5
 8008680:	4634      	mov	r4, r6
 8008682:	00a0      	lsls	r0, r4, #2
 8008684:	62f8      	str	r0, [r7, #44]	; 0x2c
 8008686:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008688:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 800868c:	62f8      	str	r0, [r7, #44]	; 0x2c
 800868e:	009b      	lsls	r3, r3, #2
 8008690:	62bb      	str	r3, [r7, #40]	; 0x28
 8008692:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8008696:	185b      	adds	r3, r3, r1
 8008698:	eb44 0402 	adc.w	r4, r4, r2
 800869c:	00a0      	lsls	r0, r4, #2
 800869e:	6278      	str	r0, [r7, #36]	; 0x24
 80086a0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80086a2:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 80086a6:	6278      	str	r0, [r7, #36]	; 0x24
 80086a8:	009b      	lsls	r3, r3, #2
 80086aa:	623b      	str	r3, [r7, #32]
 80086ac:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80086b0:	185d      	adds	r5, r3, r1
 80086b2:	eb44 0602 	adc.w	r6, r4, r2
 80086b6:	4628      	mov	r0, r5
 80086b8:	4631      	mov	r1, r6
 80086ba:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80086be:	f7f8 fa6f 	bl	8000ba0 <__aeabi_ldivmod>
 80086c2:	4603      	mov	r3, r0
 80086c4:	460c      	mov	r4, r1
 80086c6:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98

	tmp_1 = (((int64_t)CalibData[sensor].presureValue.dig_P9) * (presureInt >> 13) * (presureInt >> 13)) >> 25;
 80086ca:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 80086ce:	4974      	ldr	r1, [pc, #464]	; (80088a0 <BME280_ReadPressure+0x508>)
 80086d0:	4613      	mov	r3, r2
 80086d2:	00db      	lsls	r3, r3, #3
 80086d4:	4413      	add	r3, r2
 80086d6:	009b      	lsls	r3, r3, #2
 80086d8:	440b      	add	r3, r1
 80086da:	3316      	adds	r3, #22
 80086dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80086e0:	b219      	sxth	r1, r3
 80086e2:	ea4f 72e1 	mov.w	r2, r1, asr #31
 80086e6:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 80086ea:	0b58      	lsrs	r0, r3, #13
 80086ec:	65b8      	str	r0, [r7, #88]	; 0x58
 80086ee:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80086f0:	ea40 40c4 	orr.w	r0, r0, r4, lsl #19
 80086f4:	65b8      	str	r0, [r7, #88]	; 0x58
 80086f6:	1363      	asrs	r3, r4, #13
 80086f8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80086fa:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 80086fe:	4623      	mov	r3, r4
 8008700:	fb03 f002 	mul.w	r0, r3, r2
 8008704:	462b      	mov	r3, r5
 8008706:	fb01 f303 	mul.w	r3, r1, r3
 800870a:	4403      	add	r3, r0
 800870c:	4620      	mov	r0, r4
 800870e:	fba1 0100 	umull	r0, r1, r1, r0
 8008712:	440b      	add	r3, r1
 8008714:	4619      	mov	r1, r3
 8008716:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 800871a:	0b5a      	lsrs	r2, r3, #13
 800871c:	653a      	str	r2, [r7, #80]	; 0x50
 800871e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008720:	ea42 42c4 	orr.w	r2, r2, r4, lsl #19
 8008724:	653a      	str	r2, [r7, #80]	; 0x50
 8008726:	1363      	asrs	r3, r4, #13
 8008728:	657b      	str	r3, [r7, #84]	; 0x54
 800872a:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 800872e:	4623      	mov	r3, r4
 8008730:	fb03 f201 	mul.w	r2, r3, r1
 8008734:	462b      	mov	r3, r5
 8008736:	fb00 f303 	mul.w	r3, r0, r3
 800873a:	441a      	add	r2, r3
 800873c:	4623      	mov	r3, r4
 800873e:	fba0 3403 	umull	r3, r4, r0, r3
 8008742:	4422      	add	r2, r4
 8008744:	4614      	mov	r4, r2
 8008746:	0e5a      	lsrs	r2, r3, #25
 8008748:	61ba      	str	r2, [r7, #24]
 800874a:	69ba      	ldr	r2, [r7, #24]
 800874c:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 8008750:	61ba      	str	r2, [r7, #24]
 8008752:	1663      	asrs	r3, r4, #25
 8008754:	61fb      	str	r3, [r7, #28]
 8008756:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800875a:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
	tmp_2 = (((int64_t)CalibData[sensor].presureValue.dig_P8) * presureInt) >> 19;
 800875e:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 8008762:	494f      	ldr	r1, [pc, #316]	; (80088a0 <BME280_ReadPressure+0x508>)
 8008764:	4613      	mov	r3, r2
 8008766:	00db      	lsls	r3, r3, #3
 8008768:	4413      	add	r3, r2
 800876a:	009b      	lsls	r3, r3, #2
 800876c:	440b      	add	r3, r1
 800876e:	3314      	adds	r3, #20
 8008770:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008774:	b21b      	sxth	r3, r3
 8008776:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800877a:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800877e:	fb04 f102 	mul.w	r1, r4, r2
 8008782:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8008786:	fb03 f202 	mul.w	r2, r3, r2
 800878a:	440a      	add	r2, r1
 800878c:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 8008790:	fba1 3403 	umull	r3, r4, r1, r3
 8008794:	4422      	add	r2, r4
 8008796:	4614      	mov	r4, r2
 8008798:	0cda      	lsrs	r2, r3, #19
 800879a:	613a      	str	r2, [r7, #16]
 800879c:	693a      	ldr	r2, [r7, #16]
 800879e:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 80087a2:	613a      	str	r2, [r7, #16]
 80087a4:	14e3      	asrs	r3, r4, #19
 80087a6:	617b      	str	r3, [r7, #20]
 80087a8:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80087ac:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80

	presureInt = ((presureInt + tmp_1 + tmp_2) >> 8) + ((int64_t)CalibData[sensor].presureValue.dig_P7 << 4);
 80087b0:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 80087b4:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 80087b8:	18c9      	adds	r1, r1, r3
 80087ba:	eb42 0204 	adc.w	r2, r2, r4
 80087be:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 80087c2:	185b      	adds	r3, r3, r1
 80087c4:	eb44 0402 	adc.w	r4, r4, r2
 80087c8:	0a1a      	lsrs	r2, r3, #8
 80087ca:	64ba      	str	r2, [r7, #72]	; 0x48
 80087cc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80087ce:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 80087d2:	64ba      	str	r2, [r7, #72]	; 0x48
 80087d4:	1223      	asrs	r3, r4, #8
 80087d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80087d8:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 80087dc:	4930      	ldr	r1, [pc, #192]	; (80088a0 <BME280_ReadPressure+0x508>)
 80087de:	4613      	mov	r3, r2
 80087e0:	00db      	lsls	r3, r3, #3
 80087e2:	4413      	add	r3, r2
 80087e4:	009b      	lsls	r3, r3, #2
 80087e6:	440b      	add	r3, r1
 80087e8:	3312      	adds	r3, #18
 80087ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80087ee:	b21b      	sxth	r3, r3
 80087f0:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80087f4:	0122      	lsls	r2, r4, #4
 80087f6:	647a      	str	r2, [r7, #68]	; 0x44
 80087f8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80087fa:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
 80087fe:	647a      	str	r2, [r7, #68]	; 0x44
 8008800:	011b      	lsls	r3, r3, #4
 8008802:	643b      	str	r3, [r7, #64]	; 0x40
 8008804:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8008808:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800880c:	185b      	adds	r3, r3, r1
 800880e:	eb44 0402 	adc.w	r4, r4, r2
 8008812:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98

	presUint = ((presureInt >> 8) * 1000) + (((presureInt & 0xff) * 390625) / 100000);
 8008816:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 800881a:	0a1a      	lsrs	r2, r3, #8
 800881c:	63ba      	str	r2, [r7, #56]	; 0x38
 800881e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008820:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 8008824:	63ba      	str	r2, [r7, #56]	; 0x38
 8008826:	1223      	asrs	r3, r4, #8
 8008828:	63fb      	str	r3, [r7, #60]	; 0x3c
 800882a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800882c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008830:	fb03 f502 	mul.w	r5, r3, r2
 8008834:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 8008838:	f04f 01ff 	mov.w	r1, #255	; 0xff
 800883c:	f04f 0200 	mov.w	r2, #0
 8008840:	ea03 0301 	and.w	r3, r3, r1
 8008844:	ea04 0402 	and.w	r4, r4, r2
 8008848:	4a16      	ldr	r2, [pc, #88]	; (80088a4 <BME280_ReadPressure+0x50c>)
 800884a:	fb02 f104 	mul.w	r1, r2, r4
 800884e:	2200      	movs	r2, #0
 8008850:	fb02 f203 	mul.w	r2, r2, r3
 8008854:	440a      	add	r2, r1
 8008856:	4913      	ldr	r1, [pc, #76]	; (80088a4 <BME280_ReadPressure+0x50c>)
 8008858:	fba3 0101 	umull	r0, r1, r3, r1
 800885c:	1853      	adds	r3, r2, r1
 800885e:	4619      	mov	r1, r3
 8008860:	4a11      	ldr	r2, [pc, #68]	; (80088a8 <BME280_ReadPressure+0x510>)
 8008862:	f04f 0300 	mov.w	r3, #0
 8008866:	f7f8 f99b 	bl	8000ba0 <__aeabi_ldivmod>
 800886a:	4603      	mov	r3, r0
 800886c:	460c      	mov	r4, r1
 800886e:	442b      	add	r3, r5
 8008870:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	//presUint = (uint32_t)(presureInt);
	pressFloat = presUint / 100.0f;
 8008874:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008878:	ee07 3a90 	vmov	s15, r3
 800887c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008880:	eddf 6a0a 	vldr	s13, [pc, #40]	; 80088ac <BME280_ReadPressure+0x514>
 8008884:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008888:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4

	return pressFloat;
 800888c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008890:	ee07 3a90 	vmov	s15, r3
}
 8008894:	eeb0 0a67 	vmov.f32	s0, s15
 8008898:	37ac      	adds	r7, #172	; 0xac
 800889a:	46bd      	mov	sp, r7
 800889c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088a0:	20000ef4 	.word	0x20000ef4
 80088a4:	0005f5e1 	.word	0x0005f5e1
 80088a8:	000186a0 	.word	0x000186a0
 80088ac:	42c80000 	.word	0x42c80000

080088b0 <BME280_ReadHumidity>:


float BME280_ReadHumidity(uint8_t sensor)
{
 80088b0:	b590      	push	{r4, r7, lr}
 80088b2:	b087      	sub	sp, #28
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	4603      	mov	r3, r0
 80088b8:	71fb      	strb	r3, [r7, #7]
	float humidConverted = 0.0f;
 80088ba:	f04f 0300 	mov.w	r3, #0
 80088be:	617b      	str	r3, [r7, #20]
	int16_t humidRawValue = 0;
 80088c0:	2300      	movs	r3, #0
 80088c2:	817b      	strh	r3, [r7, #10]
	int32_t humidRaw32 = 0;
 80088c4:	2300      	movs	r3, #0
 80088c6:	613b      	str	r3, [r7, #16]
	int32_t tmpValue = 0;
 80088c8:	2300      	movs	r3, #0
 80088ca:	60fb      	str	r3, [r7, #12]

	//BME280_ReadTemperature(sensor);
	bme280_ReadSignedData16_Convert(BME280_REGISTER_HUMIDDATA, &humidRawValue);
 80088cc:	f107 030a 	add.w	r3, r7, #10
 80088d0:	4619      	mov	r1, r3
 80088d2:	20fd      	movs	r0, #253	; 0xfd
 80088d4:	f000 f901 	bl	8008ada <bme280_ReadSignedData16_Convert>
	if(humidRawValue == 0x8000)
	{
		return 0xFFFF;
	}

	humidRaw32 = ((int32_t)humidRawValue)&0x0000FFFF;
 80088d8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80088dc:	b29b      	uxth	r3, r3
 80088de:	613b      	str	r3, [r7, #16]

	tmpValue = (tFineValue[sensor] - ((int32_t)76800));
 80088e0:	79fb      	ldrb	r3, [r7, #7]
 80088e2:	4a4a      	ldr	r2, [pc, #296]	; (8008a0c <BME280_ReadHumidity+0x15c>)
 80088e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80088e8:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 80088ec:	60fb      	str	r3, [r7, #12]
	tmpValue = (((((humidRaw32 << 14) - (((int32_t)CalibData[sensor].humidValue.dig_H4) << 20) -
 80088ee:	693b      	ldr	r3, [r7, #16]
 80088f0:	0399      	lsls	r1, r3, #14
 80088f2:	79fa      	ldrb	r2, [r7, #7]
 80088f4:	4846      	ldr	r0, [pc, #280]	; (8008a10 <BME280_ReadHumidity+0x160>)
 80088f6:	4613      	mov	r3, r2
 80088f8:	00db      	lsls	r3, r3, #3
 80088fa:	4413      	add	r3, r2
 80088fc:	009b      	lsls	r3, r3, #2
 80088fe:	4403      	add	r3, r0
 8008900:	331e      	adds	r3, #30
 8008902:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008906:	051b      	lsls	r3, r3, #20
 8008908:	1ac9      	subs	r1, r1, r3
		(((int32_t)CalibData[sensor].humidValue.dig_H5) * tmpValue)) + ((int32_t)16384)) >> 15) *
 800890a:	79fa      	ldrb	r2, [r7, #7]
 800890c:	4840      	ldr	r0, [pc, #256]	; (8008a10 <BME280_ReadHumidity+0x160>)
 800890e:	4613      	mov	r3, r2
 8008910:	00db      	lsls	r3, r3, #3
 8008912:	4413      	add	r3, r2
 8008914:	009b      	lsls	r3, r3, #2
 8008916:	4403      	add	r3, r0
 8008918:	3320      	adds	r3, #32
 800891a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800891e:	461a      	mov	r2, r3
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	fb03 f302 	mul.w	r3, r3, r2
	tmpValue = (((((humidRaw32 << 14) - (((int32_t)CalibData[sensor].humidValue.dig_H4) << 20) -
 8008926:	1acb      	subs	r3, r1, r3
		(((int32_t)CalibData[sensor].humidValue.dig_H5) * tmpValue)) + ((int32_t)16384)) >> 15) *
 8008928:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 800892c:	13d9      	asrs	r1, r3, #15
		(((((((tmpValue * ((int32_t)CalibData[sensor].humidValue.dig_H6)) >> 10) *
 800892e:	79fa      	ldrb	r2, [r7, #7]
 8008930:	4837      	ldr	r0, [pc, #220]	; (8008a10 <BME280_ReadHumidity+0x160>)
 8008932:	4613      	mov	r3, r2
 8008934:	00db      	lsls	r3, r3, #3
 8008936:	4413      	add	r3, r2
 8008938:	009b      	lsls	r3, r3, #2
 800893a:	4403      	add	r3, r0
 800893c:	3322      	adds	r3, #34	; 0x22
 800893e:	f993 3000 	ldrsb.w	r3, [r3]
 8008942:	461a      	mov	r2, r3
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	fb03 f302 	mul.w	r3, r3, r2
 800894a:	1298      	asrs	r0, r3, #10
		(((tmpValue * ((int32_t)CalibData[sensor].humidValue.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) +
 800894c:	79fa      	ldrb	r2, [r7, #7]
 800894e:	4c30      	ldr	r4, [pc, #192]	; (8008a10 <BME280_ReadHumidity+0x160>)
 8008950:	4613      	mov	r3, r2
 8008952:	00db      	lsls	r3, r3, #3
 8008954:	4413      	add	r3, r2
 8008956:	009b      	lsls	r3, r3, #2
 8008958:	4423      	add	r3, r4
 800895a:	331c      	adds	r3, #28
 800895c:	781b      	ldrb	r3, [r3, #0]
 800895e:	461a      	mov	r2, r3
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	fb03 f302 	mul.w	r3, r3, r2
 8008966:	12db      	asrs	r3, r3, #11
 8008968:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
		(((((((tmpValue * ((int32_t)CalibData[sensor].humidValue.dig_H6)) >> 10) *
 800896c:	fb03 f300 	mul.w	r3, r3, r0
		(((tmpValue * ((int32_t)CalibData[sensor].humidValue.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) +
 8008970:	129b      	asrs	r3, r3, #10
 8008972:	f503 1000 	add.w	r0, r3, #2097152	; 0x200000
		((int32_t)2097152)) * ((int32_t)CalibData[sensor].humidValue.dig_H2) + 8192) >> 14));
 8008976:	79fa      	ldrb	r2, [r7, #7]
 8008978:	4c25      	ldr	r4, [pc, #148]	; (8008a10 <BME280_ReadHumidity+0x160>)
 800897a:	4613      	mov	r3, r2
 800897c:	00db      	lsls	r3, r3, #3
 800897e:	4413      	add	r3, r2
 8008980:	009b      	lsls	r3, r3, #2
 8008982:	4423      	add	r3, r4
 8008984:	331a      	adds	r3, #26
 8008986:	f9b3 3000 	ldrsh.w	r3, [r3]
 800898a:	fb03 f300 	mul.w	r3, r3, r0
 800898e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8008992:	139b      	asrs	r3, r3, #14
	tmpValue = (((((humidRaw32 << 14) - (((int32_t)CalibData[sensor].humidValue.dig_H4) << 20) -
 8008994:	fb03 f301 	mul.w	r3, r3, r1
 8008998:	60fb      	str	r3, [r7, #12]

	tmpValue = (tmpValue - (((((tmpValue >> 15) * (tmpValue >> 15)) >> 7) *
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	13db      	asrs	r3, r3, #15
 800899e:	68fa      	ldr	r2, [r7, #12]
 80089a0:	13d2      	asrs	r2, r2, #15
 80089a2:	fb02 f303 	mul.w	r3, r2, r3
 80089a6:	11d9      	asrs	r1, r3, #7
		((int32_t)CalibData[sensor].humidValue.dig_H1)) >> 4));
 80089a8:	79fa      	ldrb	r2, [r7, #7]
 80089aa:	4819      	ldr	r0, [pc, #100]	; (8008a10 <BME280_ReadHumidity+0x160>)
 80089ac:	4613      	mov	r3, r2
 80089ae:	00db      	lsls	r3, r3, #3
 80089b0:	4413      	add	r3, r2
 80089b2:	009b      	lsls	r3, r3, #2
 80089b4:	4403      	add	r3, r0
 80089b6:	3318      	adds	r3, #24
 80089b8:	781b      	ldrb	r3, [r3, #0]
	tmpValue = (tmpValue - (((((tmpValue >> 15) * (tmpValue >> 15)) >> 7) *
 80089ba:	fb03 f301 	mul.w	r3, r3, r1
		((int32_t)CalibData[sensor].humidValue.dig_H1)) >> 4));
 80089be:	111b      	asrs	r3, r3, #4
	tmpValue = (tmpValue - (((((tmpValue >> 15) * (tmpValue >> 15)) >> 7) *
 80089c0:	68fa      	ldr	r2, [r7, #12]
 80089c2:	1ad3      	subs	r3, r2, r3
 80089c4:	60fb      	str	r3, [r7, #12]
	tmpValue = (tmpValue < 0) ? 0 : tmpValue;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80089cc:	60fb      	str	r3, [r7, #12]
	tmpValue = (tmpValue > 419430400) ? 419430400 : tmpValue;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 80089d4:	bfa8      	it	ge
 80089d6:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 80089da:	60fb      	str	r3, [r7, #12]

	humidConverted = (tmpValue>>12);
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	131b      	asrs	r3, r3, #12
 80089e0:	ee07 3a90 	vmov	s15, r3
 80089e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80089e8:	edc7 7a05 	vstr	s15, [r7, #20]
	humidConverted /= 1024.0f;
 80089ec:	ed97 7a05 	vldr	s14, [r7, #20]
 80089f0:	eddf 6a08 	vldr	s13, [pc, #32]	; 8008a14 <BME280_ReadHumidity+0x164>
 80089f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80089f8:	edc7 7a05 	vstr	s15, [r7, #20]

	return humidConverted;
 80089fc:	697b      	ldr	r3, [r7, #20]
 80089fe:	ee07 3a90 	vmov	s15, r3
}
 8008a02:	eeb0 0a67 	vmov.f32	s0, s15
 8008a06:	371c      	adds	r7, #28
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	bd90      	pop	{r4, r7, pc}
 8008a0c:	20000b6c 	.word	0x20000b6c
 8008a10:	20000ef4 	.word	0x20000ef4
 8008a14:	44800000 	.word	0x44800000

08008a18 <bme280_WriteReg>:
	return altitude;
}

//Communication with BME280
static void bme280_WriteReg(uint8_t readRegister, uint8_t valueToWrite)
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b082      	sub	sp, #8
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	4603      	mov	r3, r0
 8008a20:	460a      	mov	r2, r1
 8008a22:	71fb      	strb	r3, [r7, #7]
 8008a24:	4613      	mov	r3, r2
 8008a26:	71bb      	strb	r3, [r7, #6]
#ifdef SPI
	SPIx_WriteData(readRegister, valueToWrite);
 8008a28:	79ba      	ldrb	r2, [r7, #6]
 8008a2a:	79fb      	ldrb	r3, [r7, #7]
 8008a2c:	4611      	mov	r1, r2
 8008a2e:	4618      	mov	r0, r3
 8008a30:	f7ff f9a6 	bl	8007d80 <SPIx_WriteData>
#elif I2C
	I2Cx_WriteData(BME280_ADDRESS, readRegister, valueToWrite);
#endif

}
 8008a34:	bf00      	nop
 8008a36:	3708      	adds	r7, #8
 8008a38:	46bd      	mov	sp, r7
 8008a3a:	bd80      	pop	{r7, pc}

08008a3c <bme280_ReadReg>:
//------------------------------------------------
static uint8_t bme280_ReadReg(uint8_t readRegister)
{
 8008a3c:	b580      	push	{r7, lr}
 8008a3e:	b084      	sub	sp, #16
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	4603      	mov	r3, r0
 8008a44:	71fb      	strb	r3, [r7, #7]
#ifdef SPI
	uint8_t readedStatus = SPIx_ReadData(readRegister);
 8008a46:	79fb      	ldrb	r3, [r7, #7]
 8008a48:	4618      	mov	r0, r3
 8008a4a:	f7ff f9c3 	bl	8007dd4 <SPIx_ReadData>
 8008a4e:	4603      	mov	r3, r0
 8008a50:	73fb      	strb	r3, [r7, #15]
#elif I2C
	uint8_t readedStatus = I2Cx_ReadData(BME280_ADDRESS, readRegister);
#endif

  return readedStatus;
 8008a52:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	3710      	adds	r7, #16
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	bd80      	pop	{r7, pc}

08008a5c <bme280_ReadRegPtr>:
//------------------------------------------------
static void bme280_ReadRegPtr(uint8_t readRegister, uint8_t *ptrReadedValue)
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b082      	sub	sp, #8
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	4603      	mov	r3, r0
 8008a64:	6039      	str	r1, [r7, #0]
 8008a66:	71fb      	strb	r3, [r7, #7]
#ifdef SPI
	 *(uint8_t *)ptrReadedValue = SPIx_ReadData(readRegister);
 8008a68:	79fb      	ldrb	r3, [r7, #7]
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	f7ff f9b2 	bl	8007dd4 <SPIx_ReadData>
 8008a70:	4603      	mov	r3, r0
 8008a72:	461a      	mov	r2, r3
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	701a      	strb	r2, [r3, #0]
	 *(uint8_t *)ptrReadedValue = I2Cx_ReadData(BME280_ADDRESS, readRegister);
#endif



}
 8008a78:	bf00      	nop
 8008a7a:	3708      	adds	r7, #8
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	bd80      	pop	{r7, pc}

08008a80 <bme280_ReadStatus>:
//------------------------------------------------
static uint8_t bme280_ReadStatus(void)
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b082      	sub	sp, #8
 8008a84:	af00      	add	r7, sp, #0
  uint8_t res = bme280_ReadReg(BME280_REGISTER_STATUS) & 0x09;
 8008a86:	20f3      	movs	r0, #243	; 0xf3
 8008a88:	f7ff ffd8 	bl	8008a3c <bme280_ReadReg>
 8008a8c:	4603      	mov	r3, r0
 8008a8e:	f003 0309 	and.w	r3, r3, #9
 8008a92:	71fb      	strb	r3, [r7, #7]
  return res;
 8008a94:	79fb      	ldrb	r3, [r7, #7]
}
 8008a96:	4618      	mov	r0, r3
 8008a98:	3708      	adds	r7, #8
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	bd80      	pop	{r7, pc}

08008a9e <bme280_ReadData16>:
//------------------------------------------------
static void bme280_ReadData16(uint8_t readRegister, uint16_t *ptrReadedValue)
{
 8008a9e:	b580      	push	{r7, lr}
 8008aa0:	b082      	sub	sp, #8
 8008aa2:	af00      	add	r7, sp, #0
 8008aa4:	4603      	mov	r3, r0
 8008aa6:	6039      	str	r1, [r7, #0]
 8008aa8:	71fb      	strb	r3, [r7, #7]
#ifdef SPI
	SPIx_ReadData16(readRegister, ptrReadedValue);
 8008aaa:	79fb      	ldrb	r3, [r7, #7]
 8008aac:	6839      	ldr	r1, [r7, #0]
 8008aae:	4618      	mov	r0, r3
 8008ab0:	f7ff f9ba 	bl	8007e28 <SPIx_ReadData16>
#elif I2C
	 I2Cx_ReadData16(BME280_ADDRESS, readRegister, ptrReadedValue);
#endif

}
 8008ab4:	bf00      	nop
 8008ab6:	3708      	adds	r7, #8
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	bd80      	pop	{r7, pc}

08008abc <bme280_ReadSignedData16>:
//------------------------------------------------
static void bme280_ReadSignedData16(uint8_t readRegister, int16_t *ptrReadedValue)
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b082      	sub	sp, #8
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	4603      	mov	r3, r0
 8008ac4:	6039      	str	r1, [r7, #0]
 8008ac6:	71fb      	strb	r3, [r7, #7]
#ifdef SPI
	SPIx_ReadData16(readRegister, (uint16_t*)ptrReadedValue);
 8008ac8:	79fb      	ldrb	r3, [r7, #7]
 8008aca:	6839      	ldr	r1, [r7, #0]
 8008acc:	4618      	mov	r0, r3
 8008ace:	f7ff f9ab 	bl	8007e28 <SPIx_ReadData16>
#elif I2C
	I2Cx_ReadData16(BME280_ADDRESS, readRegister, (uint16_t*)ptrReadedValue);
#endif

}
 8008ad2:	bf00      	nop
 8008ad4:	3708      	adds	r7, #8
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bd80      	pop	{r7, pc}

08008ada <bme280_ReadSignedData16_Convert>:
//------------------------------------------------
static void bme280_ReadSignedData16_Convert(uint8_t readRegister, int16_t *ptrReadedValue)
{
 8008ada:	b580      	push	{r7, lr}
 8008adc:	b082      	sub	sp, #8
 8008ade:	af00      	add	r7, sp, #0
 8008ae0:	4603      	mov	r3, r0
 8008ae2:	6039      	str	r1, [r7, #0]
 8008ae4:	71fb      	strb	r3, [r7, #7]
#ifdef SPI
	  SPIx_ReadData16(readRegister, (uint16_t*)ptrReadedValue);
 8008ae6:	79fb      	ldrb	r3, [r7, #7]
 8008ae8:	6839      	ldr	r1, [r7, #0]
 8008aea:	4618      	mov	r0, r3
 8008aec:	f7ff f99c 	bl	8007e28 <SPIx_ReadData16>
	  *(uint16_t *)ptrReadedValue = convert16BitData(*(uint16_t *)ptrReadedValue);
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	881b      	ldrh	r3, [r3, #0]
 8008af4:	4618      	mov	r0, r3
 8008af6:	f7ff f889 	bl	8007c0c <convert16BitData>
 8008afa:	4603      	mov	r3, r0
 8008afc:	461a      	mov	r2, r3
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	801a      	strh	r2, [r3, #0]
	  I2Cx_ReadData16(BME280_ADDRESS, readRegister, (uint16_t*)ptrReadedValue);
	  *(uint16_t *)ptrReadedValue = convert16BitData(*(uint16_t *)ptrReadedValue);
#endif


}
 8008b02:	bf00      	nop
 8008b04:	3708      	adds	r7, #8
 8008b06:	46bd      	mov	sp, r7
 8008b08:	bd80      	pop	{r7, pc}

08008b0a <bme280_ReadRegDataConvert24>:
//------------------------------------------------
static void bme280_ReadRegDataConvert24(uint8_t readRegister, uint32_t *ptrReadedValue)
{
 8008b0a:	b580      	push	{r7, lr}
 8008b0c:	b082      	sub	sp, #8
 8008b0e:	af00      	add	r7, sp, #0
 8008b10:	4603      	mov	r3, r0
 8008b12:	6039      	str	r1, [r7, #0]
 8008b14:	71fb      	strb	r3, [r7, #7]
#ifdef SPI
	SPIx_ReadData24(readRegister, ptrReadedValue);
 8008b16:	79fb      	ldrb	r3, [r7, #7]
 8008b18:	6839      	ldr	r1, [r7, #0]
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	f7ff f9be 	bl	8007e9c <SPIx_ReadData24>
	*(uint32_t *) ptrReadedValue = convert24BitData(*(uint32_t *) ptrReadedValue) & 0x00FFFFFF;
 8008b20:	683b      	ldr	r3, [r7, #0]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	4618      	mov	r0, r3
 8008b26:	f7ff f886 	bl	8007c36 <convert24BitData>
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8008b30:	683b      	ldr	r3, [r7, #0]
 8008b32:	601a      	str	r2, [r3, #0]
	I2Cx_ReadData24(BME280_ADDRESS, readRegister, ptrReadedValue);
	*(uint32_t *) ptrReadedValue = convert24BitData(*(uint32_t *) ptrReadedValue) & 0x00FFFFFF;
#endif


}
 8008b34:	bf00      	nop
 8008b36:	3708      	adds	r7, #8
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	bd80      	pop	{r7, pc}

08008b3c <bme280_ReadCoefficients_Temp>:
//------------------------------------------------
/*
 * @brief: read factory set coeficiency
 */
static void bme280_ReadCoefficients_Temp(uint8_t sensor)
{
 8008b3c:	b580      	push	{r7, lr}
 8008b3e:	b082      	sub	sp, #8
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	4603      	mov	r3, r0
 8008b44:	71fb      	strb	r3, [r7, #7]
	bme280_ReadData16(BME280_REGISTER_DIG_T1, &CalibData[sensor].tempValue.dig_T1);
 8008b46:	79fa      	ldrb	r2, [r7, #7]
 8008b48:	4613      	mov	r3, r2
 8008b4a:	00db      	lsls	r3, r3, #3
 8008b4c:	4413      	add	r3, r2
 8008b4e:	009b      	lsls	r3, r3, #2
 8008b50:	4a10      	ldr	r2, [pc, #64]	; (8008b94 <bme280_ReadCoefficients_Temp+0x58>)
 8008b52:	4413      	add	r3, r2
 8008b54:	4619      	mov	r1, r3
 8008b56:	2088      	movs	r0, #136	; 0x88
 8008b58:	f7ff ffa1 	bl	8008a9e <bme280_ReadData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_T2, &CalibData[sensor].tempValue.dig_T2);
 8008b5c:	79fa      	ldrb	r2, [r7, #7]
 8008b5e:	4613      	mov	r3, r2
 8008b60:	00db      	lsls	r3, r3, #3
 8008b62:	4413      	add	r3, r2
 8008b64:	009b      	lsls	r3, r3, #2
 8008b66:	4a0b      	ldr	r2, [pc, #44]	; (8008b94 <bme280_ReadCoefficients_Temp+0x58>)
 8008b68:	4413      	add	r3, r2
 8008b6a:	3302      	adds	r3, #2
 8008b6c:	4619      	mov	r1, r3
 8008b6e:	208a      	movs	r0, #138	; 0x8a
 8008b70:	f7ff ffa4 	bl	8008abc <bme280_ReadSignedData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_T3, &CalibData[sensor].tempValue.dig_T3);
 8008b74:	79fa      	ldrb	r2, [r7, #7]
 8008b76:	4613      	mov	r3, r2
 8008b78:	00db      	lsls	r3, r3, #3
 8008b7a:	4413      	add	r3, r2
 8008b7c:	009b      	lsls	r3, r3, #2
 8008b7e:	4a05      	ldr	r2, [pc, #20]	; (8008b94 <bme280_ReadCoefficients_Temp+0x58>)
 8008b80:	4413      	add	r3, r2
 8008b82:	3304      	adds	r3, #4
 8008b84:	4619      	mov	r1, r3
 8008b86:	208c      	movs	r0, #140	; 0x8c
 8008b88:	f7ff ff98 	bl	8008abc <bme280_ReadSignedData16>
}
 8008b8c:	bf00      	nop
 8008b8e:	3708      	adds	r7, #8
 8008b90:	46bd      	mov	sp, r7
 8008b92:	bd80      	pop	{r7, pc}
 8008b94:	20000ef4 	.word	0x20000ef4

08008b98 <bme280_ReadCoefficients_Pres>:

static void bme280_ReadCoefficients_Pres(uint8_t sensor)
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	b082      	sub	sp, #8
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	4603      	mov	r3, r0
 8008ba0:	71fb      	strb	r3, [r7, #7]
	bme280_ReadData16(BME280_REGISTER_DIG_P1, &CalibData[sensor].presureValue.dig_P1);
 8008ba2:	79fa      	ldrb	r2, [r7, #7]
 8008ba4:	4613      	mov	r3, r2
 8008ba6:	00db      	lsls	r3, r3, #3
 8008ba8:	4413      	add	r3, r2
 8008baa:	009b      	lsls	r3, r3, #2
 8008bac:	4a37      	ldr	r2, [pc, #220]	; (8008c8c <bme280_ReadCoefficients_Pres+0xf4>)
 8008bae:	4413      	add	r3, r2
 8008bb0:	3306      	adds	r3, #6
 8008bb2:	4619      	mov	r1, r3
 8008bb4:	208e      	movs	r0, #142	; 0x8e
 8008bb6:	f7ff ff72 	bl	8008a9e <bme280_ReadData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_P2, &CalibData[sensor].presureValue.dig_P2);
 8008bba:	79fa      	ldrb	r2, [r7, #7]
 8008bbc:	4613      	mov	r3, r2
 8008bbe:	00db      	lsls	r3, r3, #3
 8008bc0:	4413      	add	r3, r2
 8008bc2:	009b      	lsls	r3, r3, #2
 8008bc4:	4a31      	ldr	r2, [pc, #196]	; (8008c8c <bme280_ReadCoefficients_Pres+0xf4>)
 8008bc6:	4413      	add	r3, r2
 8008bc8:	3308      	adds	r3, #8
 8008bca:	4619      	mov	r1, r3
 8008bcc:	2090      	movs	r0, #144	; 0x90
 8008bce:	f7ff ff75 	bl	8008abc <bme280_ReadSignedData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_P3, &CalibData[sensor].presureValue.dig_P3);
 8008bd2:	79fa      	ldrb	r2, [r7, #7]
 8008bd4:	4613      	mov	r3, r2
 8008bd6:	00db      	lsls	r3, r3, #3
 8008bd8:	4413      	add	r3, r2
 8008bda:	009b      	lsls	r3, r3, #2
 8008bdc:	4a2b      	ldr	r2, [pc, #172]	; (8008c8c <bme280_ReadCoefficients_Pres+0xf4>)
 8008bde:	4413      	add	r3, r2
 8008be0:	330a      	adds	r3, #10
 8008be2:	4619      	mov	r1, r3
 8008be4:	2092      	movs	r0, #146	; 0x92
 8008be6:	f7ff ff69 	bl	8008abc <bme280_ReadSignedData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_P4, &CalibData[sensor].presureValue.dig_P4);
 8008bea:	79fa      	ldrb	r2, [r7, #7]
 8008bec:	4613      	mov	r3, r2
 8008bee:	00db      	lsls	r3, r3, #3
 8008bf0:	4413      	add	r3, r2
 8008bf2:	009b      	lsls	r3, r3, #2
 8008bf4:	4a25      	ldr	r2, [pc, #148]	; (8008c8c <bme280_ReadCoefficients_Pres+0xf4>)
 8008bf6:	4413      	add	r3, r2
 8008bf8:	330c      	adds	r3, #12
 8008bfa:	4619      	mov	r1, r3
 8008bfc:	2094      	movs	r0, #148	; 0x94
 8008bfe:	f7ff ff5d 	bl	8008abc <bme280_ReadSignedData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_P5, &CalibData[sensor].presureValue.dig_P5);
 8008c02:	79fa      	ldrb	r2, [r7, #7]
 8008c04:	4613      	mov	r3, r2
 8008c06:	00db      	lsls	r3, r3, #3
 8008c08:	4413      	add	r3, r2
 8008c0a:	009b      	lsls	r3, r3, #2
 8008c0c:	3308      	adds	r3, #8
 8008c0e:	4a1f      	ldr	r2, [pc, #124]	; (8008c8c <bme280_ReadCoefficients_Pres+0xf4>)
 8008c10:	4413      	add	r3, r2
 8008c12:	3306      	adds	r3, #6
 8008c14:	4619      	mov	r1, r3
 8008c16:	2096      	movs	r0, #150	; 0x96
 8008c18:	f7ff ff50 	bl	8008abc <bme280_ReadSignedData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_P6, &CalibData[sensor].presureValue.dig_P6);
 8008c1c:	79fa      	ldrb	r2, [r7, #7]
 8008c1e:	4613      	mov	r3, r2
 8008c20:	00db      	lsls	r3, r3, #3
 8008c22:	4413      	add	r3, r2
 8008c24:	009b      	lsls	r3, r3, #2
 8008c26:	3308      	adds	r3, #8
 8008c28:	4a18      	ldr	r2, [pc, #96]	; (8008c8c <bme280_ReadCoefficients_Pres+0xf4>)
 8008c2a:	4413      	add	r3, r2
 8008c2c:	3308      	adds	r3, #8
 8008c2e:	4619      	mov	r1, r3
 8008c30:	2098      	movs	r0, #152	; 0x98
 8008c32:	f7ff ff43 	bl	8008abc <bme280_ReadSignedData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_P7, &CalibData[sensor].presureValue.dig_P7);
 8008c36:	79fa      	ldrb	r2, [r7, #7]
 8008c38:	4613      	mov	r3, r2
 8008c3a:	00db      	lsls	r3, r3, #3
 8008c3c:	4413      	add	r3, r2
 8008c3e:	009b      	lsls	r3, r3, #2
 8008c40:	3308      	adds	r3, #8
 8008c42:	4a12      	ldr	r2, [pc, #72]	; (8008c8c <bme280_ReadCoefficients_Pres+0xf4>)
 8008c44:	4413      	add	r3, r2
 8008c46:	330a      	adds	r3, #10
 8008c48:	4619      	mov	r1, r3
 8008c4a:	209a      	movs	r0, #154	; 0x9a
 8008c4c:	f7ff ff36 	bl	8008abc <bme280_ReadSignedData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_P8, &CalibData[sensor].presureValue.dig_P8);
 8008c50:	79fa      	ldrb	r2, [r7, #7]
 8008c52:	4613      	mov	r3, r2
 8008c54:	00db      	lsls	r3, r3, #3
 8008c56:	4413      	add	r3, r2
 8008c58:	009b      	lsls	r3, r3, #2
 8008c5a:	3308      	adds	r3, #8
 8008c5c:	4a0b      	ldr	r2, [pc, #44]	; (8008c8c <bme280_ReadCoefficients_Pres+0xf4>)
 8008c5e:	4413      	add	r3, r2
 8008c60:	330c      	adds	r3, #12
 8008c62:	4619      	mov	r1, r3
 8008c64:	209c      	movs	r0, #156	; 0x9c
 8008c66:	f7ff ff29 	bl	8008abc <bme280_ReadSignedData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_P9, &CalibData[sensor].presureValue.dig_P9);
 8008c6a:	79fa      	ldrb	r2, [r7, #7]
 8008c6c:	4613      	mov	r3, r2
 8008c6e:	00db      	lsls	r3, r3, #3
 8008c70:	4413      	add	r3, r2
 8008c72:	009b      	lsls	r3, r3, #2
 8008c74:	3310      	adds	r3, #16
 8008c76:	4a05      	ldr	r2, [pc, #20]	; (8008c8c <bme280_ReadCoefficients_Pres+0xf4>)
 8008c78:	4413      	add	r3, r2
 8008c7a:	3306      	adds	r3, #6
 8008c7c:	4619      	mov	r1, r3
 8008c7e:	209e      	movs	r0, #158	; 0x9e
 8008c80:	f7ff ff1c 	bl	8008abc <bme280_ReadSignedData16>
}
 8008c84:	bf00      	nop
 8008c86:	3708      	adds	r7, #8
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	bd80      	pop	{r7, pc}
 8008c8c:	20000ef4 	.word	0x20000ef4

08008c90 <bme280_ReadCoefficients_Hum>:

static void bme280_ReadCoefficients_Hum(uint8_t sensor)
{
 8008c90:	b5b0      	push	{r4, r5, r7, lr}
 8008c92:	b082      	sub	sp, #8
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	4603      	mov	r3, r0
 8008c98:	71fb      	strb	r3, [r7, #7]
	bme280_ReadRegPtr(BME280_REGISTER_DIG_H1, &CalibData[sensor].humidValue.dig_H1);
 8008c9a:	79fa      	ldrb	r2, [r7, #7]
 8008c9c:	4613      	mov	r3, r2
 8008c9e:	00db      	lsls	r3, r3, #3
 8008ca0:	4413      	add	r3, r2
 8008ca2:	009b      	lsls	r3, r3, #2
 8008ca4:	3318      	adds	r3, #24
 8008ca6:	4a33      	ldr	r2, [pc, #204]	; (8008d74 <bme280_ReadCoefficients_Hum+0xe4>)
 8008ca8:	4413      	add	r3, r2
 8008caa:	4619      	mov	r1, r3
 8008cac:	20a1      	movs	r0, #161	; 0xa1
 8008cae:	f7ff fed5 	bl	8008a5c <bme280_ReadRegPtr>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_H2, &CalibData[sensor].humidValue.dig_H2);
 8008cb2:	79fa      	ldrb	r2, [r7, #7]
 8008cb4:	4613      	mov	r3, r2
 8008cb6:	00db      	lsls	r3, r3, #3
 8008cb8:	4413      	add	r3, r2
 8008cba:	009b      	lsls	r3, r3, #2
 8008cbc:	3318      	adds	r3, #24
 8008cbe:	4a2d      	ldr	r2, [pc, #180]	; (8008d74 <bme280_ReadCoefficients_Hum+0xe4>)
 8008cc0:	4413      	add	r3, r2
 8008cc2:	3302      	adds	r3, #2
 8008cc4:	4619      	mov	r1, r3
 8008cc6:	20e1      	movs	r0, #225	; 0xe1
 8008cc8:	f7ff fef8 	bl	8008abc <bme280_ReadSignedData16>
	bme280_ReadRegPtr(BME280_REGISTER_DIG_H3, &CalibData[sensor].humidValue.dig_H3);
 8008ccc:	79fa      	ldrb	r2, [r7, #7]
 8008cce:	4613      	mov	r3, r2
 8008cd0:	00db      	lsls	r3, r3, #3
 8008cd2:	4413      	add	r3, r2
 8008cd4:	009b      	lsls	r3, r3, #2
 8008cd6:	3318      	adds	r3, #24
 8008cd8:	4a26      	ldr	r2, [pc, #152]	; (8008d74 <bme280_ReadCoefficients_Hum+0xe4>)
 8008cda:	4413      	add	r3, r2
 8008cdc:	3304      	adds	r3, #4
 8008cde:	4619      	mov	r1, r3
 8008ce0:	20e3      	movs	r0, #227	; 0xe3
 8008ce2:	f7ff febb 	bl	8008a5c <bme280_ReadRegPtr>

	CalibData[sensor].humidValue.dig_H4 = (bme280_ReadReg(BME280_REGISTER_DIG_H4) << 4) | (bme280_ReadReg(BME280_REGISTER_DIG_H4+1) & 0xF);
 8008ce6:	79fc      	ldrb	r4, [r7, #7]
 8008ce8:	20e4      	movs	r0, #228	; 0xe4
 8008cea:	f7ff fea7 	bl	8008a3c <bme280_ReadReg>
 8008cee:	4603      	mov	r3, r0
 8008cf0:	011b      	lsls	r3, r3, #4
 8008cf2:	b21d      	sxth	r5, r3
 8008cf4:	20e5      	movs	r0, #229	; 0xe5
 8008cf6:	f7ff fea1 	bl	8008a3c <bme280_ReadReg>
 8008cfa:	4603      	mov	r3, r0
 8008cfc:	b21b      	sxth	r3, r3
 8008cfe:	f003 030f 	and.w	r3, r3, #15
 8008d02:	b21b      	sxth	r3, r3
 8008d04:	432b      	orrs	r3, r5
 8008d06:	b219      	sxth	r1, r3
 8008d08:	4a1a      	ldr	r2, [pc, #104]	; (8008d74 <bme280_ReadCoefficients_Hum+0xe4>)
 8008d0a:	4623      	mov	r3, r4
 8008d0c:	00db      	lsls	r3, r3, #3
 8008d0e:	4423      	add	r3, r4
 8008d10:	009b      	lsls	r3, r3, #2
 8008d12:	4413      	add	r3, r2
 8008d14:	331e      	adds	r3, #30
 8008d16:	460a      	mov	r2, r1
 8008d18:	801a      	strh	r2, [r3, #0]
	CalibData[sensor].humidValue.dig_H5 = (bme280_ReadReg(BME280_REGISTER_DIG_H5+1) << 4) | (bme280_ReadReg(BME280_REGISTER_DIG_H5) >> 4);
 8008d1a:	79fc      	ldrb	r4, [r7, #7]
 8008d1c:	20e6      	movs	r0, #230	; 0xe6
 8008d1e:	f7ff fe8d 	bl	8008a3c <bme280_ReadReg>
 8008d22:	4603      	mov	r3, r0
 8008d24:	011b      	lsls	r3, r3, #4
 8008d26:	b21d      	sxth	r5, r3
 8008d28:	20e5      	movs	r0, #229	; 0xe5
 8008d2a:	f7ff fe87 	bl	8008a3c <bme280_ReadReg>
 8008d2e:	4603      	mov	r3, r0
 8008d30:	091b      	lsrs	r3, r3, #4
 8008d32:	b2db      	uxtb	r3, r3
 8008d34:	b21b      	sxth	r3, r3
 8008d36:	432b      	orrs	r3, r5
 8008d38:	b219      	sxth	r1, r3
 8008d3a:	4a0e      	ldr	r2, [pc, #56]	; (8008d74 <bme280_ReadCoefficients_Hum+0xe4>)
 8008d3c:	4623      	mov	r3, r4
 8008d3e:	00db      	lsls	r3, r3, #3
 8008d40:	4423      	add	r3, r4
 8008d42:	009b      	lsls	r3, r3, #2
 8008d44:	4413      	add	r3, r2
 8008d46:	3320      	adds	r3, #32
 8008d48:	460a      	mov	r2, r1
 8008d4a:	801a      	strh	r2, [r3, #0]
	CalibData[sensor].humidValue.dig_H6 = (int8_t)bme280_ReadReg(BME280_REGISTER_DIG_H6);
 8008d4c:	79fc      	ldrb	r4, [r7, #7]
 8008d4e:	20e7      	movs	r0, #231	; 0xe7
 8008d50:	f7ff fe74 	bl	8008a3c <bme280_ReadReg>
 8008d54:	4603      	mov	r3, r0
 8008d56:	b259      	sxtb	r1, r3
 8008d58:	4a06      	ldr	r2, [pc, #24]	; (8008d74 <bme280_ReadCoefficients_Hum+0xe4>)
 8008d5a:	4623      	mov	r3, r4
 8008d5c:	00db      	lsls	r3, r3, #3
 8008d5e:	4423      	add	r3, r4
 8008d60:	009b      	lsls	r3, r3, #2
 8008d62:	4413      	add	r3, r2
 8008d64:	3322      	adds	r3, #34	; 0x22
 8008d66:	460a      	mov	r2, r1
 8008d68:	701a      	strb	r2, [r3, #0]
}
 8008d6a:	bf00      	nop
 8008d6c:	3708      	adds	r7, #8
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	bdb0      	pop	{r4, r5, r7, pc}
 8008d72:	bf00      	nop
 8008d74:	20000ef4 	.word	0x20000ef4

08008d78 <bme280_ReadCoefficients>:

static void bme280_ReadCoefficients(uint8_t sensor)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b082      	sub	sp, #8
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	4603      	mov	r3, r0
 8008d80:	71fb      	strb	r3, [r7, #7]
	bme280_ReadCoefficients_Temp(sensor);
 8008d82:	79fb      	ldrb	r3, [r7, #7]
 8008d84:	4618      	mov	r0, r3
 8008d86:	f7ff fed9 	bl	8008b3c <bme280_ReadCoefficients_Temp>

	bme280_ReadCoefficients_Pres(sensor);
 8008d8a:	79fb      	ldrb	r3, [r7, #7]
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	f7ff ff03 	bl	8008b98 <bme280_ReadCoefficients_Pres>

	bme280_ReadCoefficients_Hum(sensor);
 8008d92:	79fb      	ldrb	r3, [r7, #7]
 8008d94:	4618      	mov	r0, r3
 8008d96:	f7ff ff7b 	bl	8008c90 <bme280_ReadCoefficients_Hum>
}
 8008d9a:	bf00      	nop
 8008d9c:	3708      	adds	r7, #8
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bd80      	pop	{r7, pc}

08008da2 <bmp280_ReadCoefficients>:

static void bmp280_ReadCoefficients(uint8_t sensor)
{
 8008da2:	b580      	push	{r7, lr}
 8008da4:	b082      	sub	sp, #8
 8008da6:	af00      	add	r7, sp, #0
 8008da8:	4603      	mov	r3, r0
 8008daa:	71fb      	strb	r3, [r7, #7]
	bme280_ReadCoefficients_Temp(sensor);
 8008dac:	79fb      	ldrb	r3, [r7, #7]
 8008dae:	4618      	mov	r0, r3
 8008db0:	f7ff fec4 	bl	8008b3c <bme280_ReadCoefficients_Temp>

	bme280_ReadCoefficients_Pres(sensor);
 8008db4:	79fb      	ldrb	r3, [r7, #7]
 8008db6:	4618      	mov	r0, r3
 8008db8:	f7ff feee 	bl	8008b98 <bme280_ReadCoefficients_Pres>
}
 8008dbc:	bf00      	nop
 8008dbe:	3708      	adds	r7, #8
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	bd80      	pop	{r7, pc}

08008dc4 <bme280_SetStandby>:
//------------------------------------------------
static void bme280_SetStandby(BME280_standby_Time_E standByTime)
{
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	b084      	sub	sp, #16
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	4603      	mov	r3, r0
 8008dcc:	71fb      	strb	r3, [r7, #7]
  uint8_t registerValue = 0;
 8008dce:	2300      	movs	r3, #0
 8008dd0:	73fb      	strb	r3, [r7, #15]

  registerValue = bme280_ReadReg(BME280_REG_CONFIG) & ~BME280_STBY_MSK;
 8008dd2:	20f5      	movs	r0, #245	; 0xf5
 8008dd4:	f7ff fe32 	bl	8008a3c <bme280_ReadReg>
 8008dd8:	4603      	mov	r3, r0
 8008dda:	f003 031f 	and.w	r3, r3, #31
 8008dde:	73fb      	strb	r3, [r7, #15]
  registerValue |= standByTime & BME280_STBY_MSK;
 8008de0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008de4:	f023 031f 	bic.w	r3, r3, #31
 8008de8:	b25a      	sxtb	r2, r3
 8008dea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008dee:	4313      	orrs	r3, r2
 8008df0:	b25b      	sxtb	r3, r3
 8008df2:	73fb      	strb	r3, [r7, #15]

  bme280_WriteReg(BME280_REG_CONFIG, registerValue);
 8008df4:	7bfb      	ldrb	r3, [r7, #15]
 8008df6:	4619      	mov	r1, r3
 8008df8:	20f5      	movs	r0, #245	; 0xf5
 8008dfa:	f7ff fe0d 	bl	8008a18 <bme280_WriteReg>
}
 8008dfe:	bf00      	nop
 8008e00:	3710      	adds	r7, #16
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}

08008e06 <bme280_SetFilter>:

static void bme280_SetFilter(BME280_filter_E filter)
{
 8008e06:	b580      	push	{r7, lr}
 8008e08:	b084      	sub	sp, #16
 8008e0a:	af00      	add	r7, sp, #0
 8008e0c:	4603      	mov	r3, r0
 8008e0e:	71fb      	strb	r3, [r7, #7]
	uint8_t registerValue = 0;
 8008e10:	2300      	movs	r3, #0
 8008e12:	73fb      	strb	r3, [r7, #15]

	registerValue = bme280_ReadReg(BME280_REG_CONFIG) & ~BME280_FILTER_MSK;
 8008e14:	20f5      	movs	r0, #245	; 0xf5
 8008e16:	f7ff fe11 	bl	8008a3c <bme280_ReadReg>
 8008e1a:	4603      	mov	r3, r0
 8008e1c:	f023 031c 	bic.w	r3, r3, #28
 8008e20:	73fb      	strb	r3, [r7, #15]
	registerValue |= filter & BME280_FILTER_MSK;
 8008e22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008e26:	f003 031c 	and.w	r3, r3, #28
 8008e2a:	b25a      	sxtb	r2, r3
 8008e2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008e30:	4313      	orrs	r3, r2
 8008e32:	b25b      	sxtb	r3, r3
 8008e34:	73fb      	strb	r3, [r7, #15]

	bme280_WriteReg(BME280_REG_CONFIG, registerValue);
 8008e36:	7bfb      	ldrb	r3, [r7, #15]
 8008e38:	4619      	mov	r1, r3
 8008e3a:	20f5      	movs	r0, #245	; 0xf5
 8008e3c:	f7ff fdec 	bl	8008a18 <bme280_WriteReg>
}
 8008e40:	bf00      	nop
 8008e42:	3710      	adds	r7, #16
 8008e44:	46bd      	mov	sp, r7
 8008e46:	bd80      	pop	{r7, pc}

08008e48 <bme280_SetOversamplingTemper>:

static void bme280_SetOversamplingTemper(BME280_overSamplingTemp_E tempOversampl)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b084      	sub	sp, #16
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	4603      	mov	r3, r0
 8008e50:	71fb      	strb	r3, [r7, #7]
	uint8_t registerValue = 0;
 8008e52:	2300      	movs	r3, #0
 8008e54:	73fb      	strb	r3, [r7, #15]

	registerValue = bme280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_OSRS_T_MSK;
 8008e56:	20f4      	movs	r0, #244	; 0xf4
 8008e58:	f7ff fdf0 	bl	8008a3c <bme280_ReadReg>
 8008e5c:	4603      	mov	r3, r0
 8008e5e:	f003 031f 	and.w	r3, r3, #31
 8008e62:	73fb      	strb	r3, [r7, #15]
	registerValue |= tempOversampl & BME280_OSRS_T_MSK;
 8008e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008e68:	f023 031f 	bic.w	r3, r3, #31
 8008e6c:	b25a      	sxtb	r2, r3
 8008e6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008e72:	4313      	orrs	r3, r2
 8008e74:	b25b      	sxtb	r3, r3
 8008e76:	73fb      	strb	r3, [r7, #15]

	bme280_WriteReg(BME280_REG_CTRL_MEAS, registerValue);
 8008e78:	7bfb      	ldrb	r3, [r7, #15]
 8008e7a:	4619      	mov	r1, r3
 8008e7c:	20f4      	movs	r0, #244	; 0xf4
 8008e7e:	f7ff fdcb 	bl	8008a18 <bme280_WriteReg>
}
 8008e82:	bf00      	nop
 8008e84:	3710      	adds	r7, #16
 8008e86:	46bd      	mov	sp, r7
 8008e88:	bd80      	pop	{r7, pc}

08008e8a <bme280_SetOversamplingPressure>:

static void bme280_SetOversamplingPressure(BME280_overSamplingPres_E presOversampl)
{
 8008e8a:	b580      	push	{r7, lr}
 8008e8c:	b084      	sub	sp, #16
 8008e8e:	af00      	add	r7, sp, #0
 8008e90:	4603      	mov	r3, r0
 8008e92:	71fb      	strb	r3, [r7, #7]
	uint8_t registerValue = 0;
 8008e94:	2300      	movs	r3, #0
 8008e96:	73fb      	strb	r3, [r7, #15]

	registerValue = bme280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_OSRS_P_MSK;
 8008e98:	20f4      	movs	r0, #244	; 0xf4
 8008e9a:	f7ff fdcf 	bl	8008a3c <bme280_ReadReg>
 8008e9e:	4603      	mov	r3, r0
 8008ea0:	f023 031c 	bic.w	r3, r3, #28
 8008ea4:	73fb      	strb	r3, [r7, #15]
	registerValue |= presOversampl & BME280_OSRS_P_MSK;
 8008ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008eaa:	f003 031c 	and.w	r3, r3, #28
 8008eae:	b25a      	sxtb	r2, r3
 8008eb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008eb4:	4313      	orrs	r3, r2
 8008eb6:	b25b      	sxtb	r3, r3
 8008eb8:	73fb      	strb	r3, [r7, #15]

	bme280_WriteReg(BME280_REG_CTRL_MEAS,registerValue);
 8008eba:	7bfb      	ldrb	r3, [r7, #15]
 8008ebc:	4619      	mov	r1, r3
 8008ebe:	20f4      	movs	r0, #244	; 0xf4
 8008ec0:	f7ff fdaa 	bl	8008a18 <bme280_WriteReg>
}
 8008ec4:	bf00      	nop
 8008ec6:	3710      	adds	r7, #16
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	bd80      	pop	{r7, pc}

08008ecc <bme280_SetOversamplingHum>:

static void bme280_SetOversamplingHum(BME280_overSamplingHum_E humOversampl)
{
 8008ecc:	b580      	push	{r7, lr}
 8008ece:	b084      	sub	sp, #16
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	4603      	mov	r3, r0
 8008ed4:	71fb      	strb	r3, [r7, #7]
	uint8_t registerValue = 0;
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	73fb      	strb	r3, [r7, #15]

	registerValue = bme280_ReadReg(BME280_REG_CTRL_HUM) & ~BME280_OSRS_H_MSK;
 8008eda:	20f2      	movs	r0, #242	; 0xf2
 8008edc:	f7ff fdae 	bl	8008a3c <bme280_ReadReg>
 8008ee0:	4603      	mov	r3, r0
 8008ee2:	f023 0307 	bic.w	r3, r3, #7
 8008ee6:	73fb      	strb	r3, [r7, #15]
	registerValue |= humOversampl & BME280_OSRS_H_MSK;
 8008ee8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008eec:	f003 0307 	and.w	r3, r3, #7
 8008ef0:	b25a      	sxtb	r2, r3
 8008ef2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008ef6:	4313      	orrs	r3, r2
 8008ef8:	b25b      	sxtb	r3, r3
 8008efa:	73fb      	strb	r3, [r7, #15]
	bme280_WriteReg(BME280_REG_CTRL_HUM,registerValue);
 8008efc:	7bfb      	ldrb	r3, [r7, #15]
 8008efe:	4619      	mov	r1, r3
 8008f00:	20f2      	movs	r0, #242	; 0xf2
 8008f02:	f7ff fd89 	bl	8008a18 <bme280_WriteReg>

	/* Reewrite setting to change oversamplig efectivly */
	registerValue = bme280_ReadReg(BME280_REG_CTRL_MEAS);
 8008f06:	20f4      	movs	r0, #244	; 0xf4
 8008f08:	f7ff fd98 	bl	8008a3c <bme280_ReadReg>
 8008f0c:	4603      	mov	r3, r0
 8008f0e:	73fb      	strb	r3, [r7, #15]
	bme280_WriteReg(BME280_REG_CTRL_MEAS,registerValue);
 8008f10:	7bfb      	ldrb	r3, [r7, #15]
 8008f12:	4619      	mov	r1, r3
 8008f14:	20f4      	movs	r0, #244	; 0xf4
 8008f16:	f7ff fd7f 	bl	8008a18 <bme280_WriteReg>
}
 8008f1a:	bf00      	nop
 8008f1c:	3710      	adds	r7, #16
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bd80      	pop	{r7, pc}

08008f22 <bme280_SetMode>:

static void bme280_SetMode(BME280_mode_E mode)
{
 8008f22:	b580      	push	{r7, lr}
 8008f24:	b084      	sub	sp, #16
 8008f26:	af00      	add	r7, sp, #0
 8008f28:	4603      	mov	r3, r0
 8008f2a:	71fb      	strb	r3, [r7, #7]
	uint8_t registerValue = 0;
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	73fb      	strb	r3, [r7, #15]

	registerValue = bme280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_MODE_MSK;
 8008f30:	20f4      	movs	r0, #244	; 0xf4
 8008f32:	f7ff fd83 	bl	8008a3c <bme280_ReadReg>
 8008f36:	4603      	mov	r3, r0
 8008f38:	f023 0303 	bic.w	r3, r3, #3
 8008f3c:	73fb      	strb	r3, [r7, #15]
	registerValue |= mode & BME280_MODE_MSK;
 8008f3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008f42:	f003 0303 	and.w	r3, r3, #3
 8008f46:	b25a      	sxtb	r2, r3
 8008f48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008f4c:	4313      	orrs	r3, r2
 8008f4e:	b25b      	sxtb	r3, r3
 8008f50:	73fb      	strb	r3, [r7, #15]

	bme280_WriteReg(BME280_REG_CTRL_MEAS, registerValue);
 8008f52:	7bfb      	ldrb	r3, [r7, #15]
 8008f54:	4619      	mov	r1, r3
 8008f56:	20f4      	movs	r0, #244	; 0xf4
 8008f58:	f7ff fd5e 	bl	8008a18 <bme280_WriteReg>
}
 8008f5c:	bf00      	nop
 8008f5e:	3710      	adds	r7, #16
 8008f60:	46bd      	mov	sp, r7
 8008f62:	bd80      	pop	{r7, pc}

08008f64 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8008f64:	b480      	push	{r7}
 8008f66:	af00      	add	r7, sp, #0
	return 1;
 8008f68:	2301      	movs	r3, #1
}
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f72:	4770      	bx	lr

08008f74 <_kill>:

int _kill(int pid, int sig)
{
 8008f74:	b580      	push	{r7, lr}
 8008f76:	b082      	sub	sp, #8
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	6078      	str	r0, [r7, #4]
 8008f7c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8008f7e:	f000 f8db 	bl	8009138 <__errno>
 8008f82:	4602      	mov	r2, r0
 8008f84:	2316      	movs	r3, #22
 8008f86:	6013      	str	r3, [r2, #0]
	return -1;
 8008f88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	3708      	adds	r7, #8
 8008f90:	46bd      	mov	sp, r7
 8008f92:	bd80      	pop	{r7, pc}

08008f94 <_exit>:

void _exit (int status)
{
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b082      	sub	sp, #8
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8008f9c:	f04f 31ff 	mov.w	r1, #4294967295
 8008fa0:	6878      	ldr	r0, [r7, #4]
 8008fa2:	f7ff ffe7 	bl	8008f74 <_kill>
	while (1) {}		/* Make sure we hang here */
 8008fa6:	e7fe      	b.n	8008fa6 <_exit+0x12>

08008fa8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008fa8:	b590      	push	{r4, r7, lr}
 8008faa:	b087      	sub	sp, #28
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	60f8      	str	r0, [r7, #12]
 8008fb0:	60b9      	str	r1, [r7, #8]
 8008fb2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	617b      	str	r3, [r7, #20]
 8008fb8:	e00a      	b.n	8008fd0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8008fba:	68bc      	ldr	r4, [r7, #8]
 8008fbc:	1c63      	adds	r3, r4, #1
 8008fbe:	60bb      	str	r3, [r7, #8]
 8008fc0:	f3af 8000 	nop.w
 8008fc4:	4603      	mov	r3, r0
 8008fc6:	b2db      	uxtb	r3, r3
 8008fc8:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008fca:	697b      	ldr	r3, [r7, #20]
 8008fcc:	3301      	adds	r3, #1
 8008fce:	617b      	str	r3, [r7, #20]
 8008fd0:	697a      	ldr	r2, [r7, #20]
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	429a      	cmp	r2, r3
 8008fd6:	dbf0      	blt.n	8008fba <_read+0x12>
	}

return len;
 8008fd8:	687b      	ldr	r3, [r7, #4]
}
 8008fda:	4618      	mov	r0, r3
 8008fdc:	371c      	adds	r7, #28
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	bd90      	pop	{r4, r7, pc}

08008fe2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8008fe2:	b580      	push	{r7, lr}
 8008fe4:	b086      	sub	sp, #24
 8008fe6:	af00      	add	r7, sp, #0
 8008fe8:	60f8      	str	r0, [r7, #12]
 8008fea:	60b9      	str	r1, [r7, #8]
 8008fec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008fee:	2300      	movs	r3, #0
 8008ff0:	617b      	str	r3, [r7, #20]
 8008ff2:	e009      	b.n	8009008 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8008ff4:	68bb      	ldr	r3, [r7, #8]
 8008ff6:	1c5a      	adds	r2, r3, #1
 8008ff8:	60ba      	str	r2, [r7, #8]
 8008ffa:	781b      	ldrb	r3, [r3, #0]
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009002:	697b      	ldr	r3, [r7, #20]
 8009004:	3301      	adds	r3, #1
 8009006:	617b      	str	r3, [r7, #20]
 8009008:	697a      	ldr	r2, [r7, #20]
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	429a      	cmp	r2, r3
 800900e:	dbf1      	blt.n	8008ff4 <_write+0x12>
	}
	return len;
 8009010:	687b      	ldr	r3, [r7, #4]
}
 8009012:	4618      	mov	r0, r3
 8009014:	3718      	adds	r7, #24
 8009016:	46bd      	mov	sp, r7
 8009018:	bd80      	pop	{r7, pc}

0800901a <_close>:

	return (caddr_t) prev_heap_end;
}*/

int _close(int file)
{
 800901a:	b480      	push	{r7}
 800901c:	b083      	sub	sp, #12
 800901e:	af00      	add	r7, sp, #0
 8009020:	6078      	str	r0, [r7, #4]
	return -1;
 8009022:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009026:	4618      	mov	r0, r3
 8009028:	370c      	adds	r7, #12
 800902a:	46bd      	mov	sp, r7
 800902c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009030:	4770      	bx	lr

08009032 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8009032:	b480      	push	{r7}
 8009034:	b083      	sub	sp, #12
 8009036:	af00      	add	r7, sp, #0
 8009038:	6078      	str	r0, [r7, #4]
 800903a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8009042:	605a      	str	r2, [r3, #4]
	return 0;
 8009044:	2300      	movs	r3, #0
}
 8009046:	4618      	mov	r0, r3
 8009048:	370c      	adds	r7, #12
 800904a:	46bd      	mov	sp, r7
 800904c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009050:	4770      	bx	lr

08009052 <_isatty>:

int _isatty(int file)
{
 8009052:	b480      	push	{r7}
 8009054:	b083      	sub	sp, #12
 8009056:	af00      	add	r7, sp, #0
 8009058:	6078      	str	r0, [r7, #4]
	return 1;
 800905a:	2301      	movs	r3, #1
}
 800905c:	4618      	mov	r0, r3
 800905e:	370c      	adds	r7, #12
 8009060:	46bd      	mov	sp, r7
 8009062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009066:	4770      	bx	lr

08009068 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8009068:	b480      	push	{r7}
 800906a:	b085      	sub	sp, #20
 800906c:	af00      	add	r7, sp, #0
 800906e:	60f8      	str	r0, [r7, #12]
 8009070:	60b9      	str	r1, [r7, #8]
 8009072:	607a      	str	r2, [r7, #4]
	return 0;
 8009074:	2300      	movs	r3, #0
}
 8009076:	4618      	mov	r0, r3
 8009078:	3714      	adds	r7, #20
 800907a:	46bd      	mov	sp, r7
 800907c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009080:	4770      	bx	lr
	...

08009084 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8009084:	b480      	push	{r7}
 8009086:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8009088:	4a06      	ldr	r2, [pc, #24]	; (80090a4 <SystemInit+0x20>)
 800908a:	4b06      	ldr	r3, [pc, #24]	; (80090a4 <SystemInit+0x20>)
 800908c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009090:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009094:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8009098:	bf00      	nop
 800909a:	46bd      	mov	sp, r7
 800909c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a0:	4770      	bx	lr
 80090a2:	bf00      	nop
 80090a4:	e000ed00 	.word	0xe000ed00

080090a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80090a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80090e0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80090ac:	480d      	ldr	r0, [pc, #52]	; (80090e4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80090ae:	490e      	ldr	r1, [pc, #56]	; (80090e8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80090b0:	4a0e      	ldr	r2, [pc, #56]	; (80090ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80090b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80090b4:	e002      	b.n	80090bc <LoopCopyDataInit>

080090b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80090b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80090b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80090ba:	3304      	adds	r3, #4

080090bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80090bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80090be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80090c0:	d3f9      	bcc.n	80090b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80090c2:	4a0b      	ldr	r2, [pc, #44]	; (80090f0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80090c4:	4c0b      	ldr	r4, [pc, #44]	; (80090f4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80090c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80090c8:	e001      	b.n	80090ce <LoopFillZerobss>

080090ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80090ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80090cc:	3204      	adds	r2, #4

080090ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80090ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80090d0:	d3fb      	bcc.n	80090ca <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80090d2:	f7ff ffd7 	bl	8009084 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80090d6:	f000 f847 	bl	8009168 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80090da:	f7fd f973 	bl	80063c4 <main>
  bx  lr    
 80090de:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80090e0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80090e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80090e8:	20000684 	.word	0x20000684
  ldr r2, =_sidata
 80090ec:	0800db64 	.word	0x0800db64
  ldr r2, =_sbss
 80090f0:	20000684 	.word	0x20000684
  ldr r4, =_ebss
 80090f4:	20001070 	.word	0x20001070

080090f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80090f8:	e7fe      	b.n	80090f8 <ADC_IRQHandler>
	...

080090fc <__assert_func>:
 80090fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80090fe:	461c      	mov	r4, r3
 8009100:	4b09      	ldr	r3, [pc, #36]	; (8009128 <__assert_func+0x2c>)
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	4605      	mov	r5, r0
 8009106:	68d8      	ldr	r0, [r3, #12]
 8009108:	b152      	cbz	r2, 8009120 <__assert_func+0x24>
 800910a:	4b08      	ldr	r3, [pc, #32]	; (800912c <__assert_func+0x30>)
 800910c:	9202      	str	r2, [sp, #8]
 800910e:	e88d 000a 	stmia.w	sp, {r1, r3}
 8009112:	4622      	mov	r2, r4
 8009114:	462b      	mov	r3, r5
 8009116:	4906      	ldr	r1, [pc, #24]	; (8009130 <__assert_func+0x34>)
 8009118:	f000 f814 	bl	8009144 <fiprintf>
 800911c:	f001 f818 	bl	800a150 <abort>
 8009120:	4b04      	ldr	r3, [pc, #16]	; (8009134 <__assert_func+0x38>)
 8009122:	461a      	mov	r2, r3
 8009124:	e7f2      	b.n	800910c <__assert_func+0x10>
 8009126:	bf00      	nop
 8009128:	20000014 	.word	0x20000014
 800912c:	0800d828 	.word	0x0800d828
 8009130:	0800d835 	.word	0x0800d835
 8009134:	0800d863 	.word	0x0800d863

08009138 <__errno>:
 8009138:	4b01      	ldr	r3, [pc, #4]	; (8009140 <__errno+0x8>)
 800913a:	6818      	ldr	r0, [r3, #0]
 800913c:	4770      	bx	lr
 800913e:	bf00      	nop
 8009140:	20000014 	.word	0x20000014

08009144 <fiprintf>:
 8009144:	b40e      	push	{r1, r2, r3}
 8009146:	b503      	push	{r0, r1, lr}
 8009148:	4601      	mov	r1, r0
 800914a:	ab03      	add	r3, sp, #12
 800914c:	4805      	ldr	r0, [pc, #20]	; (8009164 <fiprintf+0x20>)
 800914e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009152:	6800      	ldr	r0, [r0, #0]
 8009154:	9301      	str	r3, [sp, #4]
 8009156:	f000 fabd 	bl	80096d4 <_vfiprintf_r>
 800915a:	b002      	add	sp, #8
 800915c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009160:	b003      	add	sp, #12
 8009162:	4770      	bx	lr
 8009164:	20000014 	.word	0x20000014

08009168 <__libc_init_array>:
 8009168:	b570      	push	{r4, r5, r6, lr}
 800916a:	4e0d      	ldr	r6, [pc, #52]	; (80091a0 <__libc_init_array+0x38>)
 800916c:	4c0d      	ldr	r4, [pc, #52]	; (80091a4 <__libc_init_array+0x3c>)
 800916e:	1ba4      	subs	r4, r4, r6
 8009170:	10a4      	asrs	r4, r4, #2
 8009172:	2500      	movs	r5, #0
 8009174:	42a5      	cmp	r5, r4
 8009176:	d109      	bne.n	800918c <__libc_init_array+0x24>
 8009178:	4e0b      	ldr	r6, [pc, #44]	; (80091a8 <__libc_init_array+0x40>)
 800917a:	4c0c      	ldr	r4, [pc, #48]	; (80091ac <__libc_init_array+0x44>)
 800917c:	f004 fa5e 	bl	800d63c <_init>
 8009180:	1ba4      	subs	r4, r4, r6
 8009182:	10a4      	asrs	r4, r4, #2
 8009184:	2500      	movs	r5, #0
 8009186:	42a5      	cmp	r5, r4
 8009188:	d105      	bne.n	8009196 <__libc_init_array+0x2e>
 800918a:	bd70      	pop	{r4, r5, r6, pc}
 800918c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009190:	4798      	blx	r3
 8009192:	3501      	adds	r5, #1
 8009194:	e7ee      	b.n	8009174 <__libc_init_array+0xc>
 8009196:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800919a:	4798      	blx	r3
 800919c:	3501      	adds	r5, #1
 800919e:	e7f2      	b.n	8009186 <__libc_init_array+0x1e>
 80091a0:	0800db5c 	.word	0x0800db5c
 80091a4:	0800db5c 	.word	0x0800db5c
 80091a8:	0800db5c 	.word	0x0800db5c
 80091ac:	0800db60 	.word	0x0800db60

080091b0 <malloc>:
 80091b0:	4b02      	ldr	r3, [pc, #8]	; (80091bc <malloc+0xc>)
 80091b2:	4601      	mov	r1, r0
 80091b4:	6818      	ldr	r0, [r3, #0]
 80091b6:	f000 b80b 	b.w	80091d0 <_malloc_r>
 80091ba:	bf00      	nop
 80091bc:	20000014 	.word	0x20000014

080091c0 <free>:
 80091c0:	4b02      	ldr	r3, [pc, #8]	; (80091cc <free+0xc>)
 80091c2:	4601      	mov	r1, r0
 80091c4:	6818      	ldr	r0, [r3, #0]
 80091c6:	f001 ba31 	b.w	800a62c <_free_r>
 80091ca:	bf00      	nop
 80091cc:	20000014 	.word	0x20000014

080091d0 <_malloc_r>:
 80091d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091d4:	f101 040b 	add.w	r4, r1, #11
 80091d8:	2c16      	cmp	r4, #22
 80091da:	4681      	mov	r9, r0
 80091dc:	d907      	bls.n	80091ee <_malloc_r+0x1e>
 80091de:	f034 0407 	bics.w	r4, r4, #7
 80091e2:	d505      	bpl.n	80091f0 <_malloc_r+0x20>
 80091e4:	230c      	movs	r3, #12
 80091e6:	f8c9 3000 	str.w	r3, [r9]
 80091ea:	2600      	movs	r6, #0
 80091ec:	e131      	b.n	8009452 <_malloc_r+0x282>
 80091ee:	2410      	movs	r4, #16
 80091f0:	428c      	cmp	r4, r1
 80091f2:	d3f7      	bcc.n	80091e4 <_malloc_r+0x14>
 80091f4:	4648      	mov	r0, r9
 80091f6:	f7fc fa61 	bl	80056bc <__malloc_lock>
 80091fa:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 80091fe:	4d9c      	ldr	r5, [pc, #624]	; (8009470 <_malloc_r+0x2a0>)
 8009200:	d236      	bcs.n	8009270 <_malloc_r+0xa0>
 8009202:	f104 0208 	add.w	r2, r4, #8
 8009206:	442a      	add	r2, r5
 8009208:	f1a2 0108 	sub.w	r1, r2, #8
 800920c:	6856      	ldr	r6, [r2, #4]
 800920e:	428e      	cmp	r6, r1
 8009210:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8009214:	d102      	bne.n	800921c <_malloc_r+0x4c>
 8009216:	68d6      	ldr	r6, [r2, #12]
 8009218:	42b2      	cmp	r2, r6
 800921a:	d010      	beq.n	800923e <_malloc_r+0x6e>
 800921c:	6873      	ldr	r3, [r6, #4]
 800921e:	68f2      	ldr	r2, [r6, #12]
 8009220:	68b1      	ldr	r1, [r6, #8]
 8009222:	f023 0303 	bic.w	r3, r3, #3
 8009226:	60ca      	str	r2, [r1, #12]
 8009228:	4433      	add	r3, r6
 800922a:	6091      	str	r1, [r2, #8]
 800922c:	685a      	ldr	r2, [r3, #4]
 800922e:	f042 0201 	orr.w	r2, r2, #1
 8009232:	605a      	str	r2, [r3, #4]
 8009234:	4648      	mov	r0, r9
 8009236:	f7fc fa69 	bl	800570c <__malloc_unlock>
 800923a:	3608      	adds	r6, #8
 800923c:	e109      	b.n	8009452 <_malloc_r+0x282>
 800923e:	3302      	adds	r3, #2
 8009240:	4a8c      	ldr	r2, [pc, #560]	; (8009474 <_malloc_r+0x2a4>)
 8009242:	692e      	ldr	r6, [r5, #16]
 8009244:	4296      	cmp	r6, r2
 8009246:	4611      	mov	r1, r2
 8009248:	d06d      	beq.n	8009326 <_malloc_r+0x156>
 800924a:	6870      	ldr	r0, [r6, #4]
 800924c:	f020 0003 	bic.w	r0, r0, #3
 8009250:	1b07      	subs	r7, r0, r4
 8009252:	2f0f      	cmp	r7, #15
 8009254:	dd47      	ble.n	80092e6 <_malloc_r+0x116>
 8009256:	1933      	adds	r3, r6, r4
 8009258:	f044 0401 	orr.w	r4, r4, #1
 800925c:	6074      	str	r4, [r6, #4]
 800925e:	616b      	str	r3, [r5, #20]
 8009260:	612b      	str	r3, [r5, #16]
 8009262:	60da      	str	r2, [r3, #12]
 8009264:	609a      	str	r2, [r3, #8]
 8009266:	f047 0201 	orr.w	r2, r7, #1
 800926a:	605a      	str	r2, [r3, #4]
 800926c:	5037      	str	r7, [r6, r0]
 800926e:	e7e1      	b.n	8009234 <_malloc_r+0x64>
 8009270:	0a63      	lsrs	r3, r4, #9
 8009272:	d02a      	beq.n	80092ca <_malloc_r+0xfa>
 8009274:	2b04      	cmp	r3, #4
 8009276:	d812      	bhi.n	800929e <_malloc_r+0xce>
 8009278:	09a3      	lsrs	r3, r4, #6
 800927a:	3338      	adds	r3, #56	; 0x38
 800927c:	1c5a      	adds	r2, r3, #1
 800927e:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8009282:	f1a2 0008 	sub.w	r0, r2, #8
 8009286:	6856      	ldr	r6, [r2, #4]
 8009288:	4286      	cmp	r6, r0
 800928a:	d006      	beq.n	800929a <_malloc_r+0xca>
 800928c:	6872      	ldr	r2, [r6, #4]
 800928e:	f022 0203 	bic.w	r2, r2, #3
 8009292:	1b11      	subs	r1, r2, r4
 8009294:	290f      	cmp	r1, #15
 8009296:	dd1c      	ble.n	80092d2 <_malloc_r+0x102>
 8009298:	3b01      	subs	r3, #1
 800929a:	3301      	adds	r3, #1
 800929c:	e7d0      	b.n	8009240 <_malloc_r+0x70>
 800929e:	2b14      	cmp	r3, #20
 80092a0:	d801      	bhi.n	80092a6 <_malloc_r+0xd6>
 80092a2:	335b      	adds	r3, #91	; 0x5b
 80092a4:	e7ea      	b.n	800927c <_malloc_r+0xac>
 80092a6:	2b54      	cmp	r3, #84	; 0x54
 80092a8:	d802      	bhi.n	80092b0 <_malloc_r+0xe0>
 80092aa:	0b23      	lsrs	r3, r4, #12
 80092ac:	336e      	adds	r3, #110	; 0x6e
 80092ae:	e7e5      	b.n	800927c <_malloc_r+0xac>
 80092b0:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80092b4:	d802      	bhi.n	80092bc <_malloc_r+0xec>
 80092b6:	0be3      	lsrs	r3, r4, #15
 80092b8:	3377      	adds	r3, #119	; 0x77
 80092ba:	e7df      	b.n	800927c <_malloc_r+0xac>
 80092bc:	f240 5254 	movw	r2, #1364	; 0x554
 80092c0:	4293      	cmp	r3, r2
 80092c2:	d804      	bhi.n	80092ce <_malloc_r+0xfe>
 80092c4:	0ca3      	lsrs	r3, r4, #18
 80092c6:	337c      	adds	r3, #124	; 0x7c
 80092c8:	e7d8      	b.n	800927c <_malloc_r+0xac>
 80092ca:	233f      	movs	r3, #63	; 0x3f
 80092cc:	e7d6      	b.n	800927c <_malloc_r+0xac>
 80092ce:	237e      	movs	r3, #126	; 0x7e
 80092d0:	e7d4      	b.n	800927c <_malloc_r+0xac>
 80092d2:	2900      	cmp	r1, #0
 80092d4:	68f1      	ldr	r1, [r6, #12]
 80092d6:	db04      	blt.n	80092e2 <_malloc_r+0x112>
 80092d8:	68b3      	ldr	r3, [r6, #8]
 80092da:	60d9      	str	r1, [r3, #12]
 80092dc:	608b      	str	r3, [r1, #8]
 80092de:	18b3      	adds	r3, r6, r2
 80092e0:	e7a4      	b.n	800922c <_malloc_r+0x5c>
 80092e2:	460e      	mov	r6, r1
 80092e4:	e7d0      	b.n	8009288 <_malloc_r+0xb8>
 80092e6:	2f00      	cmp	r7, #0
 80092e8:	616a      	str	r2, [r5, #20]
 80092ea:	612a      	str	r2, [r5, #16]
 80092ec:	db05      	blt.n	80092fa <_malloc_r+0x12a>
 80092ee:	4430      	add	r0, r6
 80092f0:	6843      	ldr	r3, [r0, #4]
 80092f2:	f043 0301 	orr.w	r3, r3, #1
 80092f6:	6043      	str	r3, [r0, #4]
 80092f8:	e79c      	b.n	8009234 <_malloc_r+0x64>
 80092fa:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80092fe:	d244      	bcs.n	800938a <_malloc_r+0x1ba>
 8009300:	08c0      	lsrs	r0, r0, #3
 8009302:	1087      	asrs	r7, r0, #2
 8009304:	2201      	movs	r2, #1
 8009306:	fa02 f707 	lsl.w	r7, r2, r7
 800930a:	686a      	ldr	r2, [r5, #4]
 800930c:	3001      	adds	r0, #1
 800930e:	433a      	orrs	r2, r7
 8009310:	606a      	str	r2, [r5, #4]
 8009312:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8009316:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 800931a:	60b7      	str	r7, [r6, #8]
 800931c:	3a08      	subs	r2, #8
 800931e:	60f2      	str	r2, [r6, #12]
 8009320:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8009324:	60fe      	str	r6, [r7, #12]
 8009326:	2001      	movs	r0, #1
 8009328:	109a      	asrs	r2, r3, #2
 800932a:	fa00 f202 	lsl.w	r2, r0, r2
 800932e:	6868      	ldr	r0, [r5, #4]
 8009330:	4282      	cmp	r2, r0
 8009332:	f200 80a1 	bhi.w	8009478 <_malloc_r+0x2a8>
 8009336:	4202      	tst	r2, r0
 8009338:	d106      	bne.n	8009348 <_malloc_r+0x178>
 800933a:	f023 0303 	bic.w	r3, r3, #3
 800933e:	0052      	lsls	r2, r2, #1
 8009340:	4202      	tst	r2, r0
 8009342:	f103 0304 	add.w	r3, r3, #4
 8009346:	d0fa      	beq.n	800933e <_malloc_r+0x16e>
 8009348:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 800934c:	46e0      	mov	r8, ip
 800934e:	469e      	mov	lr, r3
 8009350:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8009354:	4546      	cmp	r6, r8
 8009356:	d153      	bne.n	8009400 <_malloc_r+0x230>
 8009358:	f10e 0e01 	add.w	lr, lr, #1
 800935c:	f01e 0f03 	tst.w	lr, #3
 8009360:	f108 0808 	add.w	r8, r8, #8
 8009364:	d1f4      	bne.n	8009350 <_malloc_r+0x180>
 8009366:	0798      	lsls	r0, r3, #30
 8009368:	d179      	bne.n	800945e <_malloc_r+0x28e>
 800936a:	686b      	ldr	r3, [r5, #4]
 800936c:	ea23 0302 	bic.w	r3, r3, r2
 8009370:	606b      	str	r3, [r5, #4]
 8009372:	6868      	ldr	r0, [r5, #4]
 8009374:	0052      	lsls	r2, r2, #1
 8009376:	4282      	cmp	r2, r0
 8009378:	d87e      	bhi.n	8009478 <_malloc_r+0x2a8>
 800937a:	2a00      	cmp	r2, #0
 800937c:	d07c      	beq.n	8009478 <_malloc_r+0x2a8>
 800937e:	4673      	mov	r3, lr
 8009380:	4202      	tst	r2, r0
 8009382:	d1e1      	bne.n	8009348 <_malloc_r+0x178>
 8009384:	3304      	adds	r3, #4
 8009386:	0052      	lsls	r2, r2, #1
 8009388:	e7fa      	b.n	8009380 <_malloc_r+0x1b0>
 800938a:	0a42      	lsrs	r2, r0, #9
 800938c:	2a04      	cmp	r2, #4
 800938e:	d815      	bhi.n	80093bc <_malloc_r+0x1ec>
 8009390:	0982      	lsrs	r2, r0, #6
 8009392:	3238      	adds	r2, #56	; 0x38
 8009394:	1c57      	adds	r7, r2, #1
 8009396:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 800939a:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 800939e:	45be      	cmp	lr, r7
 80093a0:	d126      	bne.n	80093f0 <_malloc_r+0x220>
 80093a2:	2001      	movs	r0, #1
 80093a4:	1092      	asrs	r2, r2, #2
 80093a6:	fa00 f202 	lsl.w	r2, r0, r2
 80093aa:	6868      	ldr	r0, [r5, #4]
 80093ac:	4310      	orrs	r0, r2
 80093ae:	6068      	str	r0, [r5, #4]
 80093b0:	f8c6 e00c 	str.w	lr, [r6, #12]
 80093b4:	60b7      	str	r7, [r6, #8]
 80093b6:	f8ce 6008 	str.w	r6, [lr, #8]
 80093ba:	e7b3      	b.n	8009324 <_malloc_r+0x154>
 80093bc:	2a14      	cmp	r2, #20
 80093be:	d801      	bhi.n	80093c4 <_malloc_r+0x1f4>
 80093c0:	325b      	adds	r2, #91	; 0x5b
 80093c2:	e7e7      	b.n	8009394 <_malloc_r+0x1c4>
 80093c4:	2a54      	cmp	r2, #84	; 0x54
 80093c6:	d802      	bhi.n	80093ce <_malloc_r+0x1fe>
 80093c8:	0b02      	lsrs	r2, r0, #12
 80093ca:	326e      	adds	r2, #110	; 0x6e
 80093cc:	e7e2      	b.n	8009394 <_malloc_r+0x1c4>
 80093ce:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80093d2:	d802      	bhi.n	80093da <_malloc_r+0x20a>
 80093d4:	0bc2      	lsrs	r2, r0, #15
 80093d6:	3277      	adds	r2, #119	; 0x77
 80093d8:	e7dc      	b.n	8009394 <_malloc_r+0x1c4>
 80093da:	f240 5754 	movw	r7, #1364	; 0x554
 80093de:	42ba      	cmp	r2, r7
 80093e0:	bf9a      	itte	ls
 80093e2:	0c82      	lsrls	r2, r0, #18
 80093e4:	327c      	addls	r2, #124	; 0x7c
 80093e6:	227e      	movhi	r2, #126	; 0x7e
 80093e8:	e7d4      	b.n	8009394 <_malloc_r+0x1c4>
 80093ea:	68bf      	ldr	r7, [r7, #8]
 80093ec:	45be      	cmp	lr, r7
 80093ee:	d004      	beq.n	80093fa <_malloc_r+0x22a>
 80093f0:	687a      	ldr	r2, [r7, #4]
 80093f2:	f022 0203 	bic.w	r2, r2, #3
 80093f6:	4290      	cmp	r0, r2
 80093f8:	d3f7      	bcc.n	80093ea <_malloc_r+0x21a>
 80093fa:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 80093fe:	e7d7      	b.n	80093b0 <_malloc_r+0x1e0>
 8009400:	6870      	ldr	r0, [r6, #4]
 8009402:	68f7      	ldr	r7, [r6, #12]
 8009404:	f020 0003 	bic.w	r0, r0, #3
 8009408:	eba0 0a04 	sub.w	sl, r0, r4
 800940c:	f1ba 0f0f 	cmp.w	sl, #15
 8009410:	dd10      	ble.n	8009434 <_malloc_r+0x264>
 8009412:	68b2      	ldr	r2, [r6, #8]
 8009414:	1933      	adds	r3, r6, r4
 8009416:	f044 0401 	orr.w	r4, r4, #1
 800941a:	6074      	str	r4, [r6, #4]
 800941c:	60d7      	str	r7, [r2, #12]
 800941e:	60ba      	str	r2, [r7, #8]
 8009420:	f04a 0201 	orr.w	r2, sl, #1
 8009424:	616b      	str	r3, [r5, #20]
 8009426:	612b      	str	r3, [r5, #16]
 8009428:	60d9      	str	r1, [r3, #12]
 800942a:	6099      	str	r1, [r3, #8]
 800942c:	605a      	str	r2, [r3, #4]
 800942e:	f846 a000 	str.w	sl, [r6, r0]
 8009432:	e6ff      	b.n	8009234 <_malloc_r+0x64>
 8009434:	f1ba 0f00 	cmp.w	sl, #0
 8009438:	db0f      	blt.n	800945a <_malloc_r+0x28a>
 800943a:	4430      	add	r0, r6
 800943c:	6843      	ldr	r3, [r0, #4]
 800943e:	f043 0301 	orr.w	r3, r3, #1
 8009442:	6043      	str	r3, [r0, #4]
 8009444:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8009448:	4648      	mov	r0, r9
 800944a:	60df      	str	r7, [r3, #12]
 800944c:	60bb      	str	r3, [r7, #8]
 800944e:	f7fc f95d 	bl	800570c <__malloc_unlock>
 8009452:	4630      	mov	r0, r6
 8009454:	b003      	add	sp, #12
 8009456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800945a:	463e      	mov	r6, r7
 800945c:	e77a      	b.n	8009354 <_malloc_r+0x184>
 800945e:	f85c 0908 	ldr.w	r0, [ip], #-8
 8009462:	4584      	cmp	ip, r0
 8009464:	f103 33ff 	add.w	r3, r3, #4294967295
 8009468:	f43f af7d 	beq.w	8009366 <_malloc_r+0x196>
 800946c:	e781      	b.n	8009372 <_malloc_r+0x1a2>
 800946e:	bf00      	nop
 8009470:	20000108 	.word	0x20000108
 8009474:	20000110 	.word	0x20000110
 8009478:	f8d5 b008 	ldr.w	fp, [r5, #8]
 800947c:	f8db 6004 	ldr.w	r6, [fp, #4]
 8009480:	f026 0603 	bic.w	r6, r6, #3
 8009484:	42b4      	cmp	r4, r6
 8009486:	d803      	bhi.n	8009490 <_malloc_r+0x2c0>
 8009488:	1b33      	subs	r3, r6, r4
 800948a:	2b0f      	cmp	r3, #15
 800948c:	f300 8096 	bgt.w	80095bc <_malloc_r+0x3ec>
 8009490:	4a4f      	ldr	r2, [pc, #316]	; (80095d0 <_malloc_r+0x400>)
 8009492:	6817      	ldr	r7, [r2, #0]
 8009494:	4a4f      	ldr	r2, [pc, #316]	; (80095d4 <_malloc_r+0x404>)
 8009496:	6811      	ldr	r1, [r2, #0]
 8009498:	3710      	adds	r7, #16
 800949a:	3101      	adds	r1, #1
 800949c:	eb0b 0306 	add.w	r3, fp, r6
 80094a0:	4427      	add	r7, r4
 80094a2:	d005      	beq.n	80094b0 <_malloc_r+0x2e0>
 80094a4:	494c      	ldr	r1, [pc, #304]	; (80095d8 <_malloc_r+0x408>)
 80094a6:	3901      	subs	r1, #1
 80094a8:	440f      	add	r7, r1
 80094aa:	3101      	adds	r1, #1
 80094ac:	4249      	negs	r1, r1
 80094ae:	400f      	ands	r7, r1
 80094b0:	4639      	mov	r1, r7
 80094b2:	4648      	mov	r0, r9
 80094b4:	9201      	str	r2, [sp, #4]
 80094b6:	9300      	str	r3, [sp, #0]
 80094b8:	f7fc f8a4 	bl	8005604 <_sbrk_r>
 80094bc:	f1b0 3fff 	cmp.w	r0, #4294967295
 80094c0:	4680      	mov	r8, r0
 80094c2:	d056      	beq.n	8009572 <_malloc_r+0x3a2>
 80094c4:	9b00      	ldr	r3, [sp, #0]
 80094c6:	9a01      	ldr	r2, [sp, #4]
 80094c8:	4283      	cmp	r3, r0
 80094ca:	d901      	bls.n	80094d0 <_malloc_r+0x300>
 80094cc:	45ab      	cmp	fp, r5
 80094ce:	d150      	bne.n	8009572 <_malloc_r+0x3a2>
 80094d0:	4842      	ldr	r0, [pc, #264]	; (80095dc <_malloc_r+0x40c>)
 80094d2:	6801      	ldr	r1, [r0, #0]
 80094d4:	4543      	cmp	r3, r8
 80094d6:	eb07 0e01 	add.w	lr, r7, r1
 80094da:	f8c0 e000 	str.w	lr, [r0]
 80094de:	4940      	ldr	r1, [pc, #256]	; (80095e0 <_malloc_r+0x410>)
 80094e0:	4682      	mov	sl, r0
 80094e2:	d113      	bne.n	800950c <_malloc_r+0x33c>
 80094e4:	420b      	tst	r3, r1
 80094e6:	d111      	bne.n	800950c <_malloc_r+0x33c>
 80094e8:	68ab      	ldr	r3, [r5, #8]
 80094ea:	443e      	add	r6, r7
 80094ec:	f046 0601 	orr.w	r6, r6, #1
 80094f0:	605e      	str	r6, [r3, #4]
 80094f2:	4a3c      	ldr	r2, [pc, #240]	; (80095e4 <_malloc_r+0x414>)
 80094f4:	f8da 3000 	ldr.w	r3, [sl]
 80094f8:	6811      	ldr	r1, [r2, #0]
 80094fa:	428b      	cmp	r3, r1
 80094fc:	bf88      	it	hi
 80094fe:	6013      	strhi	r3, [r2, #0]
 8009500:	4a39      	ldr	r2, [pc, #228]	; (80095e8 <_malloc_r+0x418>)
 8009502:	6811      	ldr	r1, [r2, #0]
 8009504:	428b      	cmp	r3, r1
 8009506:	bf88      	it	hi
 8009508:	6013      	strhi	r3, [r2, #0]
 800950a:	e032      	b.n	8009572 <_malloc_r+0x3a2>
 800950c:	6810      	ldr	r0, [r2, #0]
 800950e:	3001      	adds	r0, #1
 8009510:	bf1b      	ittet	ne
 8009512:	eba8 0303 	subne.w	r3, r8, r3
 8009516:	4473      	addne	r3, lr
 8009518:	f8c2 8000 	streq.w	r8, [r2]
 800951c:	f8ca 3000 	strne.w	r3, [sl]
 8009520:	f018 0007 	ands.w	r0, r8, #7
 8009524:	bf1c      	itt	ne
 8009526:	f1c0 0008 	rsbne	r0, r0, #8
 800952a:	4480      	addne	r8, r0
 800952c:	4b2a      	ldr	r3, [pc, #168]	; (80095d8 <_malloc_r+0x408>)
 800952e:	4447      	add	r7, r8
 8009530:	4418      	add	r0, r3
 8009532:	400f      	ands	r7, r1
 8009534:	1bc7      	subs	r7, r0, r7
 8009536:	4639      	mov	r1, r7
 8009538:	4648      	mov	r0, r9
 800953a:	f7fc f863 	bl	8005604 <_sbrk_r>
 800953e:	1c43      	adds	r3, r0, #1
 8009540:	bf08      	it	eq
 8009542:	4640      	moveq	r0, r8
 8009544:	f8da 3000 	ldr.w	r3, [sl]
 8009548:	f8c5 8008 	str.w	r8, [r5, #8]
 800954c:	bf08      	it	eq
 800954e:	2700      	moveq	r7, #0
 8009550:	eba0 0008 	sub.w	r0, r0, r8
 8009554:	443b      	add	r3, r7
 8009556:	4407      	add	r7, r0
 8009558:	f047 0701 	orr.w	r7, r7, #1
 800955c:	45ab      	cmp	fp, r5
 800955e:	f8ca 3000 	str.w	r3, [sl]
 8009562:	f8c8 7004 	str.w	r7, [r8, #4]
 8009566:	d0c4      	beq.n	80094f2 <_malloc_r+0x322>
 8009568:	2e0f      	cmp	r6, #15
 800956a:	d810      	bhi.n	800958e <_malloc_r+0x3be>
 800956c:	2301      	movs	r3, #1
 800956e:	f8c8 3004 	str.w	r3, [r8, #4]
 8009572:	68ab      	ldr	r3, [r5, #8]
 8009574:	685a      	ldr	r2, [r3, #4]
 8009576:	f022 0203 	bic.w	r2, r2, #3
 800957a:	4294      	cmp	r4, r2
 800957c:	eba2 0304 	sub.w	r3, r2, r4
 8009580:	d801      	bhi.n	8009586 <_malloc_r+0x3b6>
 8009582:	2b0f      	cmp	r3, #15
 8009584:	dc1a      	bgt.n	80095bc <_malloc_r+0x3ec>
 8009586:	4648      	mov	r0, r9
 8009588:	f7fc f8c0 	bl	800570c <__malloc_unlock>
 800958c:	e62d      	b.n	80091ea <_malloc_r+0x1a>
 800958e:	f8db 3004 	ldr.w	r3, [fp, #4]
 8009592:	3e0c      	subs	r6, #12
 8009594:	f026 0607 	bic.w	r6, r6, #7
 8009598:	f003 0301 	and.w	r3, r3, #1
 800959c:	4333      	orrs	r3, r6
 800959e:	f8cb 3004 	str.w	r3, [fp, #4]
 80095a2:	eb0b 0306 	add.w	r3, fp, r6
 80095a6:	2205      	movs	r2, #5
 80095a8:	2e0f      	cmp	r6, #15
 80095aa:	605a      	str	r2, [r3, #4]
 80095ac:	609a      	str	r2, [r3, #8]
 80095ae:	d9a0      	bls.n	80094f2 <_malloc_r+0x322>
 80095b0:	f10b 0108 	add.w	r1, fp, #8
 80095b4:	4648      	mov	r0, r9
 80095b6:	f001 f839 	bl	800a62c <_free_r>
 80095ba:	e79a      	b.n	80094f2 <_malloc_r+0x322>
 80095bc:	68ae      	ldr	r6, [r5, #8]
 80095be:	f044 0201 	orr.w	r2, r4, #1
 80095c2:	4434      	add	r4, r6
 80095c4:	f043 0301 	orr.w	r3, r3, #1
 80095c8:	6072      	str	r2, [r6, #4]
 80095ca:	60ac      	str	r4, [r5, #8]
 80095cc:	6063      	str	r3, [r4, #4]
 80095ce:	e631      	b.n	8009234 <_malloc_r+0x64>
 80095d0:	20000bb8 	.word	0x20000bb8
 80095d4:	20000510 	.word	0x20000510
 80095d8:	00000080 	.word	0x00000080
 80095dc:	20000b88 	.word	0x20000b88
 80095e0:	0000007f 	.word	0x0000007f
 80095e4:	20000bb0 	.word	0x20000bb0
 80095e8:	20000bb4 	.word	0x20000bb4

080095ec <memcpy>:
 80095ec:	b510      	push	{r4, lr}
 80095ee:	1e43      	subs	r3, r0, #1
 80095f0:	440a      	add	r2, r1
 80095f2:	4291      	cmp	r1, r2
 80095f4:	d100      	bne.n	80095f8 <memcpy+0xc>
 80095f6:	bd10      	pop	{r4, pc}
 80095f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80095fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009600:	e7f7      	b.n	80095f2 <memcpy+0x6>

08009602 <memset>:
 8009602:	4402      	add	r2, r0
 8009604:	4603      	mov	r3, r0
 8009606:	4293      	cmp	r3, r2
 8009608:	d100      	bne.n	800960c <memset+0xa>
 800960a:	4770      	bx	lr
 800960c:	f803 1b01 	strb.w	r1, [r3], #1
 8009610:	e7f9      	b.n	8009606 <memset+0x4>

08009612 <strcasecmp>:
 8009612:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009614:	4606      	mov	r6, r0
 8009616:	460f      	mov	r7, r1
 8009618:	f816 4b01 	ldrb.w	r4, [r6], #1
 800961c:	f001 fa3c 	bl	800aa98 <__locale_ctype_ptr>
 8009620:	4420      	add	r0, r4
 8009622:	f817 5b01 	ldrb.w	r5, [r7], #1
 8009626:	7843      	ldrb	r3, [r0, #1]
 8009628:	f003 0303 	and.w	r3, r3, #3
 800962c:	2b01      	cmp	r3, #1
 800962e:	bf08      	it	eq
 8009630:	3420      	addeq	r4, #32
 8009632:	f001 fa31 	bl	800aa98 <__locale_ctype_ptr>
 8009636:	4428      	add	r0, r5
 8009638:	7843      	ldrb	r3, [r0, #1]
 800963a:	f003 0303 	and.w	r3, r3, #3
 800963e:	2b01      	cmp	r3, #1
 8009640:	bf08      	it	eq
 8009642:	3520      	addeq	r5, #32
 8009644:	1b60      	subs	r0, r4, r5
 8009646:	d101      	bne.n	800964c <strcasecmp+0x3a>
 8009648:	2d00      	cmp	r5, #0
 800964a:	d1e5      	bne.n	8009618 <strcasecmp+0x6>
 800964c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800964e <strchr>:
 800964e:	b2c9      	uxtb	r1, r1
 8009650:	4603      	mov	r3, r0
 8009652:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009656:	b11a      	cbz	r2, 8009660 <strchr+0x12>
 8009658:	4291      	cmp	r1, r2
 800965a:	d1f9      	bne.n	8009650 <strchr+0x2>
 800965c:	4618      	mov	r0, r3
 800965e:	4770      	bx	lr
 8009660:	2900      	cmp	r1, #0
 8009662:	bf0c      	ite	eq
 8009664:	4618      	moveq	r0, r3
 8009666:	2000      	movne	r0, #0
 8009668:	4770      	bx	lr

0800966a <__sprint_r>:
 800966a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800966e:	6893      	ldr	r3, [r2, #8]
 8009670:	4680      	mov	r8, r0
 8009672:	460f      	mov	r7, r1
 8009674:	4614      	mov	r4, r2
 8009676:	b91b      	cbnz	r3, 8009680 <__sprint_r+0x16>
 8009678:	6053      	str	r3, [r2, #4]
 800967a:	4618      	mov	r0, r3
 800967c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009680:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8009682:	049d      	lsls	r5, r3, #18
 8009684:	d523      	bpl.n	80096ce <__sprint_r+0x64>
 8009686:	6815      	ldr	r5, [r2, #0]
 8009688:	68a0      	ldr	r0, [r4, #8]
 800968a:	3508      	adds	r5, #8
 800968c:	b920      	cbnz	r0, 8009698 <__sprint_r+0x2e>
 800968e:	2300      	movs	r3, #0
 8009690:	60a3      	str	r3, [r4, #8]
 8009692:	6063      	str	r3, [r4, #4]
 8009694:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009698:	f855 6c04 	ldr.w	r6, [r5, #-4]
 800969c:	f855 bc08 	ldr.w	fp, [r5, #-8]
 80096a0:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 80096a4:	f04f 0900 	mov.w	r9, #0
 80096a8:	45ca      	cmp	sl, r9
 80096aa:	dc05      	bgt.n	80096b8 <__sprint_r+0x4e>
 80096ac:	68a3      	ldr	r3, [r4, #8]
 80096ae:	f026 0603 	bic.w	r6, r6, #3
 80096b2:	1b9e      	subs	r6, r3, r6
 80096b4:	60a6      	str	r6, [r4, #8]
 80096b6:	e7e7      	b.n	8009688 <__sprint_r+0x1e>
 80096b8:	463a      	mov	r2, r7
 80096ba:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 80096be:	4640      	mov	r0, r8
 80096c0:	f000 ff35 	bl	800a52e <_fputwc_r>
 80096c4:	1c43      	adds	r3, r0, #1
 80096c6:	d0e2      	beq.n	800968e <__sprint_r+0x24>
 80096c8:	f109 0901 	add.w	r9, r9, #1
 80096cc:	e7ec      	b.n	80096a8 <__sprint_r+0x3e>
 80096ce:	f001 f869 	bl	800a7a4 <__sfvwrite_r>
 80096d2:	e7dc      	b.n	800968e <__sprint_r+0x24>

080096d4 <_vfiprintf_r>:
 80096d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096d8:	460f      	mov	r7, r1
 80096da:	b0ab      	sub	sp, #172	; 0xac
 80096dc:	4615      	mov	r5, r2
 80096de:	461e      	mov	r6, r3
 80096e0:	461c      	mov	r4, r3
 80096e2:	4682      	mov	sl, r0
 80096e4:	b118      	cbz	r0, 80096ee <_vfiprintf_r+0x1a>
 80096e6:	6983      	ldr	r3, [r0, #24]
 80096e8:	b90b      	cbnz	r3, 80096ee <_vfiprintf_r+0x1a>
 80096ea:	f000 fe5f 	bl	800a3ac <__sinit>
 80096ee:	4b95      	ldr	r3, [pc, #596]	; (8009944 <_vfiprintf_r+0x270>)
 80096f0:	429f      	cmp	r7, r3
 80096f2:	d12c      	bne.n	800974e <_vfiprintf_r+0x7a>
 80096f4:	f8da 7004 	ldr.w	r7, [sl, #4]
 80096f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80096fa:	07d8      	lsls	r0, r3, #31
 80096fc:	d405      	bmi.n	800970a <_vfiprintf_r+0x36>
 80096fe:	89bb      	ldrh	r3, [r7, #12]
 8009700:	0599      	lsls	r1, r3, #22
 8009702:	d402      	bmi.n	800970a <_vfiprintf_r+0x36>
 8009704:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009706:	f001 f9d7 	bl	800aab8 <__retarget_lock_acquire_recursive>
 800970a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800970e:	049a      	lsls	r2, r3, #18
 8009710:	d406      	bmi.n	8009720 <_vfiprintf_r+0x4c>
 8009712:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009716:	81bb      	strh	r3, [r7, #12]
 8009718:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800971a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800971e:	667b      	str	r3, [r7, #100]	; 0x64
 8009720:	89bb      	ldrh	r3, [r7, #12]
 8009722:	071b      	lsls	r3, r3, #28
 8009724:	d501      	bpl.n	800972a <_vfiprintf_r+0x56>
 8009726:	693b      	ldr	r3, [r7, #16]
 8009728:	b9eb      	cbnz	r3, 8009766 <_vfiprintf_r+0x92>
 800972a:	4639      	mov	r1, r7
 800972c:	4650      	mov	r0, sl
 800972e:	f000 fca1 	bl	800a074 <__swsetup_r>
 8009732:	b1c0      	cbz	r0, 8009766 <_vfiprintf_r+0x92>
 8009734:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009736:	07d8      	lsls	r0, r3, #31
 8009738:	d405      	bmi.n	8009746 <_vfiprintf_r+0x72>
 800973a:	89bb      	ldrh	r3, [r7, #12]
 800973c:	0599      	lsls	r1, r3, #22
 800973e:	d402      	bmi.n	8009746 <_vfiprintf_r+0x72>
 8009740:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009742:	f001 f9ba 	bl	800aaba <__retarget_lock_release_recursive>
 8009746:	f04f 33ff 	mov.w	r3, #4294967295
 800974a:	9303      	str	r3, [sp, #12]
 800974c:	e023      	b.n	8009796 <_vfiprintf_r+0xc2>
 800974e:	4b7e      	ldr	r3, [pc, #504]	; (8009948 <_vfiprintf_r+0x274>)
 8009750:	429f      	cmp	r7, r3
 8009752:	d102      	bne.n	800975a <_vfiprintf_r+0x86>
 8009754:	f8da 7008 	ldr.w	r7, [sl, #8]
 8009758:	e7ce      	b.n	80096f8 <_vfiprintf_r+0x24>
 800975a:	4b7c      	ldr	r3, [pc, #496]	; (800994c <_vfiprintf_r+0x278>)
 800975c:	429f      	cmp	r7, r3
 800975e:	bf08      	it	eq
 8009760:	f8da 700c 	ldreq.w	r7, [sl, #12]
 8009764:	e7c8      	b.n	80096f8 <_vfiprintf_r+0x24>
 8009766:	89bb      	ldrh	r3, [r7, #12]
 8009768:	f003 021a 	and.w	r2, r3, #26
 800976c:	2a0a      	cmp	r2, #10
 800976e:	d116      	bne.n	800979e <_vfiprintf_r+0xca>
 8009770:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8009774:	2a00      	cmp	r2, #0
 8009776:	db12      	blt.n	800979e <_vfiprintf_r+0xca>
 8009778:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800977a:	07d2      	lsls	r2, r2, #31
 800977c:	d404      	bmi.n	8009788 <_vfiprintf_r+0xb4>
 800977e:	059b      	lsls	r3, r3, #22
 8009780:	d402      	bmi.n	8009788 <_vfiprintf_r+0xb4>
 8009782:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009784:	f001 f999 	bl	800aaba <__retarget_lock_release_recursive>
 8009788:	4633      	mov	r3, r6
 800978a:	462a      	mov	r2, r5
 800978c:	4639      	mov	r1, r7
 800978e:	4650      	mov	r0, sl
 8009790:	f000 fbf6 	bl	8009f80 <__sbprintf>
 8009794:	9003      	str	r0, [sp, #12]
 8009796:	9803      	ldr	r0, [sp, #12]
 8009798:	b02b      	add	sp, #172	; 0xac
 800979a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800979e:	2300      	movs	r3, #0
 80097a0:	ae1a      	add	r6, sp, #104	; 0x68
 80097a2:	960d      	str	r6, [sp, #52]	; 0x34
 80097a4:	930f      	str	r3, [sp, #60]	; 0x3c
 80097a6:	930e      	str	r3, [sp, #56]	; 0x38
 80097a8:	9502      	str	r5, [sp, #8]
 80097aa:	9306      	str	r3, [sp, #24]
 80097ac:	9303      	str	r3, [sp, #12]
 80097ae:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80097b2:	4645      	mov	r5, r8
 80097b4:	f815 3b01 	ldrb.w	r3, [r5], #1
 80097b8:	b10b      	cbz	r3, 80097be <_vfiprintf_r+0xea>
 80097ba:	2b25      	cmp	r3, #37	; 0x25
 80097bc:	d146      	bne.n	800984c <_vfiprintf_r+0x178>
 80097be:	9b02      	ldr	r3, [sp, #8]
 80097c0:	ebb8 0903 	subs.w	r9, r8, r3
 80097c4:	d00d      	beq.n	80097e2 <_vfiprintf_r+0x10e>
 80097c6:	e886 0208 	stmia.w	r6, {r3, r9}
 80097ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80097cc:	444b      	add	r3, r9
 80097ce:	930f      	str	r3, [sp, #60]	; 0x3c
 80097d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80097d2:	3301      	adds	r3, #1
 80097d4:	2b07      	cmp	r3, #7
 80097d6:	930e      	str	r3, [sp, #56]	; 0x38
 80097d8:	dc3a      	bgt.n	8009850 <_vfiprintf_r+0x17c>
 80097da:	3608      	adds	r6, #8
 80097dc:	9b03      	ldr	r3, [sp, #12]
 80097de:	444b      	add	r3, r9
 80097e0:	9303      	str	r3, [sp, #12]
 80097e2:	f898 3000 	ldrb.w	r3, [r8]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	f000 8388 	beq.w	8009efc <_vfiprintf_r+0x828>
 80097ec:	f04f 0300 	mov.w	r3, #0
 80097f0:	2200      	movs	r2, #0
 80097f2:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
 80097f6:	f04f 33ff 	mov.w	r3, #4294967295
 80097fa:	4611      	mov	r1, r2
 80097fc:	9301      	str	r3, [sp, #4]
 80097fe:	9204      	str	r2, [sp, #16]
 8009800:	4693      	mov	fp, r2
 8009802:	f04f 0e0a 	mov.w	lr, #10
 8009806:	1c6b      	adds	r3, r5, #1
 8009808:	7828      	ldrb	r0, [r5, #0]
 800980a:	9302      	str	r3, [sp, #8]
 800980c:	2858      	cmp	r0, #88	; 0x58
 800980e:	f000 8165 	beq.w	8009adc <_vfiprintf_r+0x408>
 8009812:	dc49      	bgt.n	80098a8 <_vfiprintf_r+0x1d4>
 8009814:	282e      	cmp	r0, #46	; 0x2e
 8009816:	f000 8193 	beq.w	8009b40 <_vfiprintf_r+0x46c>
 800981a:	dc2d      	bgt.n	8009878 <_vfiprintf_r+0x1a4>
 800981c:	282a      	cmp	r0, #42	; 0x2a
 800981e:	f000 8184 	beq.w	8009b2a <_vfiprintf_r+0x456>
 8009822:	dc21      	bgt.n	8009868 <_vfiprintf_r+0x194>
 8009824:	2820      	cmp	r0, #32
 8009826:	f000 8178 	beq.w	8009b1a <_vfiprintf_r+0x446>
 800982a:	2823      	cmp	r0, #35	; 0x23
 800982c:	f000 817a 	beq.w	8009b24 <_vfiprintf_r+0x450>
 8009830:	b10a      	cbz	r2, 8009836 <_vfiprintf_r+0x162>
 8009832:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 8009836:	2800      	cmp	r0, #0
 8009838:	f000 8360 	beq.w	8009efc <_vfiprintf_r+0x828>
 800983c:	f04f 0300 	mov.w	r3, #0
 8009840:	f88d 0040 	strb.w	r0, [sp, #64]	; 0x40
 8009844:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
 8009848:	46a0      	mov	r8, r4
 800984a:	e1b6      	b.n	8009bba <_vfiprintf_r+0x4e6>
 800984c:	46a8      	mov	r8, r5
 800984e:	e7b0      	b.n	80097b2 <_vfiprintf_r+0xde>
 8009850:	aa0d      	add	r2, sp, #52	; 0x34
 8009852:	4639      	mov	r1, r7
 8009854:	4650      	mov	r0, sl
 8009856:	f7ff ff08 	bl	800966a <__sprint_r>
 800985a:	2800      	cmp	r0, #0
 800985c:	f040 832d 	bne.w	8009eba <_vfiprintf_r+0x7e6>
 8009860:	ae1a      	add	r6, sp, #104	; 0x68
 8009862:	e7bb      	b.n	80097dc <_vfiprintf_r+0x108>
 8009864:	4604      	mov	r4, r0
 8009866:	e15b      	b.n	8009b20 <_vfiprintf_r+0x44c>
 8009868:	282b      	cmp	r0, #43	; 0x2b
 800986a:	f000 8157 	beq.w	8009b1c <_vfiprintf_r+0x448>
 800986e:	282d      	cmp	r0, #45	; 0x2d
 8009870:	d1de      	bne.n	8009830 <_vfiprintf_r+0x15c>
 8009872:	f04b 0b04 	orr.w	fp, fp, #4
 8009876:	e153      	b.n	8009b20 <_vfiprintf_r+0x44c>
 8009878:	2839      	cmp	r0, #57	; 0x39
 800987a:	dc07      	bgt.n	800988c <_vfiprintf_r+0x1b8>
 800987c:	2831      	cmp	r0, #49	; 0x31
 800987e:	f280 817d 	bge.w	8009b7c <_vfiprintf_r+0x4a8>
 8009882:	2830      	cmp	r0, #48	; 0x30
 8009884:	d1d4      	bne.n	8009830 <_vfiprintf_r+0x15c>
 8009886:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 800988a:	e149      	b.n	8009b20 <_vfiprintf_r+0x44c>
 800988c:	284f      	cmp	r0, #79	; 0x4f
 800988e:	f000 81c8 	beq.w	8009c22 <_vfiprintf_r+0x54e>
 8009892:	2855      	cmp	r0, #85	; 0x55
 8009894:	f000 8205 	beq.w	8009ca2 <_vfiprintf_r+0x5ce>
 8009898:	2844      	cmp	r0, #68	; 0x44
 800989a:	d1c9      	bne.n	8009830 <_vfiprintf_r+0x15c>
 800989c:	b10a      	cbz	r2, 80098a2 <_vfiprintf_r+0x1ce>
 800989e:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 80098a2:	f04b 0b10 	orr.w	fp, fp, #16
 80098a6:	e00f      	b.n	80098c8 <_vfiprintf_r+0x1f4>
 80098a8:	286e      	cmp	r0, #110	; 0x6e
 80098aa:	f000 819a 	beq.w	8009be2 <_vfiprintf_r+0x50e>
 80098ae:	dc31      	bgt.n	8009914 <_vfiprintf_r+0x240>
 80098b0:	2868      	cmp	r0, #104	; 0x68
 80098b2:	f000 8173 	beq.w	8009b9c <_vfiprintf_r+0x4c8>
 80098b6:	dc1f      	bgt.n	80098f8 <_vfiprintf_r+0x224>
 80098b8:	2863      	cmp	r0, #99	; 0x63
 80098ba:	f000 8175 	beq.w	8009ba8 <_vfiprintf_r+0x4d4>
 80098be:	2864      	cmp	r0, #100	; 0x64
 80098c0:	d1b6      	bne.n	8009830 <_vfiprintf_r+0x15c>
 80098c2:	b10a      	cbz	r2, 80098c8 <_vfiprintf_r+0x1f4>
 80098c4:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 80098c8:	f01b 0f20 	tst.w	fp, #32
 80098cc:	f000 817b 	beq.w	8009bc6 <_vfiprintf_r+0x4f2>
 80098d0:	3407      	adds	r4, #7
 80098d2:	f024 0407 	bic.w	r4, r4, #7
 80098d6:	f104 0808 	add.w	r8, r4, #8
 80098da:	e9d4 4500 	ldrd	r4, r5, [r4]
 80098de:	2c00      	cmp	r4, #0
 80098e0:	f175 0300 	sbcs.w	r3, r5, #0
 80098e4:	da06      	bge.n	80098f4 <_vfiprintf_r+0x220>
 80098e6:	4264      	negs	r4, r4
 80098e8:	f04f 022d 	mov.w	r2, #45	; 0x2d
 80098ec:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 80098f0:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
 80098f4:	2201      	movs	r2, #1
 80098f6:	e1a5      	b.n	8009c44 <_vfiprintf_r+0x570>
 80098f8:	2869      	cmp	r0, #105	; 0x69
 80098fa:	d0e2      	beq.n	80098c2 <_vfiprintf_r+0x1ee>
 80098fc:	286c      	cmp	r0, #108	; 0x6c
 80098fe:	d197      	bne.n	8009830 <_vfiprintf_r+0x15c>
 8009900:	9b02      	ldr	r3, [sp, #8]
 8009902:	7818      	ldrb	r0, [r3, #0]
 8009904:	286c      	cmp	r0, #108	; 0x6c
 8009906:	f040 814c 	bne.w	8009ba2 <_vfiprintf_r+0x4ce>
 800990a:	3301      	adds	r3, #1
 800990c:	9302      	str	r3, [sp, #8]
 800990e:	f04b 0b20 	orr.w	fp, fp, #32
 8009912:	e105      	b.n	8009b20 <_vfiprintf_r+0x44c>
 8009914:	2871      	cmp	r0, #113	; 0x71
 8009916:	d0fa      	beq.n	800990e <_vfiprintf_r+0x23a>
 8009918:	dc1c      	bgt.n	8009954 <_vfiprintf_r+0x280>
 800991a:	286f      	cmp	r0, #111	; 0x6f
 800991c:	f000 8183 	beq.w	8009c26 <_vfiprintf_r+0x552>
 8009920:	2870      	cmp	r0, #112	; 0x70
 8009922:	d185      	bne.n	8009830 <_vfiprintf_r+0x15c>
 8009924:	2230      	movs	r2, #48	; 0x30
 8009926:	f104 0804 	add.w	r8, r4, #4
 800992a:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
 800992e:	4b08      	ldr	r3, [pc, #32]	; (8009950 <_vfiprintf_r+0x27c>)
 8009930:	6824      	ldr	r4, [r4, #0]
 8009932:	9306      	str	r3, [sp, #24]
 8009934:	2278      	movs	r2, #120	; 0x78
 8009936:	2500      	movs	r5, #0
 8009938:	f04b 0b02 	orr.w	fp, fp, #2
 800993c:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
 8009940:	2202      	movs	r2, #2
 8009942:	e17b      	b.n	8009c3c <_vfiprintf_r+0x568>
 8009944:	0800d8cc 	.word	0x0800d8cc
 8009948:	0800d8ec 	.word	0x0800d8ec
 800994c:	0800d8ac 	.word	0x0800d8ac
 8009950:	0800d879 	.word	0x0800d879
 8009954:	2875      	cmp	r0, #117	; 0x75
 8009956:	f000 81a6 	beq.w	8009ca6 <_vfiprintf_r+0x5d2>
 800995a:	2878      	cmp	r0, #120	; 0x78
 800995c:	f000 81bc 	beq.w	8009cd8 <_vfiprintf_r+0x604>
 8009960:	2873      	cmp	r0, #115	; 0x73
 8009962:	f47f af65 	bne.w	8009830 <_vfiprintf_r+0x15c>
 8009966:	f04f 0300 	mov.w	r3, #0
 800996a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
 800996e:	9b01      	ldr	r3, [sp, #4]
 8009970:	f8d4 9000 	ldr.w	r9, [r4]
 8009974:	f104 0804 	add.w	r8, r4, #4
 8009978:	1c5c      	adds	r4, r3, #1
 800997a:	f000 818d 	beq.w	8009c98 <_vfiprintf_r+0x5c4>
 800997e:	461a      	mov	r2, r3
 8009980:	2100      	movs	r1, #0
 8009982:	4648      	mov	r0, r9
 8009984:	f7f6 fc24 	bl	80001d0 <memchr>
 8009988:	2800      	cmp	r0, #0
 800998a:	f000 81fb 	beq.w	8009d84 <_vfiprintf_r+0x6b0>
 800998e:	eba0 0309 	sub.w	r3, r0, r9
 8009992:	9301      	str	r3, [sp, #4]
 8009994:	2500      	movs	r5, #0
 8009996:	9b01      	ldr	r3, [sp, #4]
 8009998:	f89d 202f 	ldrb.w	r2, [sp, #47]	; 0x2f
 800999c:	42ab      	cmp	r3, r5
 800999e:	bfb8      	it	lt
 80099a0:	462b      	movlt	r3, r5
 80099a2:	9305      	str	r3, [sp, #20]
 80099a4:	b10a      	cbz	r2, 80099aa <_vfiprintf_r+0x2d6>
 80099a6:	3301      	adds	r3, #1
 80099a8:	9305      	str	r3, [sp, #20]
 80099aa:	f01b 0302 	ands.w	r3, fp, #2
 80099ae:	9307      	str	r3, [sp, #28]
 80099b0:	bf1e      	ittt	ne
 80099b2:	9b05      	ldrne	r3, [sp, #20]
 80099b4:	3302      	addne	r3, #2
 80099b6:	9305      	strne	r3, [sp, #20]
 80099b8:	f01b 0384 	ands.w	r3, fp, #132	; 0x84
 80099bc:	9308      	str	r3, [sp, #32]
 80099be:	d114      	bne.n	80099ea <_vfiprintf_r+0x316>
 80099c0:	9b04      	ldr	r3, [sp, #16]
 80099c2:	9a05      	ldr	r2, [sp, #20]
 80099c4:	1a9c      	subs	r4, r3, r2
 80099c6:	2c00      	cmp	r4, #0
 80099c8:	dd0f      	ble.n	80099ea <_vfiprintf_r+0x316>
 80099ca:	4bad      	ldr	r3, [pc, #692]	; (8009c80 <_vfiprintf_r+0x5ac>)
 80099cc:	6033      	str	r3, [r6, #0]
 80099ce:	2c10      	cmp	r4, #16
 80099d0:	f300 81da 	bgt.w	8009d88 <_vfiprintf_r+0x6b4>
 80099d4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80099d6:	6074      	str	r4, [r6, #4]
 80099d8:	4414      	add	r4, r2
 80099da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80099dc:	940f      	str	r4, [sp, #60]	; 0x3c
 80099de:	3201      	adds	r2, #1
 80099e0:	2a07      	cmp	r2, #7
 80099e2:	920e      	str	r2, [sp, #56]	; 0x38
 80099e4:	f300 81e9 	bgt.w	8009dba <_vfiprintf_r+0x6e6>
 80099e8:	3608      	adds	r6, #8
 80099ea:	f89d 202f 	ldrb.w	r2, [sp, #47]	; 0x2f
 80099ee:	b172      	cbz	r2, 8009a0e <_vfiprintf_r+0x33a>
 80099f0:	f10d 022f 	add.w	r2, sp, #47	; 0x2f
 80099f4:	6032      	str	r2, [r6, #0]
 80099f6:	2201      	movs	r2, #1
 80099f8:	6072      	str	r2, [r6, #4]
 80099fa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80099fc:	3201      	adds	r2, #1
 80099fe:	920f      	str	r2, [sp, #60]	; 0x3c
 8009a00:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009a02:	3201      	adds	r2, #1
 8009a04:	2a07      	cmp	r2, #7
 8009a06:	920e      	str	r2, [sp, #56]	; 0x38
 8009a08:	f300 81e0 	bgt.w	8009dcc <_vfiprintf_r+0x6f8>
 8009a0c:	3608      	adds	r6, #8
 8009a0e:	9b07      	ldr	r3, [sp, #28]
 8009a10:	b16b      	cbz	r3, 8009a2e <_vfiprintf_r+0x35a>
 8009a12:	aa0c      	add	r2, sp, #48	; 0x30
 8009a14:	6032      	str	r2, [r6, #0]
 8009a16:	2202      	movs	r2, #2
 8009a18:	6072      	str	r2, [r6, #4]
 8009a1a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009a1c:	3202      	adds	r2, #2
 8009a1e:	920f      	str	r2, [sp, #60]	; 0x3c
 8009a20:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009a22:	3201      	adds	r2, #1
 8009a24:	2a07      	cmp	r2, #7
 8009a26:	920e      	str	r2, [sp, #56]	; 0x38
 8009a28:	f300 81d9 	bgt.w	8009dde <_vfiprintf_r+0x70a>
 8009a2c:	3608      	adds	r6, #8
 8009a2e:	9b08      	ldr	r3, [sp, #32]
 8009a30:	2b80      	cmp	r3, #128	; 0x80
 8009a32:	d114      	bne.n	8009a5e <_vfiprintf_r+0x38a>
 8009a34:	9b04      	ldr	r3, [sp, #16]
 8009a36:	9a05      	ldr	r2, [sp, #20]
 8009a38:	1a9c      	subs	r4, r3, r2
 8009a3a:	2c00      	cmp	r4, #0
 8009a3c:	dd0f      	ble.n	8009a5e <_vfiprintf_r+0x38a>
 8009a3e:	4b91      	ldr	r3, [pc, #580]	; (8009c84 <_vfiprintf_r+0x5b0>)
 8009a40:	6033      	str	r3, [r6, #0]
 8009a42:	2c10      	cmp	r4, #16
 8009a44:	f300 81d4 	bgt.w	8009df0 <_vfiprintf_r+0x71c>
 8009a48:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009a4a:	6074      	str	r4, [r6, #4]
 8009a4c:	4414      	add	r4, r2
 8009a4e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009a50:	940f      	str	r4, [sp, #60]	; 0x3c
 8009a52:	3201      	adds	r2, #1
 8009a54:	2a07      	cmp	r2, #7
 8009a56:	920e      	str	r2, [sp, #56]	; 0x38
 8009a58:	f300 81e2 	bgt.w	8009e20 <_vfiprintf_r+0x74c>
 8009a5c:	3608      	adds	r6, #8
 8009a5e:	9b01      	ldr	r3, [sp, #4]
 8009a60:	1aec      	subs	r4, r5, r3
 8009a62:	2c00      	cmp	r4, #0
 8009a64:	dd10      	ble.n	8009a88 <_vfiprintf_r+0x3b4>
 8009a66:	4d87      	ldr	r5, [pc, #540]	; (8009c84 <_vfiprintf_r+0x5b0>)
 8009a68:	2310      	movs	r3, #16
 8009a6a:	2c10      	cmp	r4, #16
 8009a6c:	6035      	str	r5, [r6, #0]
 8009a6e:	f300 81e0 	bgt.w	8009e32 <_vfiprintf_r+0x75e>
 8009a72:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009a74:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009a76:	6074      	str	r4, [r6, #4]
 8009a78:	3201      	adds	r2, #1
 8009a7a:	4404      	add	r4, r0
 8009a7c:	2a07      	cmp	r2, #7
 8009a7e:	940f      	str	r4, [sp, #60]	; 0x3c
 8009a80:	920e      	str	r2, [sp, #56]	; 0x38
 8009a82:	f300 81ed 	bgt.w	8009e60 <_vfiprintf_r+0x78c>
 8009a86:	3608      	adds	r6, #8
 8009a88:	9b01      	ldr	r3, [sp, #4]
 8009a8a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009a8c:	f8c6 9000 	str.w	r9, [r6]
 8009a90:	441a      	add	r2, r3
 8009a92:	920f      	str	r2, [sp, #60]	; 0x3c
 8009a94:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009a96:	6073      	str	r3, [r6, #4]
 8009a98:	3201      	adds	r2, #1
 8009a9a:	2a07      	cmp	r2, #7
 8009a9c:	920e      	str	r2, [sp, #56]	; 0x38
 8009a9e:	f300 81e7 	bgt.w	8009e70 <_vfiprintf_r+0x79c>
 8009aa2:	f106 0208 	add.w	r2, r6, #8
 8009aa6:	f01b 0f04 	tst.w	fp, #4
 8009aaa:	f040 81e9 	bne.w	8009e80 <_vfiprintf_r+0x7ac>
 8009aae:	9b03      	ldr	r3, [sp, #12]
 8009ab0:	9a04      	ldr	r2, [sp, #16]
 8009ab2:	9905      	ldr	r1, [sp, #20]
 8009ab4:	428a      	cmp	r2, r1
 8009ab6:	bfac      	ite	ge
 8009ab8:	189b      	addge	r3, r3, r2
 8009aba:	185b      	addlt	r3, r3, r1
 8009abc:	9303      	str	r3, [sp, #12]
 8009abe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009ac0:	b13b      	cbz	r3, 8009ad2 <_vfiprintf_r+0x3fe>
 8009ac2:	aa0d      	add	r2, sp, #52	; 0x34
 8009ac4:	4639      	mov	r1, r7
 8009ac6:	4650      	mov	r0, sl
 8009ac8:	f7ff fdcf 	bl	800966a <__sprint_r>
 8009acc:	2800      	cmp	r0, #0
 8009ace:	f040 81f4 	bne.w	8009eba <_vfiprintf_r+0x7e6>
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	930e      	str	r3, [sp, #56]	; 0x38
 8009ad6:	4644      	mov	r4, r8
 8009ad8:	ae1a      	add	r6, sp, #104	; 0x68
 8009ada:	e668      	b.n	80097ae <_vfiprintf_r+0xda>
 8009adc:	b10a      	cbz	r2, 8009ae2 <_vfiprintf_r+0x40e>
 8009ade:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 8009ae2:	4b69      	ldr	r3, [pc, #420]	; (8009c88 <_vfiprintf_r+0x5b4>)
 8009ae4:	9306      	str	r3, [sp, #24]
 8009ae6:	f01b 0f20 	tst.w	fp, #32
 8009aea:	f000 80fa 	beq.w	8009ce2 <_vfiprintf_r+0x60e>
 8009aee:	3407      	adds	r4, #7
 8009af0:	f024 0407 	bic.w	r4, r4, #7
 8009af4:	f104 0808 	add.w	r8, r4, #8
 8009af8:	e9d4 4500 	ldrd	r4, r5, [r4]
 8009afc:	f01b 0f01 	tst.w	fp, #1
 8009b00:	f43f af1e 	beq.w	8009940 <_vfiprintf_r+0x26c>
 8009b04:	ea54 0305 	orrs.w	r3, r4, r5
 8009b08:	bf1f      	itttt	ne
 8009b0a:	2230      	movne	r2, #48	; 0x30
 8009b0c:	f88d 2030 	strbne.w	r2, [sp, #48]	; 0x30
 8009b10:	f88d 0031 	strbne.w	r0, [sp, #49]	; 0x31
 8009b14:	f04b 0b02 	orrne.w	fp, fp, #2
 8009b18:	e712      	b.n	8009940 <_vfiprintf_r+0x26c>
 8009b1a:	b909      	cbnz	r1, 8009b20 <_vfiprintf_r+0x44c>
 8009b1c:	2201      	movs	r2, #1
 8009b1e:	4601      	mov	r1, r0
 8009b20:	9d02      	ldr	r5, [sp, #8]
 8009b22:	e670      	b.n	8009806 <_vfiprintf_r+0x132>
 8009b24:	f04b 0b01 	orr.w	fp, fp, #1
 8009b28:	e7fa      	b.n	8009b20 <_vfiprintf_r+0x44c>
 8009b2a:	6823      	ldr	r3, [r4, #0]
 8009b2c:	9304      	str	r3, [sp, #16]
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	f104 0004 	add.w	r0, r4, #4
 8009b34:	f6bf ae96 	bge.w	8009864 <_vfiprintf_r+0x190>
 8009b38:	425b      	negs	r3, r3
 8009b3a:	9304      	str	r3, [sp, #16]
 8009b3c:	4604      	mov	r4, r0
 8009b3e:	e698      	b.n	8009872 <_vfiprintf_r+0x19e>
 8009b40:	9b02      	ldr	r3, [sp, #8]
 8009b42:	7818      	ldrb	r0, [r3, #0]
 8009b44:	282a      	cmp	r0, #42	; 0x2a
 8009b46:	f103 0501 	add.w	r5, r3, #1
 8009b4a:	d010      	beq.n	8009b6e <_vfiprintf_r+0x49a>
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	9301      	str	r3, [sp, #4]
 8009b50:	9502      	str	r5, [sp, #8]
 8009b52:	f1a0 0530 	sub.w	r5, r0, #48	; 0x30
 8009b56:	2d09      	cmp	r5, #9
 8009b58:	f63f ae58 	bhi.w	800980c <_vfiprintf_r+0x138>
 8009b5c:	9b01      	ldr	r3, [sp, #4]
 8009b5e:	fb0e 5303 	mla	r3, lr, r3, r5
 8009b62:	9301      	str	r3, [sp, #4]
 8009b64:	9b02      	ldr	r3, [sp, #8]
 8009b66:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009b6a:	9302      	str	r3, [sp, #8]
 8009b6c:	e7f1      	b.n	8009b52 <_vfiprintf_r+0x47e>
 8009b6e:	6820      	ldr	r0, [r4, #0]
 8009b70:	9502      	str	r5, [sp, #8]
 8009b72:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 8009b76:	9301      	str	r3, [sp, #4]
 8009b78:	3404      	adds	r4, #4
 8009b7a:	e7d1      	b.n	8009b20 <_vfiprintf_r+0x44c>
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	9304      	str	r3, [sp, #16]
 8009b80:	9b04      	ldr	r3, [sp, #16]
 8009b82:	3830      	subs	r0, #48	; 0x30
 8009b84:	fb0e 0303 	mla	r3, lr, r3, r0
 8009b88:	9304      	str	r3, [sp, #16]
 8009b8a:	9b02      	ldr	r3, [sp, #8]
 8009b8c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009b90:	9302      	str	r3, [sp, #8]
 8009b92:	f1a0 0530 	sub.w	r5, r0, #48	; 0x30
 8009b96:	2d09      	cmp	r5, #9
 8009b98:	d9f2      	bls.n	8009b80 <_vfiprintf_r+0x4ac>
 8009b9a:	e637      	b.n	800980c <_vfiprintf_r+0x138>
 8009b9c:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
 8009ba0:	e7be      	b.n	8009b20 <_vfiprintf_r+0x44c>
 8009ba2:	f04b 0b10 	orr.w	fp, fp, #16
 8009ba6:	e7bb      	b.n	8009b20 <_vfiprintf_r+0x44c>
 8009ba8:	6822      	ldr	r2, [r4, #0]
 8009baa:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
 8009bae:	f04f 0300 	mov.w	r3, #0
 8009bb2:	f104 0804 	add.w	r8, r4, #4
 8009bb6:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
 8009bba:	2301      	movs	r3, #1
 8009bbc:	9301      	str	r3, [sp, #4]
 8009bbe:	2500      	movs	r5, #0
 8009bc0:	f10d 0940 	add.w	r9, sp, #64	; 0x40
 8009bc4:	e6e7      	b.n	8009996 <_vfiprintf_r+0x2c2>
 8009bc6:	f01b 0f10 	tst.w	fp, #16
 8009bca:	f104 0804 	add.w	r8, r4, #4
 8009bce:	d002      	beq.n	8009bd6 <_vfiprintf_r+0x502>
 8009bd0:	6824      	ldr	r4, [r4, #0]
 8009bd2:	17e5      	asrs	r5, r4, #31
 8009bd4:	e683      	b.n	80098de <_vfiprintf_r+0x20a>
 8009bd6:	6824      	ldr	r4, [r4, #0]
 8009bd8:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8009bdc:	bf18      	it	ne
 8009bde:	b224      	sxthne	r4, r4
 8009be0:	e7f7      	b.n	8009bd2 <_vfiprintf_r+0x4fe>
 8009be2:	b10a      	cbz	r2, 8009be8 <_vfiprintf_r+0x514>
 8009be4:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 8009be8:	f01b 0f20 	tst.w	fp, #32
 8009bec:	f104 0204 	add.w	r2, r4, #4
 8009bf0:	d008      	beq.n	8009c04 <_vfiprintf_r+0x530>
 8009bf2:	9903      	ldr	r1, [sp, #12]
 8009bf4:	6823      	ldr	r3, [r4, #0]
 8009bf6:	17cd      	asrs	r5, r1, #31
 8009bf8:	4608      	mov	r0, r1
 8009bfa:	4629      	mov	r1, r5
 8009bfc:	e9c3 0100 	strd	r0, r1, [r3]
 8009c00:	4614      	mov	r4, r2
 8009c02:	e5d4      	b.n	80097ae <_vfiprintf_r+0xda>
 8009c04:	f01b 0f10 	tst.w	fp, #16
 8009c08:	d003      	beq.n	8009c12 <_vfiprintf_r+0x53e>
 8009c0a:	6823      	ldr	r3, [r4, #0]
 8009c0c:	9903      	ldr	r1, [sp, #12]
 8009c0e:	6019      	str	r1, [r3, #0]
 8009c10:	e7f6      	b.n	8009c00 <_vfiprintf_r+0x52c>
 8009c12:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8009c16:	d0f8      	beq.n	8009c0a <_vfiprintf_r+0x536>
 8009c18:	6823      	ldr	r3, [r4, #0]
 8009c1a:	f8bd 100c 	ldrh.w	r1, [sp, #12]
 8009c1e:	8019      	strh	r1, [r3, #0]
 8009c20:	e7ee      	b.n	8009c00 <_vfiprintf_r+0x52c>
 8009c22:	f04b 0b10 	orr.w	fp, fp, #16
 8009c26:	f01b 0220 	ands.w	r2, fp, #32
 8009c2a:	d021      	beq.n	8009c70 <_vfiprintf_r+0x59c>
 8009c2c:	3407      	adds	r4, #7
 8009c2e:	f024 0407 	bic.w	r4, r4, #7
 8009c32:	f104 0808 	add.w	r8, r4, #8
 8009c36:	e9d4 4500 	ldrd	r4, r5, [r4]
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	f04f 0300 	mov.w	r3, #0
 8009c40:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
 8009c44:	9b01      	ldr	r3, [sp, #4]
 8009c46:	3301      	adds	r3, #1
 8009c48:	f000 8165 	beq.w	8009f16 <_vfiprintf_r+0x842>
 8009c4c:	f02b 0380 	bic.w	r3, fp, #128	; 0x80
 8009c50:	9305      	str	r3, [sp, #20]
 8009c52:	ea54 0305 	orrs.w	r3, r4, r5
 8009c56:	f040 8164 	bne.w	8009f22 <_vfiprintf_r+0x84e>
 8009c5a:	9b01      	ldr	r3, [sp, #4]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	f000 8084 	beq.w	8009d6a <_vfiprintf_r+0x696>
 8009c62:	2a01      	cmp	r2, #1
 8009c64:	d050      	beq.n	8009d08 <_vfiprintf_r+0x634>
 8009c66:	2a02      	cmp	r2, #2
 8009c68:	d06b      	beq.n	8009d42 <_vfiprintf_r+0x66e>
 8009c6a:	2400      	movs	r4, #0
 8009c6c:	2500      	movs	r5, #0
 8009c6e:	e15e      	b.n	8009f2e <_vfiprintf_r+0x85a>
 8009c70:	f01b 0110 	ands.w	r1, fp, #16
 8009c74:	f104 0804 	add.w	r8, r4, #4
 8009c78:	d008      	beq.n	8009c8c <_vfiprintf_r+0x5b8>
 8009c7a:	6824      	ldr	r4, [r4, #0]
 8009c7c:	2500      	movs	r5, #0
 8009c7e:	e7dd      	b.n	8009c3c <_vfiprintf_r+0x568>
 8009c80:	0800d88a 	.word	0x0800d88a
 8009c84:	0800d89a 	.word	0x0800d89a
 8009c88:	0800d868 	.word	0x0800d868
 8009c8c:	f01b 0240 	ands.w	r2, fp, #64	; 0x40
 8009c90:	d0f3      	beq.n	8009c7a <_vfiprintf_r+0x5a6>
 8009c92:	8824      	ldrh	r4, [r4, #0]
 8009c94:	2500      	movs	r5, #0
 8009c96:	e7d0      	b.n	8009c3a <_vfiprintf_r+0x566>
 8009c98:	4648      	mov	r0, r9
 8009c9a:	f7f6 fae9 	bl	8000270 <strlen>
 8009c9e:	9001      	str	r0, [sp, #4]
 8009ca0:	e678      	b.n	8009994 <_vfiprintf_r+0x2c0>
 8009ca2:	f04b 0b10 	orr.w	fp, fp, #16
 8009ca6:	f01b 0f20 	tst.w	fp, #32
 8009caa:	d008      	beq.n	8009cbe <_vfiprintf_r+0x5ea>
 8009cac:	3407      	adds	r4, #7
 8009cae:	f024 0407 	bic.w	r4, r4, #7
 8009cb2:	f104 0808 	add.w	r8, r4, #8
 8009cb6:	e9d4 4500 	ldrd	r4, r5, [r4]
 8009cba:	2201      	movs	r2, #1
 8009cbc:	e7be      	b.n	8009c3c <_vfiprintf_r+0x568>
 8009cbe:	f01b 0f10 	tst.w	fp, #16
 8009cc2:	f104 0804 	add.w	r8, r4, #4
 8009cc6:	d001      	beq.n	8009ccc <_vfiprintf_r+0x5f8>
 8009cc8:	6824      	ldr	r4, [r4, #0]
 8009cca:	e003      	b.n	8009cd4 <_vfiprintf_r+0x600>
 8009ccc:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8009cd0:	d0fa      	beq.n	8009cc8 <_vfiprintf_r+0x5f4>
 8009cd2:	8824      	ldrh	r4, [r4, #0]
 8009cd4:	2500      	movs	r5, #0
 8009cd6:	e7f0      	b.n	8009cba <_vfiprintf_r+0x5e6>
 8009cd8:	b10a      	cbz	r2, 8009cde <_vfiprintf_r+0x60a>
 8009cda:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 8009cde:	4ba6      	ldr	r3, [pc, #664]	; (8009f78 <_vfiprintf_r+0x8a4>)
 8009ce0:	e700      	b.n	8009ae4 <_vfiprintf_r+0x410>
 8009ce2:	f01b 0f10 	tst.w	fp, #16
 8009ce6:	f104 0804 	add.w	r8, r4, #4
 8009cea:	d001      	beq.n	8009cf0 <_vfiprintf_r+0x61c>
 8009cec:	6824      	ldr	r4, [r4, #0]
 8009cee:	e003      	b.n	8009cf8 <_vfiprintf_r+0x624>
 8009cf0:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8009cf4:	d0fa      	beq.n	8009cec <_vfiprintf_r+0x618>
 8009cf6:	8824      	ldrh	r4, [r4, #0]
 8009cf8:	2500      	movs	r5, #0
 8009cfa:	e6ff      	b.n	8009afc <_vfiprintf_r+0x428>
 8009cfc:	464b      	mov	r3, r9
 8009cfe:	e117      	b.n	8009f30 <_vfiprintf_r+0x85c>
 8009d00:	2d00      	cmp	r5, #0
 8009d02:	bf08      	it	eq
 8009d04:	2c0a      	cmpeq	r4, #10
 8009d06:	d205      	bcs.n	8009d14 <_vfiprintf_r+0x640>
 8009d08:	f10d 09a8 	add.w	r9, sp, #168	; 0xa8
 8009d0c:	3430      	adds	r4, #48	; 0x30
 8009d0e:	f809 4d41 	strb.w	r4, [r9, #-65]!
 8009d12:	e128      	b.n	8009f66 <_vfiprintf_r+0x892>
 8009d14:	f10d 0968 	add.w	r9, sp, #104	; 0x68
 8009d18:	4620      	mov	r0, r4
 8009d1a:	4629      	mov	r1, r5
 8009d1c:	220a      	movs	r2, #10
 8009d1e:	2300      	movs	r3, #0
 8009d20:	f7f6 ff8e 	bl	8000c40 <__aeabi_uldivmod>
 8009d24:	3230      	adds	r2, #48	; 0x30
 8009d26:	f809 2d01 	strb.w	r2, [r9, #-1]!
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	4620      	mov	r0, r4
 8009d2e:	4629      	mov	r1, r5
 8009d30:	220a      	movs	r2, #10
 8009d32:	f7f6 ff85 	bl	8000c40 <__aeabi_uldivmod>
 8009d36:	4604      	mov	r4, r0
 8009d38:	460d      	mov	r5, r1
 8009d3a:	ea54 0305 	orrs.w	r3, r4, r5
 8009d3e:	d1eb      	bne.n	8009d18 <_vfiprintf_r+0x644>
 8009d40:	e111      	b.n	8009f66 <_vfiprintf_r+0x892>
 8009d42:	2400      	movs	r4, #0
 8009d44:	2500      	movs	r5, #0
 8009d46:	f10d 0968 	add.w	r9, sp, #104	; 0x68
 8009d4a:	f004 030f 	and.w	r3, r4, #15
 8009d4e:	9a06      	ldr	r2, [sp, #24]
 8009d50:	5cd3      	ldrb	r3, [r2, r3]
 8009d52:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8009d56:	0923      	lsrs	r3, r4, #4
 8009d58:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 8009d5c:	092a      	lsrs	r2, r5, #4
 8009d5e:	461c      	mov	r4, r3
 8009d60:	4615      	mov	r5, r2
 8009d62:	ea54 0305 	orrs.w	r3, r4, r5
 8009d66:	d1f0      	bne.n	8009d4a <_vfiprintf_r+0x676>
 8009d68:	e0fd      	b.n	8009f66 <_vfiprintf_r+0x892>
 8009d6a:	b942      	cbnz	r2, 8009d7e <_vfiprintf_r+0x6aa>
 8009d6c:	f01b 0f01 	tst.w	fp, #1
 8009d70:	d005      	beq.n	8009d7e <_vfiprintf_r+0x6aa>
 8009d72:	f10d 09a8 	add.w	r9, sp, #168	; 0xa8
 8009d76:	2330      	movs	r3, #48	; 0x30
 8009d78:	f809 3d41 	strb.w	r3, [r9, #-65]!
 8009d7c:	e0f3      	b.n	8009f66 <_vfiprintf_r+0x892>
 8009d7e:	f10d 0968 	add.w	r9, sp, #104	; 0x68
 8009d82:	e0f0      	b.n	8009f66 <_vfiprintf_r+0x892>
 8009d84:	4605      	mov	r5, r0
 8009d86:	e606      	b.n	8009996 <_vfiprintf_r+0x2c2>
 8009d88:	2210      	movs	r2, #16
 8009d8a:	6072      	str	r2, [r6, #4]
 8009d8c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009d8e:	3210      	adds	r2, #16
 8009d90:	920f      	str	r2, [sp, #60]	; 0x3c
 8009d92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009d94:	3201      	adds	r2, #1
 8009d96:	2a07      	cmp	r2, #7
 8009d98:	920e      	str	r2, [sp, #56]	; 0x38
 8009d9a:	dc02      	bgt.n	8009da2 <_vfiprintf_r+0x6ce>
 8009d9c:	3608      	adds	r6, #8
 8009d9e:	3c10      	subs	r4, #16
 8009da0:	e614      	b.n	80099cc <_vfiprintf_r+0x2f8>
 8009da2:	aa0d      	add	r2, sp, #52	; 0x34
 8009da4:	4639      	mov	r1, r7
 8009da6:	4650      	mov	r0, sl
 8009da8:	9309      	str	r3, [sp, #36]	; 0x24
 8009daa:	f7ff fc5e 	bl	800966a <__sprint_r>
 8009dae:	2800      	cmp	r0, #0
 8009db0:	f040 8083 	bne.w	8009eba <_vfiprintf_r+0x7e6>
 8009db4:	ae1a      	add	r6, sp, #104	; 0x68
 8009db6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009db8:	e7f1      	b.n	8009d9e <_vfiprintf_r+0x6ca>
 8009dba:	aa0d      	add	r2, sp, #52	; 0x34
 8009dbc:	4639      	mov	r1, r7
 8009dbe:	4650      	mov	r0, sl
 8009dc0:	f7ff fc53 	bl	800966a <__sprint_r>
 8009dc4:	2800      	cmp	r0, #0
 8009dc6:	d178      	bne.n	8009eba <_vfiprintf_r+0x7e6>
 8009dc8:	ae1a      	add	r6, sp, #104	; 0x68
 8009dca:	e60e      	b.n	80099ea <_vfiprintf_r+0x316>
 8009dcc:	aa0d      	add	r2, sp, #52	; 0x34
 8009dce:	4639      	mov	r1, r7
 8009dd0:	4650      	mov	r0, sl
 8009dd2:	f7ff fc4a 	bl	800966a <__sprint_r>
 8009dd6:	2800      	cmp	r0, #0
 8009dd8:	d16f      	bne.n	8009eba <_vfiprintf_r+0x7e6>
 8009dda:	ae1a      	add	r6, sp, #104	; 0x68
 8009ddc:	e617      	b.n	8009a0e <_vfiprintf_r+0x33a>
 8009dde:	aa0d      	add	r2, sp, #52	; 0x34
 8009de0:	4639      	mov	r1, r7
 8009de2:	4650      	mov	r0, sl
 8009de4:	f7ff fc41 	bl	800966a <__sprint_r>
 8009de8:	2800      	cmp	r0, #0
 8009dea:	d166      	bne.n	8009eba <_vfiprintf_r+0x7e6>
 8009dec:	ae1a      	add	r6, sp, #104	; 0x68
 8009dee:	e61e      	b.n	8009a2e <_vfiprintf_r+0x35a>
 8009df0:	2210      	movs	r2, #16
 8009df2:	6072      	str	r2, [r6, #4]
 8009df4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009df6:	3210      	adds	r2, #16
 8009df8:	920f      	str	r2, [sp, #60]	; 0x3c
 8009dfa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009dfc:	3201      	adds	r2, #1
 8009dfe:	2a07      	cmp	r2, #7
 8009e00:	920e      	str	r2, [sp, #56]	; 0x38
 8009e02:	dc02      	bgt.n	8009e0a <_vfiprintf_r+0x736>
 8009e04:	3608      	adds	r6, #8
 8009e06:	3c10      	subs	r4, #16
 8009e08:	e61a      	b.n	8009a40 <_vfiprintf_r+0x36c>
 8009e0a:	aa0d      	add	r2, sp, #52	; 0x34
 8009e0c:	4639      	mov	r1, r7
 8009e0e:	4650      	mov	r0, sl
 8009e10:	9307      	str	r3, [sp, #28]
 8009e12:	f7ff fc2a 	bl	800966a <__sprint_r>
 8009e16:	2800      	cmp	r0, #0
 8009e18:	d14f      	bne.n	8009eba <_vfiprintf_r+0x7e6>
 8009e1a:	ae1a      	add	r6, sp, #104	; 0x68
 8009e1c:	9b07      	ldr	r3, [sp, #28]
 8009e1e:	e7f2      	b.n	8009e06 <_vfiprintf_r+0x732>
 8009e20:	aa0d      	add	r2, sp, #52	; 0x34
 8009e22:	4639      	mov	r1, r7
 8009e24:	4650      	mov	r0, sl
 8009e26:	f7ff fc20 	bl	800966a <__sprint_r>
 8009e2a:	2800      	cmp	r0, #0
 8009e2c:	d145      	bne.n	8009eba <_vfiprintf_r+0x7e6>
 8009e2e:	ae1a      	add	r6, sp, #104	; 0x68
 8009e30:	e615      	b.n	8009a5e <_vfiprintf_r+0x38a>
 8009e32:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009e34:	6073      	str	r3, [r6, #4]
 8009e36:	3210      	adds	r2, #16
 8009e38:	920f      	str	r2, [sp, #60]	; 0x3c
 8009e3a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009e3c:	3201      	adds	r2, #1
 8009e3e:	2a07      	cmp	r2, #7
 8009e40:	920e      	str	r2, [sp, #56]	; 0x38
 8009e42:	dc02      	bgt.n	8009e4a <_vfiprintf_r+0x776>
 8009e44:	3608      	adds	r6, #8
 8009e46:	3c10      	subs	r4, #16
 8009e48:	e60f      	b.n	8009a6a <_vfiprintf_r+0x396>
 8009e4a:	aa0d      	add	r2, sp, #52	; 0x34
 8009e4c:	4639      	mov	r1, r7
 8009e4e:	4650      	mov	r0, sl
 8009e50:	9307      	str	r3, [sp, #28]
 8009e52:	f7ff fc0a 	bl	800966a <__sprint_r>
 8009e56:	2800      	cmp	r0, #0
 8009e58:	d12f      	bne.n	8009eba <_vfiprintf_r+0x7e6>
 8009e5a:	ae1a      	add	r6, sp, #104	; 0x68
 8009e5c:	9b07      	ldr	r3, [sp, #28]
 8009e5e:	e7f2      	b.n	8009e46 <_vfiprintf_r+0x772>
 8009e60:	aa0d      	add	r2, sp, #52	; 0x34
 8009e62:	4639      	mov	r1, r7
 8009e64:	4650      	mov	r0, sl
 8009e66:	f7ff fc00 	bl	800966a <__sprint_r>
 8009e6a:	bb30      	cbnz	r0, 8009eba <_vfiprintf_r+0x7e6>
 8009e6c:	ae1a      	add	r6, sp, #104	; 0x68
 8009e6e:	e60b      	b.n	8009a88 <_vfiprintf_r+0x3b4>
 8009e70:	aa0d      	add	r2, sp, #52	; 0x34
 8009e72:	4639      	mov	r1, r7
 8009e74:	4650      	mov	r0, sl
 8009e76:	f7ff fbf8 	bl	800966a <__sprint_r>
 8009e7a:	b9f0      	cbnz	r0, 8009eba <_vfiprintf_r+0x7e6>
 8009e7c:	aa1a      	add	r2, sp, #104	; 0x68
 8009e7e:	e612      	b.n	8009aa6 <_vfiprintf_r+0x3d2>
 8009e80:	9b04      	ldr	r3, [sp, #16]
 8009e82:	9905      	ldr	r1, [sp, #20]
 8009e84:	1a5c      	subs	r4, r3, r1
 8009e86:	2c00      	cmp	r4, #0
 8009e88:	f77f ae11 	ble.w	8009aae <_vfiprintf_r+0x3da>
 8009e8c:	4d3b      	ldr	r5, [pc, #236]	; (8009f7c <_vfiprintf_r+0x8a8>)
 8009e8e:	2610      	movs	r6, #16
 8009e90:	2c10      	cmp	r4, #16
 8009e92:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009e94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e96:	6015      	str	r5, [r2, #0]
 8009e98:	dc1d      	bgt.n	8009ed6 <_vfiprintf_r+0x802>
 8009e9a:	3301      	adds	r3, #1
 8009e9c:	6054      	str	r4, [r2, #4]
 8009e9e:	2b07      	cmp	r3, #7
 8009ea0:	440c      	add	r4, r1
 8009ea2:	940f      	str	r4, [sp, #60]	; 0x3c
 8009ea4:	930e      	str	r3, [sp, #56]	; 0x38
 8009ea6:	f77f ae02 	ble.w	8009aae <_vfiprintf_r+0x3da>
 8009eaa:	aa0d      	add	r2, sp, #52	; 0x34
 8009eac:	4639      	mov	r1, r7
 8009eae:	4650      	mov	r0, sl
 8009eb0:	f7ff fbdb 	bl	800966a <__sprint_r>
 8009eb4:	2800      	cmp	r0, #0
 8009eb6:	f43f adfa 	beq.w	8009aae <_vfiprintf_r+0x3da>
 8009eba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009ebc:	07d9      	lsls	r1, r3, #31
 8009ebe:	d405      	bmi.n	8009ecc <_vfiprintf_r+0x7f8>
 8009ec0:	89bb      	ldrh	r3, [r7, #12]
 8009ec2:	059a      	lsls	r2, r3, #22
 8009ec4:	d402      	bmi.n	8009ecc <_vfiprintf_r+0x7f8>
 8009ec6:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009ec8:	f000 fdf7 	bl	800aaba <__retarget_lock_release_recursive>
 8009ecc:	89bb      	ldrh	r3, [r7, #12]
 8009ece:	065b      	lsls	r3, r3, #25
 8009ed0:	f57f ac61 	bpl.w	8009796 <_vfiprintf_r+0xc2>
 8009ed4:	e437      	b.n	8009746 <_vfiprintf_r+0x72>
 8009ed6:	3301      	adds	r3, #1
 8009ed8:	3110      	adds	r1, #16
 8009eda:	2b07      	cmp	r3, #7
 8009edc:	6056      	str	r6, [r2, #4]
 8009ede:	910f      	str	r1, [sp, #60]	; 0x3c
 8009ee0:	930e      	str	r3, [sp, #56]	; 0x38
 8009ee2:	dc02      	bgt.n	8009eea <_vfiprintf_r+0x816>
 8009ee4:	3208      	adds	r2, #8
 8009ee6:	3c10      	subs	r4, #16
 8009ee8:	e7d2      	b.n	8009e90 <_vfiprintf_r+0x7bc>
 8009eea:	aa0d      	add	r2, sp, #52	; 0x34
 8009eec:	4639      	mov	r1, r7
 8009eee:	4650      	mov	r0, sl
 8009ef0:	f7ff fbbb 	bl	800966a <__sprint_r>
 8009ef4:	2800      	cmp	r0, #0
 8009ef6:	d1e0      	bne.n	8009eba <_vfiprintf_r+0x7e6>
 8009ef8:	aa1a      	add	r2, sp, #104	; 0x68
 8009efa:	e7f4      	b.n	8009ee6 <_vfiprintf_r+0x812>
 8009efc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009efe:	b913      	cbnz	r3, 8009f06 <_vfiprintf_r+0x832>
 8009f00:	2300      	movs	r3, #0
 8009f02:	930e      	str	r3, [sp, #56]	; 0x38
 8009f04:	e7d9      	b.n	8009eba <_vfiprintf_r+0x7e6>
 8009f06:	aa0d      	add	r2, sp, #52	; 0x34
 8009f08:	4639      	mov	r1, r7
 8009f0a:	4650      	mov	r0, sl
 8009f0c:	f7ff fbad 	bl	800966a <__sprint_r>
 8009f10:	2800      	cmp	r0, #0
 8009f12:	d0f5      	beq.n	8009f00 <_vfiprintf_r+0x82c>
 8009f14:	e7d1      	b.n	8009eba <_vfiprintf_r+0x7e6>
 8009f16:	ea54 0305 	orrs.w	r3, r4, r5
 8009f1a:	f8cd b014 	str.w	fp, [sp, #20]
 8009f1e:	f43f aea0 	beq.w	8009c62 <_vfiprintf_r+0x58e>
 8009f22:	2a01      	cmp	r2, #1
 8009f24:	f43f aeec 	beq.w	8009d00 <_vfiprintf_r+0x62c>
 8009f28:	2a02      	cmp	r2, #2
 8009f2a:	f43f af0c 	beq.w	8009d46 <_vfiprintf_r+0x672>
 8009f2e:	ab1a      	add	r3, sp, #104	; 0x68
 8009f30:	08e1      	lsrs	r1, r4, #3
 8009f32:	ea41 7145 	orr.w	r1, r1, r5, lsl #29
 8009f36:	08e8      	lsrs	r0, r5, #3
 8009f38:	f004 0207 	and.w	r2, r4, #7
 8009f3c:	4605      	mov	r5, r0
 8009f3e:	460c      	mov	r4, r1
 8009f40:	3230      	adds	r2, #48	; 0x30
 8009f42:	ea54 0105 	orrs.w	r1, r4, r5
 8009f46:	f103 39ff 	add.w	r9, r3, #4294967295
 8009f4a:	f803 2c01 	strb.w	r2, [r3, #-1]
 8009f4e:	f47f aed5 	bne.w	8009cfc <_vfiprintf_r+0x628>
 8009f52:	9905      	ldr	r1, [sp, #20]
 8009f54:	07c8      	lsls	r0, r1, #31
 8009f56:	d506      	bpl.n	8009f66 <_vfiprintf_r+0x892>
 8009f58:	2a30      	cmp	r2, #48	; 0x30
 8009f5a:	d004      	beq.n	8009f66 <_vfiprintf_r+0x892>
 8009f5c:	2230      	movs	r2, #48	; 0x30
 8009f5e:	f809 2c01 	strb.w	r2, [r9, #-1]
 8009f62:	f1a3 0902 	sub.w	r9, r3, #2
 8009f66:	ab1a      	add	r3, sp, #104	; 0x68
 8009f68:	eba3 0309 	sub.w	r3, r3, r9
 8009f6c:	9d01      	ldr	r5, [sp, #4]
 8009f6e:	f8dd b014 	ldr.w	fp, [sp, #20]
 8009f72:	9301      	str	r3, [sp, #4]
 8009f74:	e50f      	b.n	8009996 <_vfiprintf_r+0x2c2>
 8009f76:	bf00      	nop
 8009f78:	0800d879 	.word	0x0800d879
 8009f7c:	0800d88a 	.word	0x0800d88a

08009f80 <__sbprintf>:
 8009f80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f82:	460c      	mov	r4, r1
 8009f84:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8009f88:	461f      	mov	r7, r3
 8009f8a:	8989      	ldrh	r1, [r1, #12]
 8009f8c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009f8e:	9319      	str	r3, [sp, #100]	; 0x64
 8009f90:	89e3      	ldrh	r3, [r4, #14]
 8009f92:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009f96:	f021 0102 	bic.w	r1, r1, #2
 8009f9a:	6a23      	ldr	r3, [r4, #32]
 8009f9c:	f8ad 100c 	strh.w	r1, [sp, #12]
 8009fa0:	9308      	str	r3, [sp, #32]
 8009fa2:	a91a      	add	r1, sp, #104	; 0x68
 8009fa4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8009fa6:	930a      	str	r3, [sp, #40]	; 0x28
 8009fa8:	4615      	mov	r5, r2
 8009faa:	2300      	movs	r3, #0
 8009fac:	4606      	mov	r6, r0
 8009fae:	9100      	str	r1, [sp, #0]
 8009fb0:	9104      	str	r1, [sp, #16]
 8009fb2:	a816      	add	r0, sp, #88	; 0x58
 8009fb4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009fb8:	9102      	str	r1, [sp, #8]
 8009fba:	9105      	str	r1, [sp, #20]
 8009fbc:	9306      	str	r3, [sp, #24]
 8009fbe:	f000 fd79 	bl	800aab4 <__retarget_lock_init_recursive>
 8009fc2:	462a      	mov	r2, r5
 8009fc4:	463b      	mov	r3, r7
 8009fc6:	4669      	mov	r1, sp
 8009fc8:	4630      	mov	r0, r6
 8009fca:	f7ff fb83 	bl	80096d4 <_vfiprintf_r>
 8009fce:	1e05      	subs	r5, r0, #0
 8009fd0:	db07      	blt.n	8009fe2 <__sbprintf+0x62>
 8009fd2:	4669      	mov	r1, sp
 8009fd4:	4630      	mov	r0, r6
 8009fd6:	f000 f955 	bl	800a284 <_fflush_r>
 8009fda:	2800      	cmp	r0, #0
 8009fdc:	bf18      	it	ne
 8009fde:	f04f 35ff 	movne.w	r5, #4294967295
 8009fe2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8009fe6:	9816      	ldr	r0, [sp, #88]	; 0x58
 8009fe8:	065b      	lsls	r3, r3, #25
 8009fea:	bf42      	ittt	mi
 8009fec:	89a3      	ldrhmi	r3, [r4, #12]
 8009fee:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8009ff2:	81a3      	strhmi	r3, [r4, #12]
 8009ff4:	f000 fd5f 	bl	800aab6 <__retarget_lock_close_recursive>
 8009ff8:	4628      	mov	r0, r5
 8009ffa:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8009ffe:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a000 <_vsnprintf_r>:
 800a000:	b530      	push	{r4, r5, lr}
 800a002:	1e14      	subs	r4, r2, #0
 800a004:	4605      	mov	r5, r0
 800a006:	b09b      	sub	sp, #108	; 0x6c
 800a008:	4618      	mov	r0, r3
 800a00a:	da05      	bge.n	800a018 <_vsnprintf_r+0x18>
 800a00c:	238b      	movs	r3, #139	; 0x8b
 800a00e:	602b      	str	r3, [r5, #0]
 800a010:	f04f 30ff 	mov.w	r0, #4294967295
 800a014:	b01b      	add	sp, #108	; 0x6c
 800a016:	bd30      	pop	{r4, r5, pc}
 800a018:	f44f 7302 	mov.w	r3, #520	; 0x208
 800a01c:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a020:	bf14      	ite	ne
 800a022:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a026:	4623      	moveq	r3, r4
 800a028:	9302      	str	r3, [sp, #8]
 800a02a:	9305      	str	r3, [sp, #20]
 800a02c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a030:	9100      	str	r1, [sp, #0]
 800a032:	9104      	str	r1, [sp, #16]
 800a034:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a038:	4602      	mov	r2, r0
 800a03a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a03c:	4669      	mov	r1, sp
 800a03e:	4628      	mov	r0, r5
 800a040:	f000 ffde 	bl	800b000 <_svfprintf_r>
 800a044:	1c43      	adds	r3, r0, #1
 800a046:	bfbc      	itt	lt
 800a048:	238b      	movlt	r3, #139	; 0x8b
 800a04a:	602b      	strlt	r3, [r5, #0]
 800a04c:	2c00      	cmp	r4, #0
 800a04e:	d0e1      	beq.n	800a014 <_vsnprintf_r+0x14>
 800a050:	9b00      	ldr	r3, [sp, #0]
 800a052:	2200      	movs	r2, #0
 800a054:	701a      	strb	r2, [r3, #0]
 800a056:	e7dd      	b.n	800a014 <_vsnprintf_r+0x14>

0800a058 <vsnprintf>:
 800a058:	b507      	push	{r0, r1, r2, lr}
 800a05a:	9300      	str	r3, [sp, #0]
 800a05c:	4613      	mov	r3, r2
 800a05e:	460a      	mov	r2, r1
 800a060:	4601      	mov	r1, r0
 800a062:	4803      	ldr	r0, [pc, #12]	; (800a070 <vsnprintf+0x18>)
 800a064:	6800      	ldr	r0, [r0, #0]
 800a066:	f7ff ffcb 	bl	800a000 <_vsnprintf_r>
 800a06a:	b003      	add	sp, #12
 800a06c:	f85d fb04 	ldr.w	pc, [sp], #4
 800a070:	20000014 	.word	0x20000014

0800a074 <__swsetup_r>:
 800a074:	4b32      	ldr	r3, [pc, #200]	; (800a140 <__swsetup_r+0xcc>)
 800a076:	b570      	push	{r4, r5, r6, lr}
 800a078:	681d      	ldr	r5, [r3, #0]
 800a07a:	4606      	mov	r6, r0
 800a07c:	460c      	mov	r4, r1
 800a07e:	b125      	cbz	r5, 800a08a <__swsetup_r+0x16>
 800a080:	69ab      	ldr	r3, [r5, #24]
 800a082:	b913      	cbnz	r3, 800a08a <__swsetup_r+0x16>
 800a084:	4628      	mov	r0, r5
 800a086:	f000 f991 	bl	800a3ac <__sinit>
 800a08a:	4b2e      	ldr	r3, [pc, #184]	; (800a144 <__swsetup_r+0xd0>)
 800a08c:	429c      	cmp	r4, r3
 800a08e:	d10f      	bne.n	800a0b0 <__swsetup_r+0x3c>
 800a090:	686c      	ldr	r4, [r5, #4]
 800a092:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a096:	b29a      	uxth	r2, r3
 800a098:	0715      	lsls	r5, r2, #28
 800a09a:	d42c      	bmi.n	800a0f6 <__swsetup_r+0x82>
 800a09c:	06d0      	lsls	r0, r2, #27
 800a09e:	d411      	bmi.n	800a0c4 <__swsetup_r+0x50>
 800a0a0:	2209      	movs	r2, #9
 800a0a2:	6032      	str	r2, [r6, #0]
 800a0a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a0a8:	81a3      	strh	r3, [r4, #12]
 800a0aa:	f04f 30ff 	mov.w	r0, #4294967295
 800a0ae:	bd70      	pop	{r4, r5, r6, pc}
 800a0b0:	4b25      	ldr	r3, [pc, #148]	; (800a148 <__swsetup_r+0xd4>)
 800a0b2:	429c      	cmp	r4, r3
 800a0b4:	d101      	bne.n	800a0ba <__swsetup_r+0x46>
 800a0b6:	68ac      	ldr	r4, [r5, #8]
 800a0b8:	e7eb      	b.n	800a092 <__swsetup_r+0x1e>
 800a0ba:	4b24      	ldr	r3, [pc, #144]	; (800a14c <__swsetup_r+0xd8>)
 800a0bc:	429c      	cmp	r4, r3
 800a0be:	bf08      	it	eq
 800a0c0:	68ec      	ldreq	r4, [r5, #12]
 800a0c2:	e7e6      	b.n	800a092 <__swsetup_r+0x1e>
 800a0c4:	0751      	lsls	r1, r2, #29
 800a0c6:	d512      	bpl.n	800a0ee <__swsetup_r+0x7a>
 800a0c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a0ca:	b141      	cbz	r1, 800a0de <__swsetup_r+0x6a>
 800a0cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a0d0:	4299      	cmp	r1, r3
 800a0d2:	d002      	beq.n	800a0da <__swsetup_r+0x66>
 800a0d4:	4630      	mov	r0, r6
 800a0d6:	f000 faa9 	bl	800a62c <_free_r>
 800a0da:	2300      	movs	r3, #0
 800a0dc:	6363      	str	r3, [r4, #52]	; 0x34
 800a0de:	89a3      	ldrh	r3, [r4, #12]
 800a0e0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a0e4:	81a3      	strh	r3, [r4, #12]
 800a0e6:	2300      	movs	r3, #0
 800a0e8:	6063      	str	r3, [r4, #4]
 800a0ea:	6923      	ldr	r3, [r4, #16]
 800a0ec:	6023      	str	r3, [r4, #0]
 800a0ee:	89a3      	ldrh	r3, [r4, #12]
 800a0f0:	f043 0308 	orr.w	r3, r3, #8
 800a0f4:	81a3      	strh	r3, [r4, #12]
 800a0f6:	6923      	ldr	r3, [r4, #16]
 800a0f8:	b94b      	cbnz	r3, 800a10e <__swsetup_r+0x9a>
 800a0fa:	89a3      	ldrh	r3, [r4, #12]
 800a0fc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a100:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a104:	d003      	beq.n	800a10e <__swsetup_r+0x9a>
 800a106:	4621      	mov	r1, r4
 800a108:	4630      	mov	r0, r6
 800a10a:	f000 fd03 	bl	800ab14 <__smakebuf_r>
 800a10e:	89a2      	ldrh	r2, [r4, #12]
 800a110:	f012 0301 	ands.w	r3, r2, #1
 800a114:	d00c      	beq.n	800a130 <__swsetup_r+0xbc>
 800a116:	2300      	movs	r3, #0
 800a118:	60a3      	str	r3, [r4, #8]
 800a11a:	6963      	ldr	r3, [r4, #20]
 800a11c:	425b      	negs	r3, r3
 800a11e:	61a3      	str	r3, [r4, #24]
 800a120:	6923      	ldr	r3, [r4, #16]
 800a122:	b953      	cbnz	r3, 800a13a <__swsetup_r+0xc6>
 800a124:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a128:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800a12c:	d1ba      	bne.n	800a0a4 <__swsetup_r+0x30>
 800a12e:	bd70      	pop	{r4, r5, r6, pc}
 800a130:	0792      	lsls	r2, r2, #30
 800a132:	bf58      	it	pl
 800a134:	6963      	ldrpl	r3, [r4, #20]
 800a136:	60a3      	str	r3, [r4, #8]
 800a138:	e7f2      	b.n	800a120 <__swsetup_r+0xac>
 800a13a:	2000      	movs	r0, #0
 800a13c:	e7f7      	b.n	800a12e <__swsetup_r+0xba>
 800a13e:	bf00      	nop
 800a140:	20000014 	.word	0x20000014
 800a144:	0800d8cc 	.word	0x0800d8cc
 800a148:	0800d8ec 	.word	0x0800d8ec
 800a14c:	0800d8ac 	.word	0x0800d8ac

0800a150 <abort>:
 800a150:	b508      	push	{r3, lr}
 800a152:	2006      	movs	r0, #6
 800a154:	f000 fef2 	bl	800af3c <raise>
 800a158:	2001      	movs	r0, #1
 800a15a:	f7fe ff1b 	bl	8008f94 <_exit>
	...

0800a160 <__sflush_r>:
 800a160:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a164:	b293      	uxth	r3, r2
 800a166:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a16a:	4605      	mov	r5, r0
 800a16c:	0718      	lsls	r0, r3, #28
 800a16e:	460c      	mov	r4, r1
 800a170:	d461      	bmi.n	800a236 <__sflush_r+0xd6>
 800a172:	684b      	ldr	r3, [r1, #4]
 800a174:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a178:	2b00      	cmp	r3, #0
 800a17a:	818a      	strh	r2, [r1, #12]
 800a17c:	dc05      	bgt.n	800a18a <__sflush_r+0x2a>
 800a17e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a180:	2b00      	cmp	r3, #0
 800a182:	dc02      	bgt.n	800a18a <__sflush_r+0x2a>
 800a184:	2000      	movs	r0, #0
 800a186:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a18a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a18c:	2e00      	cmp	r6, #0
 800a18e:	d0f9      	beq.n	800a184 <__sflush_r+0x24>
 800a190:	2300      	movs	r3, #0
 800a192:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a196:	682f      	ldr	r7, [r5, #0]
 800a198:	602b      	str	r3, [r5, #0]
 800a19a:	d037      	beq.n	800a20c <__sflush_r+0xac>
 800a19c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a19e:	89a3      	ldrh	r3, [r4, #12]
 800a1a0:	075a      	lsls	r2, r3, #29
 800a1a2:	d505      	bpl.n	800a1b0 <__sflush_r+0x50>
 800a1a4:	6863      	ldr	r3, [r4, #4]
 800a1a6:	1ac0      	subs	r0, r0, r3
 800a1a8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a1aa:	b10b      	cbz	r3, 800a1b0 <__sflush_r+0x50>
 800a1ac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a1ae:	1ac0      	subs	r0, r0, r3
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	4602      	mov	r2, r0
 800a1b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a1b6:	6a21      	ldr	r1, [r4, #32]
 800a1b8:	4628      	mov	r0, r5
 800a1ba:	47b0      	blx	r6
 800a1bc:	1c43      	adds	r3, r0, #1
 800a1be:	89a3      	ldrh	r3, [r4, #12]
 800a1c0:	d106      	bne.n	800a1d0 <__sflush_r+0x70>
 800a1c2:	6829      	ldr	r1, [r5, #0]
 800a1c4:	291d      	cmp	r1, #29
 800a1c6:	d84f      	bhi.n	800a268 <__sflush_r+0x108>
 800a1c8:	4a2d      	ldr	r2, [pc, #180]	; (800a280 <__sflush_r+0x120>)
 800a1ca:	40ca      	lsrs	r2, r1
 800a1cc:	07d6      	lsls	r6, r2, #31
 800a1ce:	d54b      	bpl.n	800a268 <__sflush_r+0x108>
 800a1d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a1d4:	b21b      	sxth	r3, r3
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	6062      	str	r2, [r4, #4]
 800a1da:	04d9      	lsls	r1, r3, #19
 800a1dc:	6922      	ldr	r2, [r4, #16]
 800a1de:	81a3      	strh	r3, [r4, #12]
 800a1e0:	6022      	str	r2, [r4, #0]
 800a1e2:	d504      	bpl.n	800a1ee <__sflush_r+0x8e>
 800a1e4:	1c42      	adds	r2, r0, #1
 800a1e6:	d101      	bne.n	800a1ec <__sflush_r+0x8c>
 800a1e8:	682b      	ldr	r3, [r5, #0]
 800a1ea:	b903      	cbnz	r3, 800a1ee <__sflush_r+0x8e>
 800a1ec:	6560      	str	r0, [r4, #84]	; 0x54
 800a1ee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a1f0:	602f      	str	r7, [r5, #0]
 800a1f2:	2900      	cmp	r1, #0
 800a1f4:	d0c6      	beq.n	800a184 <__sflush_r+0x24>
 800a1f6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a1fa:	4299      	cmp	r1, r3
 800a1fc:	d002      	beq.n	800a204 <__sflush_r+0xa4>
 800a1fe:	4628      	mov	r0, r5
 800a200:	f000 fa14 	bl	800a62c <_free_r>
 800a204:	2000      	movs	r0, #0
 800a206:	6360      	str	r0, [r4, #52]	; 0x34
 800a208:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a20c:	6a21      	ldr	r1, [r4, #32]
 800a20e:	2301      	movs	r3, #1
 800a210:	4628      	mov	r0, r5
 800a212:	47b0      	blx	r6
 800a214:	1c41      	adds	r1, r0, #1
 800a216:	d1c2      	bne.n	800a19e <__sflush_r+0x3e>
 800a218:	682b      	ldr	r3, [r5, #0]
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d0bf      	beq.n	800a19e <__sflush_r+0x3e>
 800a21e:	2b1d      	cmp	r3, #29
 800a220:	d001      	beq.n	800a226 <__sflush_r+0xc6>
 800a222:	2b16      	cmp	r3, #22
 800a224:	d101      	bne.n	800a22a <__sflush_r+0xca>
 800a226:	602f      	str	r7, [r5, #0]
 800a228:	e7ac      	b.n	800a184 <__sflush_r+0x24>
 800a22a:	89a3      	ldrh	r3, [r4, #12]
 800a22c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a230:	81a3      	strh	r3, [r4, #12]
 800a232:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a236:	690f      	ldr	r7, [r1, #16]
 800a238:	2f00      	cmp	r7, #0
 800a23a:	d0a3      	beq.n	800a184 <__sflush_r+0x24>
 800a23c:	079b      	lsls	r3, r3, #30
 800a23e:	680e      	ldr	r6, [r1, #0]
 800a240:	bf08      	it	eq
 800a242:	694b      	ldreq	r3, [r1, #20]
 800a244:	600f      	str	r7, [r1, #0]
 800a246:	bf18      	it	ne
 800a248:	2300      	movne	r3, #0
 800a24a:	eba6 0807 	sub.w	r8, r6, r7
 800a24e:	608b      	str	r3, [r1, #8]
 800a250:	f1b8 0f00 	cmp.w	r8, #0
 800a254:	dd96      	ble.n	800a184 <__sflush_r+0x24>
 800a256:	4643      	mov	r3, r8
 800a258:	463a      	mov	r2, r7
 800a25a:	6a21      	ldr	r1, [r4, #32]
 800a25c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a25e:	4628      	mov	r0, r5
 800a260:	47b0      	blx	r6
 800a262:	2800      	cmp	r0, #0
 800a264:	dc07      	bgt.n	800a276 <__sflush_r+0x116>
 800a266:	89a3      	ldrh	r3, [r4, #12]
 800a268:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a26c:	81a3      	strh	r3, [r4, #12]
 800a26e:	f04f 30ff 	mov.w	r0, #4294967295
 800a272:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a276:	4407      	add	r7, r0
 800a278:	eba8 0800 	sub.w	r8, r8, r0
 800a27c:	e7e8      	b.n	800a250 <__sflush_r+0xf0>
 800a27e:	bf00      	nop
 800a280:	20400001 	.word	0x20400001

0800a284 <_fflush_r>:
 800a284:	b538      	push	{r3, r4, r5, lr}
 800a286:	690b      	ldr	r3, [r1, #16]
 800a288:	4605      	mov	r5, r0
 800a28a:	460c      	mov	r4, r1
 800a28c:	b913      	cbnz	r3, 800a294 <_fflush_r+0x10>
 800a28e:	2500      	movs	r5, #0
 800a290:	4628      	mov	r0, r5
 800a292:	bd38      	pop	{r3, r4, r5, pc}
 800a294:	b118      	cbz	r0, 800a29e <_fflush_r+0x1a>
 800a296:	6983      	ldr	r3, [r0, #24]
 800a298:	b90b      	cbnz	r3, 800a29e <_fflush_r+0x1a>
 800a29a:	f000 f887 	bl	800a3ac <__sinit>
 800a29e:	4b14      	ldr	r3, [pc, #80]	; (800a2f0 <_fflush_r+0x6c>)
 800a2a0:	429c      	cmp	r4, r3
 800a2a2:	d11b      	bne.n	800a2dc <_fflush_r+0x58>
 800a2a4:	686c      	ldr	r4, [r5, #4]
 800a2a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d0ef      	beq.n	800a28e <_fflush_r+0xa>
 800a2ae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a2b0:	07d0      	lsls	r0, r2, #31
 800a2b2:	d404      	bmi.n	800a2be <_fflush_r+0x3a>
 800a2b4:	0599      	lsls	r1, r3, #22
 800a2b6:	d402      	bmi.n	800a2be <_fflush_r+0x3a>
 800a2b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a2ba:	f000 fbfd 	bl	800aab8 <__retarget_lock_acquire_recursive>
 800a2be:	4628      	mov	r0, r5
 800a2c0:	4621      	mov	r1, r4
 800a2c2:	f7ff ff4d 	bl	800a160 <__sflush_r>
 800a2c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a2c8:	07da      	lsls	r2, r3, #31
 800a2ca:	4605      	mov	r5, r0
 800a2cc:	d4e0      	bmi.n	800a290 <_fflush_r+0xc>
 800a2ce:	89a3      	ldrh	r3, [r4, #12]
 800a2d0:	059b      	lsls	r3, r3, #22
 800a2d2:	d4dd      	bmi.n	800a290 <_fflush_r+0xc>
 800a2d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a2d6:	f000 fbf0 	bl	800aaba <__retarget_lock_release_recursive>
 800a2da:	e7d9      	b.n	800a290 <_fflush_r+0xc>
 800a2dc:	4b05      	ldr	r3, [pc, #20]	; (800a2f4 <_fflush_r+0x70>)
 800a2de:	429c      	cmp	r4, r3
 800a2e0:	d101      	bne.n	800a2e6 <_fflush_r+0x62>
 800a2e2:	68ac      	ldr	r4, [r5, #8]
 800a2e4:	e7df      	b.n	800a2a6 <_fflush_r+0x22>
 800a2e6:	4b04      	ldr	r3, [pc, #16]	; (800a2f8 <_fflush_r+0x74>)
 800a2e8:	429c      	cmp	r4, r3
 800a2ea:	bf08      	it	eq
 800a2ec:	68ec      	ldreq	r4, [r5, #12]
 800a2ee:	e7da      	b.n	800a2a6 <_fflush_r+0x22>
 800a2f0:	0800d8cc 	.word	0x0800d8cc
 800a2f4:	0800d8ec 	.word	0x0800d8ec
 800a2f8:	0800d8ac 	.word	0x0800d8ac

0800a2fc <_cleanup_r>:
 800a2fc:	4901      	ldr	r1, [pc, #4]	; (800a304 <_cleanup_r+0x8>)
 800a2fe:	f000 bb9f 	b.w	800aa40 <_fwalk_reent>
 800a302:	bf00      	nop
 800a304:	0800cdcd 	.word	0x0800cdcd

0800a308 <std.isra.0>:
 800a308:	2300      	movs	r3, #0
 800a30a:	b510      	push	{r4, lr}
 800a30c:	4604      	mov	r4, r0
 800a30e:	6003      	str	r3, [r0, #0]
 800a310:	6043      	str	r3, [r0, #4]
 800a312:	6083      	str	r3, [r0, #8]
 800a314:	8181      	strh	r1, [r0, #12]
 800a316:	6643      	str	r3, [r0, #100]	; 0x64
 800a318:	81c2      	strh	r2, [r0, #14]
 800a31a:	6103      	str	r3, [r0, #16]
 800a31c:	6143      	str	r3, [r0, #20]
 800a31e:	6183      	str	r3, [r0, #24]
 800a320:	4619      	mov	r1, r3
 800a322:	2208      	movs	r2, #8
 800a324:	305c      	adds	r0, #92	; 0x5c
 800a326:	f7ff f96c 	bl	8009602 <memset>
 800a32a:	4b05      	ldr	r3, [pc, #20]	; (800a340 <std.isra.0+0x38>)
 800a32c:	6263      	str	r3, [r4, #36]	; 0x24
 800a32e:	4b05      	ldr	r3, [pc, #20]	; (800a344 <std.isra.0+0x3c>)
 800a330:	62a3      	str	r3, [r4, #40]	; 0x28
 800a332:	4b05      	ldr	r3, [pc, #20]	; (800a348 <std.isra.0+0x40>)
 800a334:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a336:	4b05      	ldr	r3, [pc, #20]	; (800a34c <std.isra.0+0x44>)
 800a338:	6224      	str	r4, [r4, #32]
 800a33a:	6323      	str	r3, [r4, #48]	; 0x30
 800a33c:	bd10      	pop	{r4, pc}
 800a33e:	bf00      	nop
 800a340:	0800af75 	.word	0x0800af75
 800a344:	0800af97 	.word	0x0800af97
 800a348:	0800afcf 	.word	0x0800afcf
 800a34c:	0800aff3 	.word	0x0800aff3

0800a350 <__sfmoreglue>:
 800a350:	b570      	push	{r4, r5, r6, lr}
 800a352:	1e4a      	subs	r2, r1, #1
 800a354:	2568      	movs	r5, #104	; 0x68
 800a356:	4355      	muls	r5, r2
 800a358:	460e      	mov	r6, r1
 800a35a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a35e:	f7fe ff37 	bl	80091d0 <_malloc_r>
 800a362:	4604      	mov	r4, r0
 800a364:	b140      	cbz	r0, 800a378 <__sfmoreglue+0x28>
 800a366:	2100      	movs	r1, #0
 800a368:	e880 0042 	stmia.w	r0, {r1, r6}
 800a36c:	300c      	adds	r0, #12
 800a36e:	60a0      	str	r0, [r4, #8]
 800a370:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a374:	f7ff f945 	bl	8009602 <memset>
 800a378:	4620      	mov	r0, r4
 800a37a:	bd70      	pop	{r4, r5, r6, pc}

0800a37c <__sfp_lock_acquire>:
 800a37c:	4801      	ldr	r0, [pc, #4]	; (800a384 <__sfp_lock_acquire+0x8>)
 800a37e:	f000 bb9b 	b.w	800aab8 <__retarget_lock_acquire_recursive>
 800a382:	bf00      	nop
 800a384:	20001068 	.word	0x20001068

0800a388 <__sfp_lock_release>:
 800a388:	4801      	ldr	r0, [pc, #4]	; (800a390 <__sfp_lock_release+0x8>)
 800a38a:	f000 bb96 	b.w	800aaba <__retarget_lock_release_recursive>
 800a38e:	bf00      	nop
 800a390:	20001068 	.word	0x20001068

0800a394 <__sinit_lock_acquire>:
 800a394:	4801      	ldr	r0, [pc, #4]	; (800a39c <__sinit_lock_acquire+0x8>)
 800a396:	f000 bb8f 	b.w	800aab8 <__retarget_lock_acquire_recursive>
 800a39a:	bf00      	nop
 800a39c:	20001063 	.word	0x20001063

0800a3a0 <__sinit_lock_release>:
 800a3a0:	4801      	ldr	r0, [pc, #4]	; (800a3a8 <__sinit_lock_release+0x8>)
 800a3a2:	f000 bb8a 	b.w	800aaba <__retarget_lock_release_recursive>
 800a3a6:	bf00      	nop
 800a3a8:	20001063 	.word	0x20001063

0800a3ac <__sinit>:
 800a3ac:	b510      	push	{r4, lr}
 800a3ae:	4604      	mov	r4, r0
 800a3b0:	f7ff fff0 	bl	800a394 <__sinit_lock_acquire>
 800a3b4:	69a3      	ldr	r3, [r4, #24]
 800a3b6:	b11b      	cbz	r3, 800a3c0 <__sinit+0x14>
 800a3b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a3bc:	f7ff bff0 	b.w	800a3a0 <__sinit_lock_release>
 800a3c0:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 800a3c4:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 800a3c8:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 800a3cc:	4b12      	ldr	r3, [pc, #72]	; (800a418 <__sinit+0x6c>)
 800a3ce:	4a13      	ldr	r2, [pc, #76]	; (800a41c <__sinit+0x70>)
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	62a2      	str	r2, [r4, #40]	; 0x28
 800a3d4:	429c      	cmp	r4, r3
 800a3d6:	bf04      	itt	eq
 800a3d8:	2301      	moveq	r3, #1
 800a3da:	61a3      	streq	r3, [r4, #24]
 800a3dc:	4620      	mov	r0, r4
 800a3de:	f000 f81f 	bl	800a420 <__sfp>
 800a3e2:	6060      	str	r0, [r4, #4]
 800a3e4:	4620      	mov	r0, r4
 800a3e6:	f000 f81b 	bl	800a420 <__sfp>
 800a3ea:	60a0      	str	r0, [r4, #8]
 800a3ec:	4620      	mov	r0, r4
 800a3ee:	f000 f817 	bl	800a420 <__sfp>
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	60e0      	str	r0, [r4, #12]
 800a3f6:	2104      	movs	r1, #4
 800a3f8:	6860      	ldr	r0, [r4, #4]
 800a3fa:	f7ff ff85 	bl	800a308 <std.isra.0>
 800a3fe:	2201      	movs	r2, #1
 800a400:	2109      	movs	r1, #9
 800a402:	68a0      	ldr	r0, [r4, #8]
 800a404:	f7ff ff80 	bl	800a308 <std.isra.0>
 800a408:	2202      	movs	r2, #2
 800a40a:	2112      	movs	r1, #18
 800a40c:	68e0      	ldr	r0, [r4, #12]
 800a40e:	f7ff ff7b 	bl	800a308 <std.isra.0>
 800a412:	2301      	movs	r3, #1
 800a414:	61a3      	str	r3, [r4, #24]
 800a416:	e7cf      	b.n	800a3b8 <__sinit+0xc>
 800a418:	0800d864 	.word	0x0800d864
 800a41c:	0800a2fd 	.word	0x0800a2fd

0800a420 <__sfp>:
 800a420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a422:	4607      	mov	r7, r0
 800a424:	f7ff ffaa 	bl	800a37c <__sfp_lock_acquire>
 800a428:	4b1f      	ldr	r3, [pc, #124]	; (800a4a8 <__sfp+0x88>)
 800a42a:	681e      	ldr	r6, [r3, #0]
 800a42c:	69b3      	ldr	r3, [r6, #24]
 800a42e:	b913      	cbnz	r3, 800a436 <__sfp+0x16>
 800a430:	4630      	mov	r0, r6
 800a432:	f7ff ffbb 	bl	800a3ac <__sinit>
 800a436:	36d8      	adds	r6, #216	; 0xd8
 800a438:	68b4      	ldr	r4, [r6, #8]
 800a43a:	6873      	ldr	r3, [r6, #4]
 800a43c:	3b01      	subs	r3, #1
 800a43e:	d503      	bpl.n	800a448 <__sfp+0x28>
 800a440:	6833      	ldr	r3, [r6, #0]
 800a442:	b133      	cbz	r3, 800a452 <__sfp+0x32>
 800a444:	6836      	ldr	r6, [r6, #0]
 800a446:	e7f7      	b.n	800a438 <__sfp+0x18>
 800a448:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a44c:	b17d      	cbz	r5, 800a46e <__sfp+0x4e>
 800a44e:	3468      	adds	r4, #104	; 0x68
 800a450:	e7f4      	b.n	800a43c <__sfp+0x1c>
 800a452:	2104      	movs	r1, #4
 800a454:	4638      	mov	r0, r7
 800a456:	f7ff ff7b 	bl	800a350 <__sfmoreglue>
 800a45a:	4604      	mov	r4, r0
 800a45c:	6030      	str	r0, [r6, #0]
 800a45e:	2800      	cmp	r0, #0
 800a460:	d1f0      	bne.n	800a444 <__sfp+0x24>
 800a462:	f7ff ff91 	bl	800a388 <__sfp_lock_release>
 800a466:	230c      	movs	r3, #12
 800a468:	603b      	str	r3, [r7, #0]
 800a46a:	4620      	mov	r0, r4
 800a46c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a46e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a472:	81e3      	strh	r3, [r4, #14]
 800a474:	2301      	movs	r3, #1
 800a476:	81a3      	strh	r3, [r4, #12]
 800a478:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a47c:	6665      	str	r5, [r4, #100]	; 0x64
 800a47e:	f000 fb19 	bl	800aab4 <__retarget_lock_init_recursive>
 800a482:	f7ff ff81 	bl	800a388 <__sfp_lock_release>
 800a486:	6025      	str	r5, [r4, #0]
 800a488:	60a5      	str	r5, [r4, #8]
 800a48a:	6065      	str	r5, [r4, #4]
 800a48c:	6125      	str	r5, [r4, #16]
 800a48e:	6165      	str	r5, [r4, #20]
 800a490:	61a5      	str	r5, [r4, #24]
 800a492:	2208      	movs	r2, #8
 800a494:	4629      	mov	r1, r5
 800a496:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a49a:	f7ff f8b2 	bl	8009602 <memset>
 800a49e:	6365      	str	r5, [r4, #52]	; 0x34
 800a4a0:	63a5      	str	r5, [r4, #56]	; 0x38
 800a4a2:	64a5      	str	r5, [r4, #72]	; 0x48
 800a4a4:	64e5      	str	r5, [r4, #76]	; 0x4c
 800a4a6:	e7e0      	b.n	800a46a <__sfp+0x4a>
 800a4a8:	0800d864 	.word	0x0800d864

0800a4ac <__fputwc>:
 800a4ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a4b0:	4680      	mov	r8, r0
 800a4b2:	460e      	mov	r6, r1
 800a4b4:	4614      	mov	r4, r2
 800a4b6:	f000 fae1 	bl	800aa7c <__locale_mb_cur_max>
 800a4ba:	2801      	cmp	r0, #1
 800a4bc:	d11c      	bne.n	800a4f8 <__fputwc+0x4c>
 800a4be:	1e73      	subs	r3, r6, #1
 800a4c0:	2bfe      	cmp	r3, #254	; 0xfe
 800a4c2:	d819      	bhi.n	800a4f8 <__fputwc+0x4c>
 800a4c4:	f88d 6004 	strb.w	r6, [sp, #4]
 800a4c8:	4605      	mov	r5, r0
 800a4ca:	2700      	movs	r7, #0
 800a4cc:	f10d 0904 	add.w	r9, sp, #4
 800a4d0:	42af      	cmp	r7, r5
 800a4d2:	d020      	beq.n	800a516 <__fputwc+0x6a>
 800a4d4:	68a3      	ldr	r3, [r4, #8]
 800a4d6:	f817 1009 	ldrb.w	r1, [r7, r9]
 800a4da:	3b01      	subs	r3, #1
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	60a3      	str	r3, [r4, #8]
 800a4e0:	da04      	bge.n	800a4ec <__fputwc+0x40>
 800a4e2:	69a2      	ldr	r2, [r4, #24]
 800a4e4:	4293      	cmp	r3, r2
 800a4e6:	db1a      	blt.n	800a51e <__fputwc+0x72>
 800a4e8:	290a      	cmp	r1, #10
 800a4ea:	d018      	beq.n	800a51e <__fputwc+0x72>
 800a4ec:	6823      	ldr	r3, [r4, #0]
 800a4ee:	1c5a      	adds	r2, r3, #1
 800a4f0:	6022      	str	r2, [r4, #0]
 800a4f2:	7019      	strb	r1, [r3, #0]
 800a4f4:	3701      	adds	r7, #1
 800a4f6:	e7eb      	b.n	800a4d0 <__fputwc+0x24>
 800a4f8:	4632      	mov	r2, r6
 800a4fa:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 800a4fe:	a901      	add	r1, sp, #4
 800a500:	4640      	mov	r0, r8
 800a502:	f001 fdaf 	bl	800c064 <_wcrtomb_r>
 800a506:	1c42      	adds	r2, r0, #1
 800a508:	4605      	mov	r5, r0
 800a50a:	d1de      	bne.n	800a4ca <__fputwc+0x1e>
 800a50c:	89a3      	ldrh	r3, [r4, #12]
 800a50e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a512:	81a3      	strh	r3, [r4, #12]
 800a514:	4606      	mov	r6, r0
 800a516:	4630      	mov	r0, r6
 800a518:	b003      	add	sp, #12
 800a51a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a51e:	4622      	mov	r2, r4
 800a520:	4640      	mov	r0, r8
 800a522:	f001 fd41 	bl	800bfa8 <__swbuf_r>
 800a526:	1c43      	adds	r3, r0, #1
 800a528:	d1e4      	bne.n	800a4f4 <__fputwc+0x48>
 800a52a:	4606      	mov	r6, r0
 800a52c:	e7f3      	b.n	800a516 <__fputwc+0x6a>

0800a52e <_fputwc_r>:
 800a52e:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800a530:	07db      	lsls	r3, r3, #31
 800a532:	b570      	push	{r4, r5, r6, lr}
 800a534:	4605      	mov	r5, r0
 800a536:	460e      	mov	r6, r1
 800a538:	4614      	mov	r4, r2
 800a53a:	d405      	bmi.n	800a548 <_fputwc_r+0x1a>
 800a53c:	8993      	ldrh	r3, [r2, #12]
 800a53e:	0598      	lsls	r0, r3, #22
 800a540:	d402      	bmi.n	800a548 <_fputwc_r+0x1a>
 800a542:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800a544:	f000 fab8 	bl	800aab8 <__retarget_lock_acquire_recursive>
 800a548:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a54c:	0499      	lsls	r1, r3, #18
 800a54e:	d406      	bmi.n	800a55e <_fputwc_r+0x30>
 800a550:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a554:	81a3      	strh	r3, [r4, #12]
 800a556:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a558:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a55c:	6663      	str	r3, [r4, #100]	; 0x64
 800a55e:	4622      	mov	r2, r4
 800a560:	4628      	mov	r0, r5
 800a562:	4631      	mov	r1, r6
 800a564:	f7ff ffa2 	bl	800a4ac <__fputwc>
 800a568:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a56a:	07da      	lsls	r2, r3, #31
 800a56c:	4605      	mov	r5, r0
 800a56e:	d405      	bmi.n	800a57c <_fputwc_r+0x4e>
 800a570:	89a3      	ldrh	r3, [r4, #12]
 800a572:	059b      	lsls	r3, r3, #22
 800a574:	d402      	bmi.n	800a57c <_fputwc_r+0x4e>
 800a576:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a578:	f000 fa9f 	bl	800aaba <__retarget_lock_release_recursive>
 800a57c:	4628      	mov	r0, r5
 800a57e:	bd70      	pop	{r4, r5, r6, pc}

0800a580 <_malloc_trim_r>:
 800a580:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a584:	4f25      	ldr	r7, [pc, #148]	; (800a61c <_malloc_trim_r+0x9c>)
 800a586:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 800a628 <_malloc_trim_r+0xa8>
 800a58a:	4689      	mov	r9, r1
 800a58c:	4606      	mov	r6, r0
 800a58e:	f7fb f895 	bl	80056bc <__malloc_lock>
 800a592:	68bb      	ldr	r3, [r7, #8]
 800a594:	685d      	ldr	r5, [r3, #4]
 800a596:	f1a8 0411 	sub.w	r4, r8, #17
 800a59a:	f025 0503 	bic.w	r5, r5, #3
 800a59e:	eba4 0409 	sub.w	r4, r4, r9
 800a5a2:	442c      	add	r4, r5
 800a5a4:	fbb4 f4f8 	udiv	r4, r4, r8
 800a5a8:	3c01      	subs	r4, #1
 800a5aa:	fb08 f404 	mul.w	r4, r8, r4
 800a5ae:	4544      	cmp	r4, r8
 800a5b0:	da05      	bge.n	800a5be <_malloc_trim_r+0x3e>
 800a5b2:	4630      	mov	r0, r6
 800a5b4:	f7fb f8aa 	bl	800570c <__malloc_unlock>
 800a5b8:	2000      	movs	r0, #0
 800a5ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5be:	2100      	movs	r1, #0
 800a5c0:	4630      	mov	r0, r6
 800a5c2:	f7fb f81f 	bl	8005604 <_sbrk_r>
 800a5c6:	68bb      	ldr	r3, [r7, #8]
 800a5c8:	442b      	add	r3, r5
 800a5ca:	4298      	cmp	r0, r3
 800a5cc:	d1f1      	bne.n	800a5b2 <_malloc_trim_r+0x32>
 800a5ce:	4261      	negs	r1, r4
 800a5d0:	4630      	mov	r0, r6
 800a5d2:	f7fb f817 	bl	8005604 <_sbrk_r>
 800a5d6:	3001      	adds	r0, #1
 800a5d8:	d110      	bne.n	800a5fc <_malloc_trim_r+0x7c>
 800a5da:	2100      	movs	r1, #0
 800a5dc:	4630      	mov	r0, r6
 800a5de:	f7fb f811 	bl	8005604 <_sbrk_r>
 800a5e2:	68ba      	ldr	r2, [r7, #8]
 800a5e4:	1a83      	subs	r3, r0, r2
 800a5e6:	2b0f      	cmp	r3, #15
 800a5e8:	dde3      	ble.n	800a5b2 <_malloc_trim_r+0x32>
 800a5ea:	490d      	ldr	r1, [pc, #52]	; (800a620 <_malloc_trim_r+0xa0>)
 800a5ec:	6809      	ldr	r1, [r1, #0]
 800a5ee:	1a40      	subs	r0, r0, r1
 800a5f0:	490c      	ldr	r1, [pc, #48]	; (800a624 <_malloc_trim_r+0xa4>)
 800a5f2:	f043 0301 	orr.w	r3, r3, #1
 800a5f6:	6008      	str	r0, [r1, #0]
 800a5f8:	6053      	str	r3, [r2, #4]
 800a5fa:	e7da      	b.n	800a5b2 <_malloc_trim_r+0x32>
 800a5fc:	68bb      	ldr	r3, [r7, #8]
 800a5fe:	4a09      	ldr	r2, [pc, #36]	; (800a624 <_malloc_trim_r+0xa4>)
 800a600:	1b2d      	subs	r5, r5, r4
 800a602:	f045 0501 	orr.w	r5, r5, #1
 800a606:	605d      	str	r5, [r3, #4]
 800a608:	6813      	ldr	r3, [r2, #0]
 800a60a:	4630      	mov	r0, r6
 800a60c:	1b1c      	subs	r4, r3, r4
 800a60e:	6014      	str	r4, [r2, #0]
 800a610:	f7fb f87c 	bl	800570c <__malloc_unlock>
 800a614:	2001      	movs	r0, #1
 800a616:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a61a:	bf00      	nop
 800a61c:	20000108 	.word	0x20000108
 800a620:	20000510 	.word	0x20000510
 800a624:	20000b88 	.word	0x20000b88
 800a628:	00000080 	.word	0x00000080

0800a62c <_free_r>:
 800a62c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a630:	4604      	mov	r4, r0
 800a632:	4688      	mov	r8, r1
 800a634:	2900      	cmp	r1, #0
 800a636:	f000 80ab 	beq.w	800a790 <_free_r+0x164>
 800a63a:	f7fb f83f 	bl	80056bc <__malloc_lock>
 800a63e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800a642:	4d54      	ldr	r5, [pc, #336]	; (800a794 <_free_r+0x168>)
 800a644:	f022 0001 	bic.w	r0, r2, #1
 800a648:	f1a8 0308 	sub.w	r3, r8, #8
 800a64c:	181f      	adds	r7, r3, r0
 800a64e:	68a9      	ldr	r1, [r5, #8]
 800a650:	687e      	ldr	r6, [r7, #4]
 800a652:	428f      	cmp	r7, r1
 800a654:	f026 0603 	bic.w	r6, r6, #3
 800a658:	f002 0201 	and.w	r2, r2, #1
 800a65c:	d11b      	bne.n	800a696 <_free_r+0x6a>
 800a65e:	4430      	add	r0, r6
 800a660:	b93a      	cbnz	r2, 800a672 <_free_r+0x46>
 800a662:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800a666:	1a9b      	subs	r3, r3, r2
 800a668:	4410      	add	r0, r2
 800a66a:	6899      	ldr	r1, [r3, #8]
 800a66c:	68da      	ldr	r2, [r3, #12]
 800a66e:	60ca      	str	r2, [r1, #12]
 800a670:	6091      	str	r1, [r2, #8]
 800a672:	f040 0201 	orr.w	r2, r0, #1
 800a676:	605a      	str	r2, [r3, #4]
 800a678:	60ab      	str	r3, [r5, #8]
 800a67a:	4b47      	ldr	r3, [pc, #284]	; (800a798 <_free_r+0x16c>)
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	4298      	cmp	r0, r3
 800a680:	d304      	bcc.n	800a68c <_free_r+0x60>
 800a682:	4b46      	ldr	r3, [pc, #280]	; (800a79c <_free_r+0x170>)
 800a684:	4620      	mov	r0, r4
 800a686:	6819      	ldr	r1, [r3, #0]
 800a688:	f7ff ff7a 	bl	800a580 <_malloc_trim_r>
 800a68c:	4620      	mov	r0, r4
 800a68e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a692:	f7fb b83b 	b.w	800570c <__malloc_unlock>
 800a696:	607e      	str	r6, [r7, #4]
 800a698:	2a00      	cmp	r2, #0
 800a69a:	d139      	bne.n	800a710 <_free_r+0xe4>
 800a69c:	f858 1c08 	ldr.w	r1, [r8, #-8]
 800a6a0:	1a5b      	subs	r3, r3, r1
 800a6a2:	4408      	add	r0, r1
 800a6a4:	6899      	ldr	r1, [r3, #8]
 800a6a6:	f105 0e08 	add.w	lr, r5, #8
 800a6aa:	4571      	cmp	r1, lr
 800a6ac:	d032      	beq.n	800a714 <_free_r+0xe8>
 800a6ae:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800a6b2:	f8c1 e00c 	str.w	lr, [r1, #12]
 800a6b6:	f8ce 1008 	str.w	r1, [lr, #8]
 800a6ba:	19b9      	adds	r1, r7, r6
 800a6bc:	6849      	ldr	r1, [r1, #4]
 800a6be:	07c9      	lsls	r1, r1, #31
 800a6c0:	d40a      	bmi.n	800a6d8 <_free_r+0xac>
 800a6c2:	4430      	add	r0, r6
 800a6c4:	68b9      	ldr	r1, [r7, #8]
 800a6c6:	bb3a      	cbnz	r2, 800a718 <_free_r+0xec>
 800a6c8:	4e35      	ldr	r6, [pc, #212]	; (800a7a0 <_free_r+0x174>)
 800a6ca:	42b1      	cmp	r1, r6
 800a6cc:	d124      	bne.n	800a718 <_free_r+0xec>
 800a6ce:	616b      	str	r3, [r5, #20]
 800a6d0:	612b      	str	r3, [r5, #16]
 800a6d2:	2201      	movs	r2, #1
 800a6d4:	60d9      	str	r1, [r3, #12]
 800a6d6:	6099      	str	r1, [r3, #8]
 800a6d8:	f040 0101 	orr.w	r1, r0, #1
 800a6dc:	6059      	str	r1, [r3, #4]
 800a6de:	5018      	str	r0, [r3, r0]
 800a6e0:	2a00      	cmp	r2, #0
 800a6e2:	d1d3      	bne.n	800a68c <_free_r+0x60>
 800a6e4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800a6e8:	d21a      	bcs.n	800a720 <_free_r+0xf4>
 800a6ea:	08c0      	lsrs	r0, r0, #3
 800a6ec:	1081      	asrs	r1, r0, #2
 800a6ee:	2201      	movs	r2, #1
 800a6f0:	408a      	lsls	r2, r1
 800a6f2:	6869      	ldr	r1, [r5, #4]
 800a6f4:	3001      	adds	r0, #1
 800a6f6:	430a      	orrs	r2, r1
 800a6f8:	606a      	str	r2, [r5, #4]
 800a6fa:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800a6fe:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 800a702:	6099      	str	r1, [r3, #8]
 800a704:	3a08      	subs	r2, #8
 800a706:	60da      	str	r2, [r3, #12]
 800a708:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 800a70c:	60cb      	str	r3, [r1, #12]
 800a70e:	e7bd      	b.n	800a68c <_free_r+0x60>
 800a710:	2200      	movs	r2, #0
 800a712:	e7d2      	b.n	800a6ba <_free_r+0x8e>
 800a714:	2201      	movs	r2, #1
 800a716:	e7d0      	b.n	800a6ba <_free_r+0x8e>
 800a718:	68fe      	ldr	r6, [r7, #12]
 800a71a:	60ce      	str	r6, [r1, #12]
 800a71c:	60b1      	str	r1, [r6, #8]
 800a71e:	e7db      	b.n	800a6d8 <_free_r+0xac>
 800a720:	0a42      	lsrs	r2, r0, #9
 800a722:	2a04      	cmp	r2, #4
 800a724:	d813      	bhi.n	800a74e <_free_r+0x122>
 800a726:	0982      	lsrs	r2, r0, #6
 800a728:	3238      	adds	r2, #56	; 0x38
 800a72a:	1c51      	adds	r1, r2, #1
 800a72c:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800a730:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800a734:	428e      	cmp	r6, r1
 800a736:	d124      	bne.n	800a782 <_free_r+0x156>
 800a738:	2001      	movs	r0, #1
 800a73a:	1092      	asrs	r2, r2, #2
 800a73c:	fa00 f202 	lsl.w	r2, r0, r2
 800a740:	6868      	ldr	r0, [r5, #4]
 800a742:	4302      	orrs	r2, r0
 800a744:	606a      	str	r2, [r5, #4]
 800a746:	60de      	str	r6, [r3, #12]
 800a748:	6099      	str	r1, [r3, #8]
 800a74a:	60b3      	str	r3, [r6, #8]
 800a74c:	e7de      	b.n	800a70c <_free_r+0xe0>
 800a74e:	2a14      	cmp	r2, #20
 800a750:	d801      	bhi.n	800a756 <_free_r+0x12a>
 800a752:	325b      	adds	r2, #91	; 0x5b
 800a754:	e7e9      	b.n	800a72a <_free_r+0xfe>
 800a756:	2a54      	cmp	r2, #84	; 0x54
 800a758:	d802      	bhi.n	800a760 <_free_r+0x134>
 800a75a:	0b02      	lsrs	r2, r0, #12
 800a75c:	326e      	adds	r2, #110	; 0x6e
 800a75e:	e7e4      	b.n	800a72a <_free_r+0xfe>
 800a760:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800a764:	d802      	bhi.n	800a76c <_free_r+0x140>
 800a766:	0bc2      	lsrs	r2, r0, #15
 800a768:	3277      	adds	r2, #119	; 0x77
 800a76a:	e7de      	b.n	800a72a <_free_r+0xfe>
 800a76c:	f240 5154 	movw	r1, #1364	; 0x554
 800a770:	428a      	cmp	r2, r1
 800a772:	bf9a      	itte	ls
 800a774:	0c82      	lsrls	r2, r0, #18
 800a776:	327c      	addls	r2, #124	; 0x7c
 800a778:	227e      	movhi	r2, #126	; 0x7e
 800a77a:	e7d6      	b.n	800a72a <_free_r+0xfe>
 800a77c:	6889      	ldr	r1, [r1, #8]
 800a77e:	428e      	cmp	r6, r1
 800a780:	d004      	beq.n	800a78c <_free_r+0x160>
 800a782:	684a      	ldr	r2, [r1, #4]
 800a784:	f022 0203 	bic.w	r2, r2, #3
 800a788:	4290      	cmp	r0, r2
 800a78a:	d3f7      	bcc.n	800a77c <_free_r+0x150>
 800a78c:	68ce      	ldr	r6, [r1, #12]
 800a78e:	e7da      	b.n	800a746 <_free_r+0x11a>
 800a790:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a794:	20000108 	.word	0x20000108
 800a798:	20000514 	.word	0x20000514
 800a79c:	20000bb8 	.word	0x20000bb8
 800a7a0:	20000110 	.word	0x20000110

0800a7a4 <__sfvwrite_r>:
 800a7a4:	6893      	ldr	r3, [r2, #8]
 800a7a6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7aa:	4607      	mov	r7, r0
 800a7ac:	460c      	mov	r4, r1
 800a7ae:	4690      	mov	r8, r2
 800a7b0:	b91b      	cbnz	r3, 800a7ba <__sfvwrite_r+0x16>
 800a7b2:	2000      	movs	r0, #0
 800a7b4:	b003      	add	sp, #12
 800a7b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7ba:	898b      	ldrh	r3, [r1, #12]
 800a7bc:	0718      	lsls	r0, r3, #28
 800a7be:	d526      	bpl.n	800a80e <__sfvwrite_r+0x6a>
 800a7c0:	690b      	ldr	r3, [r1, #16]
 800a7c2:	b323      	cbz	r3, 800a80e <__sfvwrite_r+0x6a>
 800a7c4:	89a3      	ldrh	r3, [r4, #12]
 800a7c6:	f8d8 6000 	ldr.w	r6, [r8]
 800a7ca:	f013 0902 	ands.w	r9, r3, #2
 800a7ce:	d02d      	beq.n	800a82c <__sfvwrite_r+0x88>
 800a7d0:	f04f 0a00 	mov.w	sl, #0
 800a7d4:	f8df b264 	ldr.w	fp, [pc, #612]	; 800aa3c <__sfvwrite_r+0x298>
 800a7d8:	46d1      	mov	r9, sl
 800a7da:	f1b9 0f00 	cmp.w	r9, #0
 800a7de:	d01f      	beq.n	800a820 <__sfvwrite_r+0x7c>
 800a7e0:	45d9      	cmp	r9, fp
 800a7e2:	464b      	mov	r3, r9
 800a7e4:	4652      	mov	r2, sl
 800a7e6:	bf28      	it	cs
 800a7e8:	465b      	movcs	r3, fp
 800a7ea:	6a21      	ldr	r1, [r4, #32]
 800a7ec:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800a7ee:	4638      	mov	r0, r7
 800a7f0:	47a8      	blx	r5
 800a7f2:	2800      	cmp	r0, #0
 800a7f4:	f340 8089 	ble.w	800a90a <__sfvwrite_r+0x166>
 800a7f8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a7fc:	4482      	add	sl, r0
 800a7fe:	eba9 0900 	sub.w	r9, r9, r0
 800a802:	1a18      	subs	r0, r3, r0
 800a804:	f8c8 0008 	str.w	r0, [r8, #8]
 800a808:	2800      	cmp	r0, #0
 800a80a:	d1e6      	bne.n	800a7da <__sfvwrite_r+0x36>
 800a80c:	e7d1      	b.n	800a7b2 <__sfvwrite_r+0xe>
 800a80e:	4621      	mov	r1, r4
 800a810:	4638      	mov	r0, r7
 800a812:	f7ff fc2f 	bl	800a074 <__swsetup_r>
 800a816:	2800      	cmp	r0, #0
 800a818:	d0d4      	beq.n	800a7c4 <__sfvwrite_r+0x20>
 800a81a:	f04f 30ff 	mov.w	r0, #4294967295
 800a81e:	e7c9      	b.n	800a7b4 <__sfvwrite_r+0x10>
 800a820:	f8d6 a000 	ldr.w	sl, [r6]
 800a824:	f8d6 9004 	ldr.w	r9, [r6, #4]
 800a828:	3608      	adds	r6, #8
 800a82a:	e7d6      	b.n	800a7da <__sfvwrite_r+0x36>
 800a82c:	f013 0301 	ands.w	r3, r3, #1
 800a830:	d043      	beq.n	800a8ba <__sfvwrite_r+0x116>
 800a832:	4648      	mov	r0, r9
 800a834:	46ca      	mov	sl, r9
 800a836:	46cb      	mov	fp, r9
 800a838:	f1bb 0f00 	cmp.w	fp, #0
 800a83c:	f000 80d9 	beq.w	800a9f2 <__sfvwrite_r+0x24e>
 800a840:	b950      	cbnz	r0, 800a858 <__sfvwrite_r+0xb4>
 800a842:	465a      	mov	r2, fp
 800a844:	210a      	movs	r1, #10
 800a846:	4650      	mov	r0, sl
 800a848:	f7f5 fcc2 	bl	80001d0 <memchr>
 800a84c:	2800      	cmp	r0, #0
 800a84e:	f000 80d5 	beq.w	800a9fc <__sfvwrite_r+0x258>
 800a852:	3001      	adds	r0, #1
 800a854:	eba0 090a 	sub.w	r9, r0, sl
 800a858:	6820      	ldr	r0, [r4, #0]
 800a85a:	6921      	ldr	r1, [r4, #16]
 800a85c:	6962      	ldr	r2, [r4, #20]
 800a85e:	45d9      	cmp	r9, fp
 800a860:	464b      	mov	r3, r9
 800a862:	bf28      	it	cs
 800a864:	465b      	movcs	r3, fp
 800a866:	4288      	cmp	r0, r1
 800a868:	f240 80cb 	bls.w	800aa02 <__sfvwrite_r+0x25e>
 800a86c:	68a5      	ldr	r5, [r4, #8]
 800a86e:	4415      	add	r5, r2
 800a870:	42ab      	cmp	r3, r5
 800a872:	f340 80c6 	ble.w	800aa02 <__sfvwrite_r+0x25e>
 800a876:	4651      	mov	r1, sl
 800a878:	462a      	mov	r2, r5
 800a87a:	f000 f99d 	bl	800abb8 <memmove>
 800a87e:	6823      	ldr	r3, [r4, #0]
 800a880:	442b      	add	r3, r5
 800a882:	6023      	str	r3, [r4, #0]
 800a884:	4621      	mov	r1, r4
 800a886:	4638      	mov	r0, r7
 800a888:	f7ff fcfc 	bl	800a284 <_fflush_r>
 800a88c:	2800      	cmp	r0, #0
 800a88e:	d13c      	bne.n	800a90a <__sfvwrite_r+0x166>
 800a890:	ebb9 0905 	subs.w	r9, r9, r5
 800a894:	f040 80cf 	bne.w	800aa36 <__sfvwrite_r+0x292>
 800a898:	4621      	mov	r1, r4
 800a89a:	4638      	mov	r0, r7
 800a89c:	f7ff fcf2 	bl	800a284 <_fflush_r>
 800a8a0:	2800      	cmp	r0, #0
 800a8a2:	d132      	bne.n	800a90a <__sfvwrite_r+0x166>
 800a8a4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a8a8:	44aa      	add	sl, r5
 800a8aa:	ebab 0b05 	sub.w	fp, fp, r5
 800a8ae:	1b5d      	subs	r5, r3, r5
 800a8b0:	f8c8 5008 	str.w	r5, [r8, #8]
 800a8b4:	2d00      	cmp	r5, #0
 800a8b6:	d1bf      	bne.n	800a838 <__sfvwrite_r+0x94>
 800a8b8:	e77b      	b.n	800a7b2 <__sfvwrite_r+0xe>
 800a8ba:	4699      	mov	r9, r3
 800a8bc:	469a      	mov	sl, r3
 800a8be:	f1ba 0f00 	cmp.w	sl, #0
 800a8c2:	d027      	beq.n	800a914 <__sfvwrite_r+0x170>
 800a8c4:	89a2      	ldrh	r2, [r4, #12]
 800a8c6:	68a5      	ldr	r5, [r4, #8]
 800a8c8:	0591      	lsls	r1, r2, #22
 800a8ca:	d565      	bpl.n	800a998 <__sfvwrite_r+0x1f4>
 800a8cc:	45aa      	cmp	sl, r5
 800a8ce:	d33b      	bcc.n	800a948 <__sfvwrite_r+0x1a4>
 800a8d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a8d4:	d036      	beq.n	800a944 <__sfvwrite_r+0x1a0>
 800a8d6:	6921      	ldr	r1, [r4, #16]
 800a8d8:	6823      	ldr	r3, [r4, #0]
 800a8da:	1a5b      	subs	r3, r3, r1
 800a8dc:	9301      	str	r3, [sp, #4]
 800a8de:	6963      	ldr	r3, [r4, #20]
 800a8e0:	2002      	movs	r0, #2
 800a8e2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800a8e6:	fb93 fbf0 	sdiv	fp, r3, r0
 800a8ea:	9b01      	ldr	r3, [sp, #4]
 800a8ec:	1c58      	adds	r0, r3, #1
 800a8ee:	4450      	add	r0, sl
 800a8f0:	4583      	cmp	fp, r0
 800a8f2:	bf38      	it	cc
 800a8f4:	4683      	movcc	fp, r0
 800a8f6:	0553      	lsls	r3, r2, #21
 800a8f8:	d53e      	bpl.n	800a978 <__sfvwrite_r+0x1d4>
 800a8fa:	4659      	mov	r1, fp
 800a8fc:	4638      	mov	r0, r7
 800a8fe:	f7fe fc67 	bl	80091d0 <_malloc_r>
 800a902:	4605      	mov	r5, r0
 800a904:	b950      	cbnz	r0, 800a91c <__sfvwrite_r+0x178>
 800a906:	230c      	movs	r3, #12
 800a908:	603b      	str	r3, [r7, #0]
 800a90a:	89a3      	ldrh	r3, [r4, #12]
 800a90c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a910:	81a3      	strh	r3, [r4, #12]
 800a912:	e782      	b.n	800a81a <__sfvwrite_r+0x76>
 800a914:	e896 0600 	ldmia.w	r6, {r9, sl}
 800a918:	3608      	adds	r6, #8
 800a91a:	e7d0      	b.n	800a8be <__sfvwrite_r+0x11a>
 800a91c:	9a01      	ldr	r2, [sp, #4]
 800a91e:	6921      	ldr	r1, [r4, #16]
 800a920:	f7fe fe64 	bl	80095ec <memcpy>
 800a924:	89a2      	ldrh	r2, [r4, #12]
 800a926:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800a92a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a92e:	81a2      	strh	r2, [r4, #12]
 800a930:	9b01      	ldr	r3, [sp, #4]
 800a932:	6125      	str	r5, [r4, #16]
 800a934:	441d      	add	r5, r3
 800a936:	ebab 0303 	sub.w	r3, fp, r3
 800a93a:	6025      	str	r5, [r4, #0]
 800a93c:	f8c4 b014 	str.w	fp, [r4, #20]
 800a940:	4655      	mov	r5, sl
 800a942:	60a3      	str	r3, [r4, #8]
 800a944:	45aa      	cmp	sl, r5
 800a946:	d200      	bcs.n	800a94a <__sfvwrite_r+0x1a6>
 800a948:	4655      	mov	r5, sl
 800a94a:	462a      	mov	r2, r5
 800a94c:	4649      	mov	r1, r9
 800a94e:	6820      	ldr	r0, [r4, #0]
 800a950:	f000 f932 	bl	800abb8 <memmove>
 800a954:	68a3      	ldr	r3, [r4, #8]
 800a956:	1b5b      	subs	r3, r3, r5
 800a958:	60a3      	str	r3, [r4, #8]
 800a95a:	6823      	ldr	r3, [r4, #0]
 800a95c:	441d      	add	r5, r3
 800a95e:	6025      	str	r5, [r4, #0]
 800a960:	4655      	mov	r5, sl
 800a962:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a966:	44a9      	add	r9, r5
 800a968:	ebaa 0a05 	sub.w	sl, sl, r5
 800a96c:	1b5d      	subs	r5, r3, r5
 800a96e:	f8c8 5008 	str.w	r5, [r8, #8]
 800a972:	2d00      	cmp	r5, #0
 800a974:	d1a3      	bne.n	800a8be <__sfvwrite_r+0x11a>
 800a976:	e71c      	b.n	800a7b2 <__sfvwrite_r+0xe>
 800a978:	465a      	mov	r2, fp
 800a97a:	4638      	mov	r0, r7
 800a97c:	f000 f936 	bl	800abec <_realloc_r>
 800a980:	4605      	mov	r5, r0
 800a982:	2800      	cmp	r0, #0
 800a984:	d1d4      	bne.n	800a930 <__sfvwrite_r+0x18c>
 800a986:	6921      	ldr	r1, [r4, #16]
 800a988:	4638      	mov	r0, r7
 800a98a:	f7ff fe4f 	bl	800a62c <_free_r>
 800a98e:	89a3      	ldrh	r3, [r4, #12]
 800a990:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a994:	81a3      	strh	r3, [r4, #12]
 800a996:	e7b6      	b.n	800a906 <__sfvwrite_r+0x162>
 800a998:	6820      	ldr	r0, [r4, #0]
 800a99a:	6923      	ldr	r3, [r4, #16]
 800a99c:	4298      	cmp	r0, r3
 800a99e:	d802      	bhi.n	800a9a6 <__sfvwrite_r+0x202>
 800a9a0:	6962      	ldr	r2, [r4, #20]
 800a9a2:	4592      	cmp	sl, r2
 800a9a4:	d215      	bcs.n	800a9d2 <__sfvwrite_r+0x22e>
 800a9a6:	4555      	cmp	r5, sl
 800a9a8:	bf28      	it	cs
 800a9aa:	4655      	movcs	r5, sl
 800a9ac:	462a      	mov	r2, r5
 800a9ae:	4649      	mov	r1, r9
 800a9b0:	f000 f902 	bl	800abb8 <memmove>
 800a9b4:	68a3      	ldr	r3, [r4, #8]
 800a9b6:	6822      	ldr	r2, [r4, #0]
 800a9b8:	1b5b      	subs	r3, r3, r5
 800a9ba:	442a      	add	r2, r5
 800a9bc:	60a3      	str	r3, [r4, #8]
 800a9be:	6022      	str	r2, [r4, #0]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d1ce      	bne.n	800a962 <__sfvwrite_r+0x1be>
 800a9c4:	4621      	mov	r1, r4
 800a9c6:	4638      	mov	r0, r7
 800a9c8:	f7ff fc5c 	bl	800a284 <_fflush_r>
 800a9cc:	2800      	cmp	r0, #0
 800a9ce:	d0c8      	beq.n	800a962 <__sfvwrite_r+0x1be>
 800a9d0:	e79b      	b.n	800a90a <__sfvwrite_r+0x166>
 800a9d2:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800a9d6:	4553      	cmp	r3, sl
 800a9d8:	bf28      	it	cs
 800a9da:	4653      	movcs	r3, sl
 800a9dc:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800a9de:	fb93 f3f2 	sdiv	r3, r3, r2
 800a9e2:	6a21      	ldr	r1, [r4, #32]
 800a9e4:	4353      	muls	r3, r2
 800a9e6:	4638      	mov	r0, r7
 800a9e8:	464a      	mov	r2, r9
 800a9ea:	47a8      	blx	r5
 800a9ec:	1e05      	subs	r5, r0, #0
 800a9ee:	dcb8      	bgt.n	800a962 <__sfvwrite_r+0x1be>
 800a9f0:	e78b      	b.n	800a90a <__sfvwrite_r+0x166>
 800a9f2:	e896 0c00 	ldmia.w	r6, {sl, fp}
 800a9f6:	2000      	movs	r0, #0
 800a9f8:	3608      	adds	r6, #8
 800a9fa:	e71d      	b.n	800a838 <__sfvwrite_r+0x94>
 800a9fc:	f10b 0901 	add.w	r9, fp, #1
 800aa00:	e72a      	b.n	800a858 <__sfvwrite_r+0xb4>
 800aa02:	4293      	cmp	r3, r2
 800aa04:	db09      	blt.n	800aa1a <__sfvwrite_r+0x276>
 800aa06:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800aa08:	6a21      	ldr	r1, [r4, #32]
 800aa0a:	4613      	mov	r3, r2
 800aa0c:	4638      	mov	r0, r7
 800aa0e:	4652      	mov	r2, sl
 800aa10:	47a8      	blx	r5
 800aa12:	1e05      	subs	r5, r0, #0
 800aa14:	f73f af3c 	bgt.w	800a890 <__sfvwrite_r+0xec>
 800aa18:	e777      	b.n	800a90a <__sfvwrite_r+0x166>
 800aa1a:	461a      	mov	r2, r3
 800aa1c:	4651      	mov	r1, sl
 800aa1e:	9301      	str	r3, [sp, #4]
 800aa20:	f000 f8ca 	bl	800abb8 <memmove>
 800aa24:	9b01      	ldr	r3, [sp, #4]
 800aa26:	68a2      	ldr	r2, [r4, #8]
 800aa28:	1ad2      	subs	r2, r2, r3
 800aa2a:	60a2      	str	r2, [r4, #8]
 800aa2c:	6822      	ldr	r2, [r4, #0]
 800aa2e:	441a      	add	r2, r3
 800aa30:	6022      	str	r2, [r4, #0]
 800aa32:	461d      	mov	r5, r3
 800aa34:	e72c      	b.n	800a890 <__sfvwrite_r+0xec>
 800aa36:	2001      	movs	r0, #1
 800aa38:	e734      	b.n	800a8a4 <__sfvwrite_r+0x100>
 800aa3a:	bf00      	nop
 800aa3c:	7ffffc00 	.word	0x7ffffc00

0800aa40 <_fwalk_reent>:
 800aa40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa44:	4680      	mov	r8, r0
 800aa46:	4689      	mov	r9, r1
 800aa48:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 800aa4c:	2600      	movs	r6, #0
 800aa4e:	b914      	cbnz	r4, 800aa56 <_fwalk_reent+0x16>
 800aa50:	4630      	mov	r0, r6
 800aa52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa56:	68a5      	ldr	r5, [r4, #8]
 800aa58:	6867      	ldr	r7, [r4, #4]
 800aa5a:	3f01      	subs	r7, #1
 800aa5c:	d501      	bpl.n	800aa62 <_fwalk_reent+0x22>
 800aa5e:	6824      	ldr	r4, [r4, #0]
 800aa60:	e7f5      	b.n	800aa4e <_fwalk_reent+0xe>
 800aa62:	89ab      	ldrh	r3, [r5, #12]
 800aa64:	2b01      	cmp	r3, #1
 800aa66:	d907      	bls.n	800aa78 <_fwalk_reent+0x38>
 800aa68:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aa6c:	3301      	adds	r3, #1
 800aa6e:	d003      	beq.n	800aa78 <_fwalk_reent+0x38>
 800aa70:	4629      	mov	r1, r5
 800aa72:	4640      	mov	r0, r8
 800aa74:	47c8      	blx	r9
 800aa76:	4306      	orrs	r6, r0
 800aa78:	3568      	adds	r5, #104	; 0x68
 800aa7a:	e7ee      	b.n	800aa5a <_fwalk_reent+0x1a>

0800aa7c <__locale_mb_cur_max>:
 800aa7c:	4b04      	ldr	r3, [pc, #16]	; (800aa90 <__locale_mb_cur_max+0x14>)
 800aa7e:	4a05      	ldr	r2, [pc, #20]	; (800aa94 <__locale_mb_cur_max+0x18>)
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	6a1b      	ldr	r3, [r3, #32]
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	bf08      	it	eq
 800aa88:	4613      	moveq	r3, r2
 800aa8a:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800aa8e:	4770      	bx	lr
 800aa90:	20000014 	.word	0x20000014
 800aa94:	20000518 	.word	0x20000518

0800aa98 <__locale_ctype_ptr>:
 800aa98:	4b04      	ldr	r3, [pc, #16]	; (800aaac <__locale_ctype_ptr+0x14>)
 800aa9a:	4a05      	ldr	r2, [pc, #20]	; (800aab0 <__locale_ctype_ptr+0x18>)
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	6a1b      	ldr	r3, [r3, #32]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	bf08      	it	eq
 800aaa4:	4613      	moveq	r3, r2
 800aaa6:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800aaaa:	4770      	bx	lr
 800aaac:	20000014 	.word	0x20000014
 800aab0:	20000518 	.word	0x20000518

0800aab4 <__retarget_lock_init_recursive>:
 800aab4:	4770      	bx	lr

0800aab6 <__retarget_lock_close_recursive>:
 800aab6:	4770      	bx	lr

0800aab8 <__retarget_lock_acquire_recursive>:
 800aab8:	4770      	bx	lr

0800aaba <__retarget_lock_release_recursive>:
 800aaba:	4770      	bx	lr

0800aabc <__swhatbuf_r>:
 800aabc:	b570      	push	{r4, r5, r6, lr}
 800aabe:	460e      	mov	r6, r1
 800aac0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aac4:	2900      	cmp	r1, #0
 800aac6:	b090      	sub	sp, #64	; 0x40
 800aac8:	4614      	mov	r4, r2
 800aaca:	461d      	mov	r5, r3
 800aacc:	da09      	bge.n	800aae2 <__swhatbuf_r+0x26>
 800aace:	89b3      	ldrh	r3, [r6, #12]
 800aad0:	2200      	movs	r2, #0
 800aad2:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800aad6:	602a      	str	r2, [r5, #0]
 800aad8:	d116      	bne.n	800ab08 <__swhatbuf_r+0x4c>
 800aada:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aade:	6023      	str	r3, [r4, #0]
 800aae0:	e015      	b.n	800ab0e <__swhatbuf_r+0x52>
 800aae2:	aa01      	add	r2, sp, #4
 800aae4:	f002 f9de 	bl	800cea4 <_fstat_r>
 800aae8:	2800      	cmp	r0, #0
 800aaea:	dbf0      	blt.n	800aace <__swhatbuf_r+0x12>
 800aaec:	9a02      	ldr	r2, [sp, #8]
 800aaee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800aaf2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800aaf6:	425a      	negs	r2, r3
 800aaf8:	415a      	adcs	r2, r3
 800aafa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aafe:	602a      	str	r2, [r5, #0]
 800ab00:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800ab04:	6023      	str	r3, [r4, #0]
 800ab06:	e002      	b.n	800ab0e <__swhatbuf_r+0x52>
 800ab08:	2340      	movs	r3, #64	; 0x40
 800ab0a:	6023      	str	r3, [r4, #0]
 800ab0c:	4610      	mov	r0, r2
 800ab0e:	b010      	add	sp, #64	; 0x40
 800ab10:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ab14 <__smakebuf_r>:
 800ab14:	898b      	ldrh	r3, [r1, #12]
 800ab16:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ab18:	079d      	lsls	r5, r3, #30
 800ab1a:	4606      	mov	r6, r0
 800ab1c:	460c      	mov	r4, r1
 800ab1e:	d507      	bpl.n	800ab30 <__smakebuf_r+0x1c>
 800ab20:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ab24:	6023      	str	r3, [r4, #0]
 800ab26:	6123      	str	r3, [r4, #16]
 800ab28:	2301      	movs	r3, #1
 800ab2a:	6163      	str	r3, [r4, #20]
 800ab2c:	b002      	add	sp, #8
 800ab2e:	bd70      	pop	{r4, r5, r6, pc}
 800ab30:	ab01      	add	r3, sp, #4
 800ab32:	466a      	mov	r2, sp
 800ab34:	f7ff ffc2 	bl	800aabc <__swhatbuf_r>
 800ab38:	9900      	ldr	r1, [sp, #0]
 800ab3a:	4605      	mov	r5, r0
 800ab3c:	4630      	mov	r0, r6
 800ab3e:	f7fe fb47 	bl	80091d0 <_malloc_r>
 800ab42:	b948      	cbnz	r0, 800ab58 <__smakebuf_r+0x44>
 800ab44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab48:	059a      	lsls	r2, r3, #22
 800ab4a:	d4ef      	bmi.n	800ab2c <__smakebuf_r+0x18>
 800ab4c:	f023 0303 	bic.w	r3, r3, #3
 800ab50:	f043 0302 	orr.w	r3, r3, #2
 800ab54:	81a3      	strh	r3, [r4, #12]
 800ab56:	e7e3      	b.n	800ab20 <__smakebuf_r+0xc>
 800ab58:	4b0d      	ldr	r3, [pc, #52]	; (800ab90 <__smakebuf_r+0x7c>)
 800ab5a:	62b3      	str	r3, [r6, #40]	; 0x28
 800ab5c:	89a3      	ldrh	r3, [r4, #12]
 800ab5e:	6020      	str	r0, [r4, #0]
 800ab60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ab64:	81a3      	strh	r3, [r4, #12]
 800ab66:	9b00      	ldr	r3, [sp, #0]
 800ab68:	6163      	str	r3, [r4, #20]
 800ab6a:	9b01      	ldr	r3, [sp, #4]
 800ab6c:	6120      	str	r0, [r4, #16]
 800ab6e:	b15b      	cbz	r3, 800ab88 <__smakebuf_r+0x74>
 800ab70:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ab74:	4630      	mov	r0, r6
 800ab76:	f002 f9a7 	bl	800cec8 <_isatty_r>
 800ab7a:	b128      	cbz	r0, 800ab88 <__smakebuf_r+0x74>
 800ab7c:	89a3      	ldrh	r3, [r4, #12]
 800ab7e:	f023 0303 	bic.w	r3, r3, #3
 800ab82:	f043 0301 	orr.w	r3, r3, #1
 800ab86:	81a3      	strh	r3, [r4, #12]
 800ab88:	89a3      	ldrh	r3, [r4, #12]
 800ab8a:	431d      	orrs	r5, r3
 800ab8c:	81a5      	strh	r5, [r4, #12]
 800ab8e:	e7cd      	b.n	800ab2c <__smakebuf_r+0x18>
 800ab90:	0800a2fd 	.word	0x0800a2fd

0800ab94 <__ascii_mbtowc>:
 800ab94:	b082      	sub	sp, #8
 800ab96:	b901      	cbnz	r1, 800ab9a <__ascii_mbtowc+0x6>
 800ab98:	a901      	add	r1, sp, #4
 800ab9a:	b142      	cbz	r2, 800abae <__ascii_mbtowc+0x1a>
 800ab9c:	b14b      	cbz	r3, 800abb2 <__ascii_mbtowc+0x1e>
 800ab9e:	7813      	ldrb	r3, [r2, #0]
 800aba0:	600b      	str	r3, [r1, #0]
 800aba2:	7812      	ldrb	r2, [r2, #0]
 800aba4:	1c10      	adds	r0, r2, #0
 800aba6:	bf18      	it	ne
 800aba8:	2001      	movne	r0, #1
 800abaa:	b002      	add	sp, #8
 800abac:	4770      	bx	lr
 800abae:	4610      	mov	r0, r2
 800abb0:	e7fb      	b.n	800abaa <__ascii_mbtowc+0x16>
 800abb2:	f06f 0001 	mvn.w	r0, #1
 800abb6:	e7f8      	b.n	800abaa <__ascii_mbtowc+0x16>

0800abb8 <memmove>:
 800abb8:	4288      	cmp	r0, r1
 800abba:	b510      	push	{r4, lr}
 800abbc:	eb01 0302 	add.w	r3, r1, r2
 800abc0:	d803      	bhi.n	800abca <memmove+0x12>
 800abc2:	1e42      	subs	r2, r0, #1
 800abc4:	4299      	cmp	r1, r3
 800abc6:	d10c      	bne.n	800abe2 <memmove+0x2a>
 800abc8:	bd10      	pop	{r4, pc}
 800abca:	4298      	cmp	r0, r3
 800abcc:	d2f9      	bcs.n	800abc2 <memmove+0xa>
 800abce:	1881      	adds	r1, r0, r2
 800abd0:	1ad2      	subs	r2, r2, r3
 800abd2:	42d3      	cmn	r3, r2
 800abd4:	d100      	bne.n	800abd8 <memmove+0x20>
 800abd6:	bd10      	pop	{r4, pc}
 800abd8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800abdc:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800abe0:	e7f7      	b.n	800abd2 <memmove+0x1a>
 800abe2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800abe6:	f802 4f01 	strb.w	r4, [r2, #1]!
 800abea:	e7eb      	b.n	800abc4 <memmove+0xc>

0800abec <_realloc_r>:
 800abec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abf0:	4682      	mov	sl, r0
 800abf2:	460c      	mov	r4, r1
 800abf4:	b929      	cbnz	r1, 800ac02 <_realloc_r+0x16>
 800abf6:	4611      	mov	r1, r2
 800abf8:	b003      	add	sp, #12
 800abfa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abfe:	f7fe bae7 	b.w	80091d0 <_malloc_r>
 800ac02:	9201      	str	r2, [sp, #4]
 800ac04:	f7fa fd5a 	bl	80056bc <__malloc_lock>
 800ac08:	9a01      	ldr	r2, [sp, #4]
 800ac0a:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800ac0e:	f102 080b 	add.w	r8, r2, #11
 800ac12:	f1b8 0f16 	cmp.w	r8, #22
 800ac16:	f1a4 0908 	sub.w	r9, r4, #8
 800ac1a:	f025 0603 	bic.w	r6, r5, #3
 800ac1e:	d90a      	bls.n	800ac36 <_realloc_r+0x4a>
 800ac20:	f038 0807 	bics.w	r8, r8, #7
 800ac24:	d509      	bpl.n	800ac3a <_realloc_r+0x4e>
 800ac26:	230c      	movs	r3, #12
 800ac28:	f8ca 3000 	str.w	r3, [sl]
 800ac2c:	2700      	movs	r7, #0
 800ac2e:	4638      	mov	r0, r7
 800ac30:	b003      	add	sp, #12
 800ac32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac36:	f04f 0810 	mov.w	r8, #16
 800ac3a:	4590      	cmp	r8, r2
 800ac3c:	d3f3      	bcc.n	800ac26 <_realloc_r+0x3a>
 800ac3e:	45b0      	cmp	r8, r6
 800ac40:	f340 8145 	ble.w	800aece <_realloc_r+0x2e2>
 800ac44:	4ba8      	ldr	r3, [pc, #672]	; (800aee8 <_realloc_r+0x2fc>)
 800ac46:	f8d3 e008 	ldr.w	lr, [r3, #8]
 800ac4a:	eb09 0106 	add.w	r1, r9, r6
 800ac4e:	4571      	cmp	r1, lr
 800ac50:	469b      	mov	fp, r3
 800ac52:	684b      	ldr	r3, [r1, #4]
 800ac54:	d005      	beq.n	800ac62 <_realloc_r+0x76>
 800ac56:	f023 0001 	bic.w	r0, r3, #1
 800ac5a:	4408      	add	r0, r1
 800ac5c:	6840      	ldr	r0, [r0, #4]
 800ac5e:	07c7      	lsls	r7, r0, #31
 800ac60:	d447      	bmi.n	800acf2 <_realloc_r+0x106>
 800ac62:	f023 0303 	bic.w	r3, r3, #3
 800ac66:	4571      	cmp	r1, lr
 800ac68:	eb06 0703 	add.w	r7, r6, r3
 800ac6c:	d119      	bne.n	800aca2 <_realloc_r+0xb6>
 800ac6e:	f108 0010 	add.w	r0, r8, #16
 800ac72:	4287      	cmp	r7, r0
 800ac74:	db3f      	blt.n	800acf6 <_realloc_r+0x10a>
 800ac76:	eb09 0308 	add.w	r3, r9, r8
 800ac7a:	eba7 0708 	sub.w	r7, r7, r8
 800ac7e:	f047 0701 	orr.w	r7, r7, #1
 800ac82:	f8cb 3008 	str.w	r3, [fp, #8]
 800ac86:	605f      	str	r7, [r3, #4]
 800ac88:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800ac8c:	f003 0301 	and.w	r3, r3, #1
 800ac90:	ea43 0308 	orr.w	r3, r3, r8
 800ac94:	f844 3c04 	str.w	r3, [r4, #-4]
 800ac98:	4650      	mov	r0, sl
 800ac9a:	f7fa fd37 	bl	800570c <__malloc_unlock>
 800ac9e:	4627      	mov	r7, r4
 800aca0:	e7c5      	b.n	800ac2e <_realloc_r+0x42>
 800aca2:	45b8      	cmp	r8, r7
 800aca4:	dc27      	bgt.n	800acf6 <_realloc_r+0x10a>
 800aca6:	68cb      	ldr	r3, [r1, #12]
 800aca8:	688a      	ldr	r2, [r1, #8]
 800acaa:	60d3      	str	r3, [r2, #12]
 800acac:	609a      	str	r2, [r3, #8]
 800acae:	eba7 0008 	sub.w	r0, r7, r8
 800acb2:	280f      	cmp	r0, #15
 800acb4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800acb8:	eb09 0207 	add.w	r2, r9, r7
 800acbc:	f240 8109 	bls.w	800aed2 <_realloc_r+0x2e6>
 800acc0:	eb09 0108 	add.w	r1, r9, r8
 800acc4:	f003 0301 	and.w	r3, r3, #1
 800acc8:	ea43 0308 	orr.w	r3, r3, r8
 800accc:	f040 0001 	orr.w	r0, r0, #1
 800acd0:	f8c9 3004 	str.w	r3, [r9, #4]
 800acd4:	6048      	str	r0, [r1, #4]
 800acd6:	6853      	ldr	r3, [r2, #4]
 800acd8:	f043 0301 	orr.w	r3, r3, #1
 800acdc:	6053      	str	r3, [r2, #4]
 800acde:	3108      	adds	r1, #8
 800ace0:	4650      	mov	r0, sl
 800ace2:	f7ff fca3 	bl	800a62c <_free_r>
 800ace6:	4650      	mov	r0, sl
 800ace8:	f7fa fd10 	bl	800570c <__malloc_unlock>
 800acec:	f109 0708 	add.w	r7, r9, #8
 800acf0:	e79d      	b.n	800ac2e <_realloc_r+0x42>
 800acf2:	2300      	movs	r3, #0
 800acf4:	4619      	mov	r1, r3
 800acf6:	07e8      	lsls	r0, r5, #31
 800acf8:	f100 8084 	bmi.w	800ae04 <_realloc_r+0x218>
 800acfc:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800ad00:	eba9 0505 	sub.w	r5, r9, r5
 800ad04:	6868      	ldr	r0, [r5, #4]
 800ad06:	f020 0003 	bic.w	r0, r0, #3
 800ad0a:	4430      	add	r0, r6
 800ad0c:	2900      	cmp	r1, #0
 800ad0e:	d076      	beq.n	800adfe <_realloc_r+0x212>
 800ad10:	4571      	cmp	r1, lr
 800ad12:	d150      	bne.n	800adb6 <_realloc_r+0x1ca>
 800ad14:	4403      	add	r3, r0
 800ad16:	f108 0110 	add.w	r1, r8, #16
 800ad1a:	428b      	cmp	r3, r1
 800ad1c:	db6f      	blt.n	800adfe <_realloc_r+0x212>
 800ad1e:	462f      	mov	r7, r5
 800ad20:	68ea      	ldr	r2, [r5, #12]
 800ad22:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800ad26:	60ca      	str	r2, [r1, #12]
 800ad28:	6091      	str	r1, [r2, #8]
 800ad2a:	1f32      	subs	r2, r6, #4
 800ad2c:	2a24      	cmp	r2, #36	; 0x24
 800ad2e:	d83b      	bhi.n	800ada8 <_realloc_r+0x1bc>
 800ad30:	2a13      	cmp	r2, #19
 800ad32:	d936      	bls.n	800ada2 <_realloc_r+0x1b6>
 800ad34:	6821      	ldr	r1, [r4, #0]
 800ad36:	60a9      	str	r1, [r5, #8]
 800ad38:	6861      	ldr	r1, [r4, #4]
 800ad3a:	60e9      	str	r1, [r5, #12]
 800ad3c:	2a1b      	cmp	r2, #27
 800ad3e:	d81c      	bhi.n	800ad7a <_realloc_r+0x18e>
 800ad40:	f105 0210 	add.w	r2, r5, #16
 800ad44:	f104 0108 	add.w	r1, r4, #8
 800ad48:	6808      	ldr	r0, [r1, #0]
 800ad4a:	6010      	str	r0, [r2, #0]
 800ad4c:	6848      	ldr	r0, [r1, #4]
 800ad4e:	6050      	str	r0, [r2, #4]
 800ad50:	6889      	ldr	r1, [r1, #8]
 800ad52:	6091      	str	r1, [r2, #8]
 800ad54:	eb05 0208 	add.w	r2, r5, r8
 800ad58:	eba3 0308 	sub.w	r3, r3, r8
 800ad5c:	f043 0301 	orr.w	r3, r3, #1
 800ad60:	f8cb 2008 	str.w	r2, [fp, #8]
 800ad64:	6053      	str	r3, [r2, #4]
 800ad66:	686b      	ldr	r3, [r5, #4]
 800ad68:	f003 0301 	and.w	r3, r3, #1
 800ad6c:	ea43 0308 	orr.w	r3, r3, r8
 800ad70:	606b      	str	r3, [r5, #4]
 800ad72:	4650      	mov	r0, sl
 800ad74:	f7fa fcca 	bl	800570c <__malloc_unlock>
 800ad78:	e759      	b.n	800ac2e <_realloc_r+0x42>
 800ad7a:	68a1      	ldr	r1, [r4, #8]
 800ad7c:	6129      	str	r1, [r5, #16]
 800ad7e:	68e1      	ldr	r1, [r4, #12]
 800ad80:	6169      	str	r1, [r5, #20]
 800ad82:	2a24      	cmp	r2, #36	; 0x24
 800ad84:	bf01      	itttt	eq
 800ad86:	6922      	ldreq	r2, [r4, #16]
 800ad88:	61aa      	streq	r2, [r5, #24]
 800ad8a:	6960      	ldreq	r0, [r4, #20]
 800ad8c:	61e8      	streq	r0, [r5, #28]
 800ad8e:	bf19      	ittee	ne
 800ad90:	f105 0218 	addne.w	r2, r5, #24
 800ad94:	f104 0110 	addne.w	r1, r4, #16
 800ad98:	f105 0220 	addeq.w	r2, r5, #32
 800ad9c:	f104 0118 	addeq.w	r1, r4, #24
 800ada0:	e7d2      	b.n	800ad48 <_realloc_r+0x15c>
 800ada2:	463a      	mov	r2, r7
 800ada4:	4621      	mov	r1, r4
 800ada6:	e7cf      	b.n	800ad48 <_realloc_r+0x15c>
 800ada8:	4621      	mov	r1, r4
 800adaa:	4638      	mov	r0, r7
 800adac:	9301      	str	r3, [sp, #4]
 800adae:	f7ff ff03 	bl	800abb8 <memmove>
 800adb2:	9b01      	ldr	r3, [sp, #4]
 800adb4:	e7ce      	b.n	800ad54 <_realloc_r+0x168>
 800adb6:	18c7      	adds	r7, r0, r3
 800adb8:	45b8      	cmp	r8, r7
 800adba:	dc20      	bgt.n	800adfe <_realloc_r+0x212>
 800adbc:	68cb      	ldr	r3, [r1, #12]
 800adbe:	688a      	ldr	r2, [r1, #8]
 800adc0:	60d3      	str	r3, [r2, #12]
 800adc2:	609a      	str	r2, [r3, #8]
 800adc4:	4628      	mov	r0, r5
 800adc6:	68eb      	ldr	r3, [r5, #12]
 800adc8:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800adcc:	60d3      	str	r3, [r2, #12]
 800adce:	609a      	str	r2, [r3, #8]
 800add0:	1f32      	subs	r2, r6, #4
 800add2:	2a24      	cmp	r2, #36	; 0x24
 800add4:	d842      	bhi.n	800ae5c <_realloc_r+0x270>
 800add6:	2a13      	cmp	r2, #19
 800add8:	d93e      	bls.n	800ae58 <_realloc_r+0x26c>
 800adda:	6823      	ldr	r3, [r4, #0]
 800addc:	60ab      	str	r3, [r5, #8]
 800adde:	6863      	ldr	r3, [r4, #4]
 800ade0:	60eb      	str	r3, [r5, #12]
 800ade2:	2a1b      	cmp	r2, #27
 800ade4:	d824      	bhi.n	800ae30 <_realloc_r+0x244>
 800ade6:	f105 0010 	add.w	r0, r5, #16
 800adea:	f104 0308 	add.w	r3, r4, #8
 800adee:	681a      	ldr	r2, [r3, #0]
 800adf0:	6002      	str	r2, [r0, #0]
 800adf2:	685a      	ldr	r2, [r3, #4]
 800adf4:	6042      	str	r2, [r0, #4]
 800adf6:	689b      	ldr	r3, [r3, #8]
 800adf8:	6083      	str	r3, [r0, #8]
 800adfa:	46a9      	mov	r9, r5
 800adfc:	e757      	b.n	800acae <_realloc_r+0xc2>
 800adfe:	4580      	cmp	r8, r0
 800ae00:	4607      	mov	r7, r0
 800ae02:	dddf      	ble.n	800adc4 <_realloc_r+0x1d8>
 800ae04:	4611      	mov	r1, r2
 800ae06:	4650      	mov	r0, sl
 800ae08:	f7fe f9e2 	bl	80091d0 <_malloc_r>
 800ae0c:	4607      	mov	r7, r0
 800ae0e:	2800      	cmp	r0, #0
 800ae10:	d0af      	beq.n	800ad72 <_realloc_r+0x186>
 800ae12:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800ae16:	f023 0301 	bic.w	r3, r3, #1
 800ae1a:	f1a0 0208 	sub.w	r2, r0, #8
 800ae1e:	444b      	add	r3, r9
 800ae20:	429a      	cmp	r2, r3
 800ae22:	d11f      	bne.n	800ae64 <_realloc_r+0x278>
 800ae24:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800ae28:	f027 0703 	bic.w	r7, r7, #3
 800ae2c:	4437      	add	r7, r6
 800ae2e:	e73e      	b.n	800acae <_realloc_r+0xc2>
 800ae30:	68a3      	ldr	r3, [r4, #8]
 800ae32:	612b      	str	r3, [r5, #16]
 800ae34:	68e3      	ldr	r3, [r4, #12]
 800ae36:	616b      	str	r3, [r5, #20]
 800ae38:	2a24      	cmp	r2, #36	; 0x24
 800ae3a:	bf01      	itttt	eq
 800ae3c:	6923      	ldreq	r3, [r4, #16]
 800ae3e:	61ab      	streq	r3, [r5, #24]
 800ae40:	6962      	ldreq	r2, [r4, #20]
 800ae42:	61ea      	streq	r2, [r5, #28]
 800ae44:	bf19      	ittee	ne
 800ae46:	f105 0018 	addne.w	r0, r5, #24
 800ae4a:	f104 0310 	addne.w	r3, r4, #16
 800ae4e:	f105 0020 	addeq.w	r0, r5, #32
 800ae52:	f104 0318 	addeq.w	r3, r4, #24
 800ae56:	e7ca      	b.n	800adee <_realloc_r+0x202>
 800ae58:	4623      	mov	r3, r4
 800ae5a:	e7c8      	b.n	800adee <_realloc_r+0x202>
 800ae5c:	4621      	mov	r1, r4
 800ae5e:	f7ff feab 	bl	800abb8 <memmove>
 800ae62:	e7ca      	b.n	800adfa <_realloc_r+0x20e>
 800ae64:	1f32      	subs	r2, r6, #4
 800ae66:	2a24      	cmp	r2, #36	; 0x24
 800ae68:	d82d      	bhi.n	800aec6 <_realloc_r+0x2da>
 800ae6a:	2a13      	cmp	r2, #19
 800ae6c:	d928      	bls.n	800aec0 <_realloc_r+0x2d4>
 800ae6e:	6823      	ldr	r3, [r4, #0]
 800ae70:	6003      	str	r3, [r0, #0]
 800ae72:	6863      	ldr	r3, [r4, #4]
 800ae74:	6043      	str	r3, [r0, #4]
 800ae76:	2a1b      	cmp	r2, #27
 800ae78:	d80e      	bhi.n	800ae98 <_realloc_r+0x2ac>
 800ae7a:	f100 0308 	add.w	r3, r0, #8
 800ae7e:	f104 0208 	add.w	r2, r4, #8
 800ae82:	6811      	ldr	r1, [r2, #0]
 800ae84:	6019      	str	r1, [r3, #0]
 800ae86:	6851      	ldr	r1, [r2, #4]
 800ae88:	6059      	str	r1, [r3, #4]
 800ae8a:	6892      	ldr	r2, [r2, #8]
 800ae8c:	609a      	str	r2, [r3, #8]
 800ae8e:	4621      	mov	r1, r4
 800ae90:	4650      	mov	r0, sl
 800ae92:	f7ff fbcb 	bl	800a62c <_free_r>
 800ae96:	e76c      	b.n	800ad72 <_realloc_r+0x186>
 800ae98:	68a3      	ldr	r3, [r4, #8]
 800ae9a:	6083      	str	r3, [r0, #8]
 800ae9c:	68e3      	ldr	r3, [r4, #12]
 800ae9e:	60c3      	str	r3, [r0, #12]
 800aea0:	2a24      	cmp	r2, #36	; 0x24
 800aea2:	bf01      	itttt	eq
 800aea4:	6923      	ldreq	r3, [r4, #16]
 800aea6:	6103      	streq	r3, [r0, #16]
 800aea8:	6961      	ldreq	r1, [r4, #20]
 800aeaa:	6141      	streq	r1, [r0, #20]
 800aeac:	bf19      	ittee	ne
 800aeae:	f100 0310 	addne.w	r3, r0, #16
 800aeb2:	f104 0210 	addne.w	r2, r4, #16
 800aeb6:	f100 0318 	addeq.w	r3, r0, #24
 800aeba:	f104 0218 	addeq.w	r2, r4, #24
 800aebe:	e7e0      	b.n	800ae82 <_realloc_r+0x296>
 800aec0:	4603      	mov	r3, r0
 800aec2:	4622      	mov	r2, r4
 800aec4:	e7dd      	b.n	800ae82 <_realloc_r+0x296>
 800aec6:	4621      	mov	r1, r4
 800aec8:	f7ff fe76 	bl	800abb8 <memmove>
 800aecc:	e7df      	b.n	800ae8e <_realloc_r+0x2a2>
 800aece:	4637      	mov	r7, r6
 800aed0:	e6ed      	b.n	800acae <_realloc_r+0xc2>
 800aed2:	f003 0301 	and.w	r3, r3, #1
 800aed6:	431f      	orrs	r7, r3
 800aed8:	f8c9 7004 	str.w	r7, [r9, #4]
 800aedc:	6853      	ldr	r3, [r2, #4]
 800aede:	f043 0301 	orr.w	r3, r3, #1
 800aee2:	6053      	str	r3, [r2, #4]
 800aee4:	e6ff      	b.n	800ace6 <_realloc_r+0xfa>
 800aee6:	bf00      	nop
 800aee8:	20000108 	.word	0x20000108

0800aeec <_raise_r>:
 800aeec:	291f      	cmp	r1, #31
 800aeee:	b538      	push	{r3, r4, r5, lr}
 800aef0:	4604      	mov	r4, r0
 800aef2:	460d      	mov	r5, r1
 800aef4:	d904      	bls.n	800af00 <_raise_r+0x14>
 800aef6:	2316      	movs	r3, #22
 800aef8:	6003      	str	r3, [r0, #0]
 800aefa:	f04f 30ff 	mov.w	r0, #4294967295
 800aefe:	bd38      	pop	{r3, r4, r5, pc}
 800af00:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800af02:	b112      	cbz	r2, 800af0a <_raise_r+0x1e>
 800af04:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800af08:	b94b      	cbnz	r3, 800af1e <_raise_r+0x32>
 800af0a:	4620      	mov	r0, r4
 800af0c:	f000 f830 	bl	800af70 <_getpid_r>
 800af10:	462a      	mov	r2, r5
 800af12:	4601      	mov	r1, r0
 800af14:	4620      	mov	r0, r4
 800af16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800af1a:	f000 b817 	b.w	800af4c <_kill_r>
 800af1e:	2b01      	cmp	r3, #1
 800af20:	d00a      	beq.n	800af38 <_raise_r+0x4c>
 800af22:	1c59      	adds	r1, r3, #1
 800af24:	d103      	bne.n	800af2e <_raise_r+0x42>
 800af26:	2316      	movs	r3, #22
 800af28:	6003      	str	r3, [r0, #0]
 800af2a:	2001      	movs	r0, #1
 800af2c:	bd38      	pop	{r3, r4, r5, pc}
 800af2e:	2400      	movs	r4, #0
 800af30:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800af34:	4628      	mov	r0, r5
 800af36:	4798      	blx	r3
 800af38:	2000      	movs	r0, #0
 800af3a:	bd38      	pop	{r3, r4, r5, pc}

0800af3c <raise>:
 800af3c:	4b02      	ldr	r3, [pc, #8]	; (800af48 <raise+0xc>)
 800af3e:	4601      	mov	r1, r0
 800af40:	6818      	ldr	r0, [r3, #0]
 800af42:	f7ff bfd3 	b.w	800aeec <_raise_r>
 800af46:	bf00      	nop
 800af48:	20000014 	.word	0x20000014

0800af4c <_kill_r>:
 800af4c:	b538      	push	{r3, r4, r5, lr}
 800af4e:	4c07      	ldr	r4, [pc, #28]	; (800af6c <_kill_r+0x20>)
 800af50:	2300      	movs	r3, #0
 800af52:	4605      	mov	r5, r0
 800af54:	4608      	mov	r0, r1
 800af56:	4611      	mov	r1, r2
 800af58:	6023      	str	r3, [r4, #0]
 800af5a:	f7fe f80b 	bl	8008f74 <_kill>
 800af5e:	1c43      	adds	r3, r0, #1
 800af60:	d102      	bne.n	800af68 <_kill_r+0x1c>
 800af62:	6823      	ldr	r3, [r4, #0]
 800af64:	b103      	cbz	r3, 800af68 <_kill_r+0x1c>
 800af66:	602b      	str	r3, [r5, #0]
 800af68:	bd38      	pop	{r3, r4, r5, pc}
 800af6a:	bf00      	nop
 800af6c:	2000106c 	.word	0x2000106c

0800af70 <_getpid_r>:
 800af70:	f7fd bff8 	b.w	8008f64 <_getpid>

0800af74 <__sread>:
 800af74:	b510      	push	{r4, lr}
 800af76:	460c      	mov	r4, r1
 800af78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af7c:	f002 faa4 	bl	800d4c8 <_read_r>
 800af80:	2800      	cmp	r0, #0
 800af82:	bfab      	itete	ge
 800af84:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800af86:	89a3      	ldrhlt	r3, [r4, #12]
 800af88:	181b      	addge	r3, r3, r0
 800af8a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800af8e:	bfac      	ite	ge
 800af90:	6563      	strge	r3, [r4, #84]	; 0x54
 800af92:	81a3      	strhlt	r3, [r4, #12]
 800af94:	bd10      	pop	{r4, pc}

0800af96 <__swrite>:
 800af96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af9a:	461f      	mov	r7, r3
 800af9c:	898b      	ldrh	r3, [r1, #12]
 800af9e:	05db      	lsls	r3, r3, #23
 800afa0:	4605      	mov	r5, r0
 800afa2:	460c      	mov	r4, r1
 800afa4:	4616      	mov	r6, r2
 800afa6:	d505      	bpl.n	800afb4 <__swrite+0x1e>
 800afa8:	2302      	movs	r3, #2
 800afaa:	2200      	movs	r2, #0
 800afac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800afb0:	f001 ffa8 	bl	800cf04 <_lseek_r>
 800afb4:	89a3      	ldrh	r3, [r4, #12]
 800afb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800afba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800afbe:	81a3      	strh	r3, [r4, #12]
 800afc0:	4632      	mov	r2, r6
 800afc2:	463b      	mov	r3, r7
 800afc4:	4628      	mov	r0, r5
 800afc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800afca:	f001 b881 	b.w	800c0d0 <_write_r>

0800afce <__sseek>:
 800afce:	b510      	push	{r4, lr}
 800afd0:	460c      	mov	r4, r1
 800afd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800afd6:	f001 ff95 	bl	800cf04 <_lseek_r>
 800afda:	1c43      	adds	r3, r0, #1
 800afdc:	89a3      	ldrh	r3, [r4, #12]
 800afde:	bf15      	itete	ne
 800afe0:	6560      	strne	r0, [r4, #84]	; 0x54
 800afe2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800afe6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800afea:	81a3      	strheq	r3, [r4, #12]
 800afec:	bf18      	it	ne
 800afee:	81a3      	strhne	r3, [r4, #12]
 800aff0:	bd10      	pop	{r4, pc}

0800aff2 <__sclose>:
 800aff2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aff6:	f001 b87d 	b.w	800c0f4 <_close_r>
 800affa:	0000      	movs	r0, r0
 800affc:	0000      	movs	r0, r0
	...

0800b000 <_svfprintf_r>:
 800b000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b004:	b0bd      	sub	sp, #244	; 0xf4
 800b006:	468a      	mov	sl, r1
 800b008:	4615      	mov	r5, r2
 800b00a:	461f      	mov	r7, r3
 800b00c:	4683      	mov	fp, r0
 800b00e:	f001 ff6b 	bl	800cee8 <_localeconv_r>
 800b012:	6803      	ldr	r3, [r0, #0]
 800b014:	930d      	str	r3, [sp, #52]	; 0x34
 800b016:	4618      	mov	r0, r3
 800b018:	f7f5 f92a 	bl	8000270 <strlen>
 800b01c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800b020:	9008      	str	r0, [sp, #32]
 800b022:	061b      	lsls	r3, r3, #24
 800b024:	d518      	bpl.n	800b058 <_svfprintf_r+0x58>
 800b026:	f8da 3010 	ldr.w	r3, [sl, #16]
 800b02a:	b9ab      	cbnz	r3, 800b058 <_svfprintf_r+0x58>
 800b02c:	2140      	movs	r1, #64	; 0x40
 800b02e:	4658      	mov	r0, fp
 800b030:	f7fe f8ce 	bl	80091d0 <_malloc_r>
 800b034:	f8ca 0000 	str.w	r0, [sl]
 800b038:	f8ca 0010 	str.w	r0, [sl, #16]
 800b03c:	b948      	cbnz	r0, 800b052 <_svfprintf_r+0x52>
 800b03e:	230c      	movs	r3, #12
 800b040:	f8cb 3000 	str.w	r3, [fp]
 800b044:	f04f 33ff 	mov.w	r3, #4294967295
 800b048:	9309      	str	r3, [sp, #36]	; 0x24
 800b04a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b04c:	b03d      	add	sp, #244	; 0xf4
 800b04e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b052:	2340      	movs	r3, #64	; 0x40
 800b054:	f8ca 3014 	str.w	r3, [sl, #20]
 800b058:	ed9f 7b99 	vldr	d7, [pc, #612]	; 800b2c0 <_svfprintf_r+0x2c0>
 800b05c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b060:	2300      	movs	r3, #0
 800b062:	ac2c      	add	r4, sp, #176	; 0xb0
 800b064:	941f      	str	r4, [sp, #124]	; 0x7c
 800b066:	9321      	str	r3, [sp, #132]	; 0x84
 800b068:	9320      	str	r3, [sp, #128]	; 0x80
 800b06a:	9505      	str	r5, [sp, #20]
 800b06c:	9303      	str	r3, [sp, #12]
 800b06e:	9311      	str	r3, [sp, #68]	; 0x44
 800b070:	9310      	str	r3, [sp, #64]	; 0x40
 800b072:	9309      	str	r3, [sp, #36]	; 0x24
 800b074:	9d05      	ldr	r5, [sp, #20]
 800b076:	462b      	mov	r3, r5
 800b078:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b07c:	b112      	cbz	r2, 800b084 <_svfprintf_r+0x84>
 800b07e:	2a25      	cmp	r2, #37	; 0x25
 800b080:	f040 8083 	bne.w	800b18a <_svfprintf_r+0x18a>
 800b084:	9b05      	ldr	r3, [sp, #20]
 800b086:	1aee      	subs	r6, r5, r3
 800b088:	d00d      	beq.n	800b0a6 <_svfprintf_r+0xa6>
 800b08a:	e884 0048 	stmia.w	r4, {r3, r6}
 800b08e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b090:	4433      	add	r3, r6
 800b092:	9321      	str	r3, [sp, #132]	; 0x84
 800b094:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b096:	3301      	adds	r3, #1
 800b098:	2b07      	cmp	r3, #7
 800b09a:	9320      	str	r3, [sp, #128]	; 0x80
 800b09c:	dc77      	bgt.n	800b18e <_svfprintf_r+0x18e>
 800b09e:	3408      	adds	r4, #8
 800b0a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0a2:	4433      	add	r3, r6
 800b0a4:	9309      	str	r3, [sp, #36]	; 0x24
 800b0a6:	782b      	ldrb	r3, [r5, #0]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	f000 8729 	beq.w	800bf00 <_svfprintf_r+0xf00>
 800b0ae:	2300      	movs	r3, #0
 800b0b0:	1c69      	adds	r1, r5, #1
 800b0b2:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800b0b6:	461a      	mov	r2, r3
 800b0b8:	f04f 39ff 	mov.w	r9, #4294967295
 800b0bc:	930a      	str	r3, [sp, #40]	; 0x28
 800b0be:	461d      	mov	r5, r3
 800b0c0:	200a      	movs	r0, #10
 800b0c2:	1c4e      	adds	r6, r1, #1
 800b0c4:	7809      	ldrb	r1, [r1, #0]
 800b0c6:	9605      	str	r6, [sp, #20]
 800b0c8:	9102      	str	r1, [sp, #8]
 800b0ca:	9902      	ldr	r1, [sp, #8]
 800b0cc:	3920      	subs	r1, #32
 800b0ce:	2958      	cmp	r1, #88	; 0x58
 800b0d0:	f200 8418 	bhi.w	800b904 <_svfprintf_r+0x904>
 800b0d4:	e8df f011 	tbh	[pc, r1, lsl #1]
 800b0d8:	041600a6 	.word	0x041600a6
 800b0dc:	00ab0416 	.word	0x00ab0416
 800b0e0:	04160416 	.word	0x04160416
 800b0e4:	04160416 	.word	0x04160416
 800b0e8:	04160416 	.word	0x04160416
 800b0ec:	006500ae 	.word	0x006500ae
 800b0f0:	00b70416 	.word	0x00b70416
 800b0f4:	041600ba 	.word	0x041600ba
 800b0f8:	00da00d7 	.word	0x00da00d7
 800b0fc:	00da00da 	.word	0x00da00da
 800b100:	00da00da 	.word	0x00da00da
 800b104:	00da00da 	.word	0x00da00da
 800b108:	00da00da 	.word	0x00da00da
 800b10c:	04160416 	.word	0x04160416
 800b110:	04160416 	.word	0x04160416
 800b114:	04160416 	.word	0x04160416
 800b118:	04160416 	.word	0x04160416
 800b11c:	04160416 	.word	0x04160416
 800b120:	012b0115 	.word	0x012b0115
 800b124:	012b0416 	.word	0x012b0416
 800b128:	04160416 	.word	0x04160416
 800b12c:	04160416 	.word	0x04160416
 800b130:	041600ed 	.word	0x041600ed
 800b134:	03400416 	.word	0x03400416
 800b138:	04160416 	.word	0x04160416
 800b13c:	04160416 	.word	0x04160416
 800b140:	03a80416 	.word	0x03a80416
 800b144:	04160416 	.word	0x04160416
 800b148:	04160086 	.word	0x04160086
 800b14c:	04160416 	.word	0x04160416
 800b150:	04160416 	.word	0x04160416
 800b154:	04160416 	.word	0x04160416
 800b158:	04160416 	.word	0x04160416
 800b15c:	01070416 	.word	0x01070416
 800b160:	012b006b 	.word	0x012b006b
 800b164:	012b012b 	.word	0x012b012b
 800b168:	006b00f0 	.word	0x006b00f0
 800b16c:	04160416 	.word	0x04160416
 800b170:	041600fa 	.word	0x041600fa
 800b174:	03420322 	.word	0x03420322
 800b178:	01010376 	.word	0x01010376
 800b17c:	03870416 	.word	0x03870416
 800b180:	03aa0416 	.word	0x03aa0416
 800b184:	04160416 	.word	0x04160416
 800b188:	03c2      	.short	0x03c2
 800b18a:	461d      	mov	r5, r3
 800b18c:	e773      	b.n	800b076 <_svfprintf_r+0x76>
 800b18e:	aa1f      	add	r2, sp, #124	; 0x7c
 800b190:	4651      	mov	r1, sl
 800b192:	4658      	mov	r0, fp
 800b194:	f002 f9aa 	bl	800d4ec <__ssprint_r>
 800b198:	2800      	cmp	r0, #0
 800b19a:	f040 8692 	bne.w	800bec2 <_svfprintf_r+0xec2>
 800b19e:	ac2c      	add	r4, sp, #176	; 0xb0
 800b1a0:	e77e      	b.n	800b0a0 <_svfprintf_r+0xa0>
 800b1a2:	2301      	movs	r3, #1
 800b1a4:	222b      	movs	r2, #43	; 0x2b
 800b1a6:	9905      	ldr	r1, [sp, #20]
 800b1a8:	e78b      	b.n	800b0c2 <_svfprintf_r+0xc2>
 800b1aa:	460f      	mov	r7, r1
 800b1ac:	e7fb      	b.n	800b1a6 <_svfprintf_r+0x1a6>
 800b1ae:	b10b      	cbz	r3, 800b1b4 <_svfprintf_r+0x1b4>
 800b1b0:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800b1b4:	06ae      	lsls	r6, r5, #26
 800b1b6:	f140 80aa 	bpl.w	800b30e <_svfprintf_r+0x30e>
 800b1ba:	3707      	adds	r7, #7
 800b1bc:	f027 0707 	bic.w	r7, r7, #7
 800b1c0:	f107 0308 	add.w	r3, r7, #8
 800b1c4:	e9d7 6700 	ldrd	r6, r7, [r7]
 800b1c8:	9304      	str	r3, [sp, #16]
 800b1ca:	2e00      	cmp	r6, #0
 800b1cc:	f177 0300 	sbcs.w	r3, r7, #0
 800b1d0:	da06      	bge.n	800b1e0 <_svfprintf_r+0x1e0>
 800b1d2:	4276      	negs	r6, r6
 800b1d4:	f04f 032d 	mov.w	r3, #45	; 0x2d
 800b1d8:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800b1dc:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800b1e0:	2301      	movs	r3, #1
 800b1e2:	e2ca      	b.n	800b77a <_svfprintf_r+0x77a>
 800b1e4:	b10b      	cbz	r3, 800b1ea <_svfprintf_r+0x1ea>
 800b1e6:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800b1ea:	4b37      	ldr	r3, [pc, #220]	; (800b2c8 <_svfprintf_r+0x2c8>)
 800b1ec:	9311      	str	r3, [sp, #68]	; 0x44
 800b1ee:	06ab      	lsls	r3, r5, #26
 800b1f0:	f140 8339 	bpl.w	800b866 <_svfprintf_r+0x866>
 800b1f4:	3707      	adds	r7, #7
 800b1f6:	f027 0707 	bic.w	r7, r7, #7
 800b1fa:	f107 0308 	add.w	r3, r7, #8
 800b1fe:	e9d7 6700 	ldrd	r6, r7, [r7]
 800b202:	9304      	str	r3, [sp, #16]
 800b204:	07e8      	lsls	r0, r5, #31
 800b206:	d50b      	bpl.n	800b220 <_svfprintf_r+0x220>
 800b208:	ea56 0307 	orrs.w	r3, r6, r7
 800b20c:	d008      	beq.n	800b220 <_svfprintf_r+0x220>
 800b20e:	2330      	movs	r3, #48	; 0x30
 800b210:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800b214:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800b218:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 800b21c:	f045 0502 	orr.w	r5, r5, #2
 800b220:	2302      	movs	r3, #2
 800b222:	e2a7      	b.n	800b774 <_svfprintf_r+0x774>
 800b224:	2a00      	cmp	r2, #0
 800b226:	d1be      	bne.n	800b1a6 <_svfprintf_r+0x1a6>
 800b228:	2301      	movs	r3, #1
 800b22a:	2220      	movs	r2, #32
 800b22c:	e7bb      	b.n	800b1a6 <_svfprintf_r+0x1a6>
 800b22e:	f045 0501 	orr.w	r5, r5, #1
 800b232:	e7b8      	b.n	800b1a6 <_svfprintf_r+0x1a6>
 800b234:	683e      	ldr	r6, [r7, #0]
 800b236:	960a      	str	r6, [sp, #40]	; 0x28
 800b238:	2e00      	cmp	r6, #0
 800b23a:	f107 0104 	add.w	r1, r7, #4
 800b23e:	dab4      	bge.n	800b1aa <_svfprintf_r+0x1aa>
 800b240:	4276      	negs	r6, r6
 800b242:	960a      	str	r6, [sp, #40]	; 0x28
 800b244:	460f      	mov	r7, r1
 800b246:	f045 0504 	orr.w	r5, r5, #4
 800b24a:	e7ac      	b.n	800b1a6 <_svfprintf_r+0x1a6>
 800b24c:	9905      	ldr	r1, [sp, #20]
 800b24e:	1c4e      	adds	r6, r1, #1
 800b250:	7809      	ldrb	r1, [r1, #0]
 800b252:	9102      	str	r1, [sp, #8]
 800b254:	292a      	cmp	r1, #42	; 0x2a
 800b256:	d010      	beq.n	800b27a <_svfprintf_r+0x27a>
 800b258:	f04f 0900 	mov.w	r9, #0
 800b25c:	9605      	str	r6, [sp, #20]
 800b25e:	9902      	ldr	r1, [sp, #8]
 800b260:	3930      	subs	r1, #48	; 0x30
 800b262:	2909      	cmp	r1, #9
 800b264:	f63f af31 	bhi.w	800b0ca <_svfprintf_r+0xca>
 800b268:	fb00 1909 	mla	r9, r0, r9, r1
 800b26c:	9905      	ldr	r1, [sp, #20]
 800b26e:	460e      	mov	r6, r1
 800b270:	f816 1b01 	ldrb.w	r1, [r6], #1
 800b274:	9102      	str	r1, [sp, #8]
 800b276:	9605      	str	r6, [sp, #20]
 800b278:	e7f1      	b.n	800b25e <_svfprintf_r+0x25e>
 800b27a:	6839      	ldr	r1, [r7, #0]
 800b27c:	9605      	str	r6, [sp, #20]
 800b27e:	ea41 79e1 	orr.w	r9, r1, r1, asr #31
 800b282:	3704      	adds	r7, #4
 800b284:	e78f      	b.n	800b1a6 <_svfprintf_r+0x1a6>
 800b286:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 800b28a:	e78c      	b.n	800b1a6 <_svfprintf_r+0x1a6>
 800b28c:	2100      	movs	r1, #0
 800b28e:	910a      	str	r1, [sp, #40]	; 0x28
 800b290:	9902      	ldr	r1, [sp, #8]
 800b292:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800b294:	3930      	subs	r1, #48	; 0x30
 800b296:	fb00 1106 	mla	r1, r0, r6, r1
 800b29a:	910a      	str	r1, [sp, #40]	; 0x28
 800b29c:	9905      	ldr	r1, [sp, #20]
 800b29e:	460e      	mov	r6, r1
 800b2a0:	f816 1b01 	ldrb.w	r1, [r6], #1
 800b2a4:	9102      	str	r1, [sp, #8]
 800b2a6:	9902      	ldr	r1, [sp, #8]
 800b2a8:	9605      	str	r6, [sp, #20]
 800b2aa:	3930      	subs	r1, #48	; 0x30
 800b2ac:	2909      	cmp	r1, #9
 800b2ae:	d9ef      	bls.n	800b290 <_svfprintf_r+0x290>
 800b2b0:	e70b      	b.n	800b0ca <_svfprintf_r+0xca>
 800b2b2:	f045 0508 	orr.w	r5, r5, #8
 800b2b6:	e776      	b.n	800b1a6 <_svfprintf_r+0x1a6>
 800b2b8:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 800b2bc:	e773      	b.n	800b1a6 <_svfprintf_r+0x1a6>
 800b2be:	bf00      	nop
	...
 800b2c8:	0800d868 	.word	0x0800d868
 800b2cc:	9905      	ldr	r1, [sp, #20]
 800b2ce:	7809      	ldrb	r1, [r1, #0]
 800b2d0:	296c      	cmp	r1, #108	; 0x6c
 800b2d2:	d105      	bne.n	800b2e0 <_svfprintf_r+0x2e0>
 800b2d4:	9905      	ldr	r1, [sp, #20]
 800b2d6:	3101      	adds	r1, #1
 800b2d8:	9105      	str	r1, [sp, #20]
 800b2da:	f045 0520 	orr.w	r5, r5, #32
 800b2de:	e762      	b.n	800b1a6 <_svfprintf_r+0x1a6>
 800b2e0:	f045 0510 	orr.w	r5, r5, #16
 800b2e4:	e75f      	b.n	800b1a6 <_svfprintf_r+0x1a6>
 800b2e6:	1d3b      	adds	r3, r7, #4
 800b2e8:	9304      	str	r3, [sp, #16]
 800b2ea:	2600      	movs	r6, #0
 800b2ec:	683b      	ldr	r3, [r7, #0]
 800b2ee:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800b2f2:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 800b2f6:	f04f 0901 	mov.w	r9, #1
 800b2fa:	4637      	mov	r7, r6
 800b2fc:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 800b300:	e11b      	b.n	800b53a <_svfprintf_r+0x53a>
 800b302:	b10b      	cbz	r3, 800b308 <_svfprintf_r+0x308>
 800b304:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800b308:	f045 0510 	orr.w	r5, r5, #16
 800b30c:	e752      	b.n	800b1b4 <_svfprintf_r+0x1b4>
 800b30e:	f015 0f10 	tst.w	r5, #16
 800b312:	f107 0304 	add.w	r3, r7, #4
 800b316:	d003      	beq.n	800b320 <_svfprintf_r+0x320>
 800b318:	683e      	ldr	r6, [r7, #0]
 800b31a:	9304      	str	r3, [sp, #16]
 800b31c:	17f7      	asrs	r7, r6, #31
 800b31e:	e754      	b.n	800b1ca <_svfprintf_r+0x1ca>
 800b320:	683e      	ldr	r6, [r7, #0]
 800b322:	9304      	str	r3, [sp, #16]
 800b324:	f015 0f40 	tst.w	r5, #64	; 0x40
 800b328:	bf18      	it	ne
 800b32a:	b236      	sxthne	r6, r6
 800b32c:	e7f6      	b.n	800b31c <_svfprintf_r+0x31c>
 800b32e:	b10b      	cbz	r3, 800b334 <_svfprintf_r+0x334>
 800b330:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800b334:	3707      	adds	r7, #7
 800b336:	f027 0707 	bic.w	r7, r7, #7
 800b33a:	f107 0308 	add.w	r3, r7, #8
 800b33e:	9304      	str	r3, [sp, #16]
 800b340:	ed97 7b00 	vldr	d7, [r7]
 800b344:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b348:	9b06      	ldr	r3, [sp, #24]
 800b34a:	9312      	str	r3, [sp, #72]	; 0x48
 800b34c:	9b07      	ldr	r3, [sp, #28]
 800b34e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b352:	9313      	str	r3, [sp, #76]	; 0x4c
 800b354:	f04f 32ff 	mov.w	r2, #4294967295
 800b358:	4b4a      	ldr	r3, [pc, #296]	; (800b484 <_svfprintf_r+0x484>)
 800b35a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800b35e:	f7f5 fbe1 	bl	8000b24 <__aeabi_dcmpun>
 800b362:	2800      	cmp	r0, #0
 800b364:	f040 85d5 	bne.w	800bf12 <_svfprintf_r+0xf12>
 800b368:	f04f 32ff 	mov.w	r2, #4294967295
 800b36c:	4b45      	ldr	r3, [pc, #276]	; (800b484 <_svfprintf_r+0x484>)
 800b36e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800b372:	f7f5 fbb9 	bl	8000ae8 <__aeabi_dcmple>
 800b376:	2800      	cmp	r0, #0
 800b378:	f040 85cb 	bne.w	800bf12 <_svfprintf_r+0xf12>
 800b37c:	2200      	movs	r2, #0
 800b37e:	2300      	movs	r3, #0
 800b380:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b384:	f7f5 fba6 	bl	8000ad4 <__aeabi_dcmplt>
 800b388:	b110      	cbz	r0, 800b390 <_svfprintf_r+0x390>
 800b38a:	232d      	movs	r3, #45	; 0x2d
 800b38c:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800b390:	4b3d      	ldr	r3, [pc, #244]	; (800b488 <_svfprintf_r+0x488>)
 800b392:	4a3e      	ldr	r2, [pc, #248]	; (800b48c <_svfprintf_r+0x48c>)
 800b394:	9902      	ldr	r1, [sp, #8]
 800b396:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 800b39a:	2947      	cmp	r1, #71	; 0x47
 800b39c:	bfcc      	ite	gt
 800b39e:	4690      	movgt	r8, r2
 800b3a0:	4698      	movle	r8, r3
 800b3a2:	f04f 0903 	mov.w	r9, #3
 800b3a6:	2600      	movs	r6, #0
 800b3a8:	4637      	mov	r7, r6
 800b3aa:	e0c6      	b.n	800b53a <_svfprintf_r+0x53a>
 800b3ac:	f1b9 3fff 	cmp.w	r9, #4294967295
 800b3b0:	d022      	beq.n	800b3f8 <_svfprintf_r+0x3f8>
 800b3b2:	9b02      	ldr	r3, [sp, #8]
 800b3b4:	f023 0320 	bic.w	r3, r3, #32
 800b3b8:	2b47      	cmp	r3, #71	; 0x47
 800b3ba:	d104      	bne.n	800b3c6 <_svfprintf_r+0x3c6>
 800b3bc:	f1b9 0f00 	cmp.w	r9, #0
 800b3c0:	bf08      	it	eq
 800b3c2:	f04f 0901 	moveq.w	r9, #1
 800b3c6:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 800b3ca:	930c      	str	r3, [sp, #48]	; 0x30
 800b3cc:	9b07      	ldr	r3, [sp, #28]
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	da15      	bge.n	800b3fe <_svfprintf_r+0x3fe>
 800b3d2:	9b06      	ldr	r3, [sp, #24]
 800b3d4:	930e      	str	r3, [sp, #56]	; 0x38
 800b3d6:	9b07      	ldr	r3, [sp, #28]
 800b3d8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800b3dc:	930f      	str	r3, [sp, #60]	; 0x3c
 800b3de:	232d      	movs	r3, #45	; 0x2d
 800b3e0:	930b      	str	r3, [sp, #44]	; 0x2c
 800b3e2:	9b02      	ldr	r3, [sp, #8]
 800b3e4:	f023 0720 	bic.w	r7, r3, #32
 800b3e8:	2f46      	cmp	r7, #70	; 0x46
 800b3ea:	d00e      	beq.n	800b40a <_svfprintf_r+0x40a>
 800b3ec:	2f45      	cmp	r7, #69	; 0x45
 800b3ee:	d146      	bne.n	800b47e <_svfprintf_r+0x47e>
 800b3f0:	f109 0601 	add.w	r6, r9, #1
 800b3f4:	2102      	movs	r1, #2
 800b3f6:	e00a      	b.n	800b40e <_svfprintf_r+0x40e>
 800b3f8:	f04f 0906 	mov.w	r9, #6
 800b3fc:	e7e3      	b.n	800b3c6 <_svfprintf_r+0x3c6>
 800b3fe:	ed9d 7b06 	vldr	d7, [sp, #24]
 800b402:	2300      	movs	r3, #0
 800b404:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 800b408:	e7ea      	b.n	800b3e0 <_svfprintf_r+0x3e0>
 800b40a:	464e      	mov	r6, r9
 800b40c:	2103      	movs	r1, #3
 800b40e:	ab1d      	add	r3, sp, #116	; 0x74
 800b410:	9301      	str	r3, [sp, #4]
 800b412:	ab1a      	add	r3, sp, #104	; 0x68
 800b414:	9300      	str	r3, [sp, #0]
 800b416:	4632      	mov	r2, r6
 800b418:	ab19      	add	r3, sp, #100	; 0x64
 800b41a:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 800b41e:	4658      	mov	r0, fp
 800b420:	f000 ff06 	bl	800c230 <_dtoa_r>
 800b424:	2f47      	cmp	r7, #71	; 0x47
 800b426:	4680      	mov	r8, r0
 800b428:	d102      	bne.n	800b430 <_svfprintf_r+0x430>
 800b42a:	07e8      	lsls	r0, r5, #31
 800b42c:	f140 857e 	bpl.w	800bf2c <_svfprintf_r+0xf2c>
 800b430:	eb08 0306 	add.w	r3, r8, r6
 800b434:	2f46      	cmp	r7, #70	; 0x46
 800b436:	9303      	str	r3, [sp, #12]
 800b438:	d111      	bne.n	800b45e <_svfprintf_r+0x45e>
 800b43a:	f898 3000 	ldrb.w	r3, [r8]
 800b43e:	2b30      	cmp	r3, #48	; 0x30
 800b440:	d109      	bne.n	800b456 <_svfprintf_r+0x456>
 800b442:	2200      	movs	r2, #0
 800b444:	2300      	movs	r3, #0
 800b446:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b44a:	f7f5 fb39 	bl	8000ac0 <__aeabi_dcmpeq>
 800b44e:	b910      	cbnz	r0, 800b456 <_svfprintf_r+0x456>
 800b450:	f1c6 0601 	rsb	r6, r6, #1
 800b454:	9619      	str	r6, [sp, #100]	; 0x64
 800b456:	9a03      	ldr	r2, [sp, #12]
 800b458:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b45a:	441a      	add	r2, r3
 800b45c:	9203      	str	r2, [sp, #12]
 800b45e:	2200      	movs	r2, #0
 800b460:	2300      	movs	r3, #0
 800b462:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b466:	f7f5 fb2b 	bl	8000ac0 <__aeabi_dcmpeq>
 800b46a:	b988      	cbnz	r0, 800b490 <_svfprintf_r+0x490>
 800b46c:	2230      	movs	r2, #48	; 0x30
 800b46e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b470:	9903      	ldr	r1, [sp, #12]
 800b472:	4299      	cmp	r1, r3
 800b474:	d90e      	bls.n	800b494 <_svfprintf_r+0x494>
 800b476:	1c59      	adds	r1, r3, #1
 800b478:	911d      	str	r1, [sp, #116]	; 0x74
 800b47a:	701a      	strb	r2, [r3, #0]
 800b47c:	e7f7      	b.n	800b46e <_svfprintf_r+0x46e>
 800b47e:	464e      	mov	r6, r9
 800b480:	e7b8      	b.n	800b3f4 <_svfprintf_r+0x3f4>
 800b482:	bf00      	nop
 800b484:	7fefffff 	.word	0x7fefffff
 800b488:	0800d916 	.word	0x0800d916
 800b48c:	0800d91a 	.word	0x0800d91a
 800b490:	9b03      	ldr	r3, [sp, #12]
 800b492:	931d      	str	r3, [sp, #116]	; 0x74
 800b494:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b496:	2f47      	cmp	r7, #71	; 0x47
 800b498:	eba3 0308 	sub.w	r3, r3, r8
 800b49c:	9303      	str	r3, [sp, #12]
 800b49e:	f040 80fa 	bne.w	800b696 <_svfprintf_r+0x696>
 800b4a2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b4a4:	1cd9      	adds	r1, r3, #3
 800b4a6:	db02      	blt.n	800b4ae <_svfprintf_r+0x4ae>
 800b4a8:	4599      	cmp	r9, r3
 800b4aa:	f280 8120 	bge.w	800b6ee <_svfprintf_r+0x6ee>
 800b4ae:	9b02      	ldr	r3, [sp, #8]
 800b4b0:	3b02      	subs	r3, #2
 800b4b2:	9302      	str	r3, [sp, #8]
 800b4b4:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b4b6:	f89d 1008 	ldrb.w	r1, [sp, #8]
 800b4ba:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 800b4be:	1e53      	subs	r3, r2, #1
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	9319      	str	r3, [sp, #100]	; 0x64
 800b4c4:	bfb6      	itet	lt
 800b4c6:	f1c2 0301 	rsblt	r3, r2, #1
 800b4ca:	222b      	movge	r2, #43	; 0x2b
 800b4cc:	222d      	movlt	r2, #45	; 0x2d
 800b4ce:	2b09      	cmp	r3, #9
 800b4d0:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 800b4d4:	f340 80fb 	ble.w	800b6ce <_svfprintf_r+0x6ce>
 800b4d8:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 800b4dc:	260a      	movs	r6, #10
 800b4de:	fb93 f0f6 	sdiv	r0, r3, r6
 800b4e2:	fb06 3310 	mls	r3, r6, r0, r3
 800b4e6:	3330      	adds	r3, #48	; 0x30
 800b4e8:	2809      	cmp	r0, #9
 800b4ea:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b4ee:	f102 31ff 	add.w	r1, r2, #4294967295
 800b4f2:	4603      	mov	r3, r0
 800b4f4:	f300 80e4 	bgt.w	800b6c0 <_svfprintf_r+0x6c0>
 800b4f8:	3330      	adds	r3, #48	; 0x30
 800b4fa:	f801 3c01 	strb.w	r3, [r1, #-1]
 800b4fe:	3a02      	subs	r2, #2
 800b500:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 800b504:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 800b508:	4282      	cmp	r2, r0
 800b50a:	4619      	mov	r1, r3
 800b50c:	f0c0 80da 	bcc.w	800b6c4 <_svfprintf_r+0x6c4>
 800b510:	9a03      	ldr	r2, [sp, #12]
 800b512:	ab1b      	add	r3, sp, #108	; 0x6c
 800b514:	1acb      	subs	r3, r1, r3
 800b516:	2a01      	cmp	r2, #1
 800b518:	9310      	str	r3, [sp, #64]	; 0x40
 800b51a:	eb03 0902 	add.w	r9, r3, r2
 800b51e:	dc02      	bgt.n	800b526 <_svfprintf_r+0x526>
 800b520:	f015 0701 	ands.w	r7, r5, #1
 800b524:	d002      	beq.n	800b52c <_svfprintf_r+0x52c>
 800b526:	9b08      	ldr	r3, [sp, #32]
 800b528:	2700      	movs	r7, #0
 800b52a:	4499      	add	r9, r3
 800b52c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b52e:	b113      	cbz	r3, 800b536 <_svfprintf_r+0x536>
 800b530:	232d      	movs	r3, #45	; 0x2d
 800b532:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800b536:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b538:	2600      	movs	r6, #0
 800b53a:	454e      	cmp	r6, r9
 800b53c:	4633      	mov	r3, r6
 800b53e:	bfb8      	it	lt
 800b540:	464b      	movlt	r3, r9
 800b542:	930b      	str	r3, [sp, #44]	; 0x2c
 800b544:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 800b548:	b113      	cbz	r3, 800b550 <_svfprintf_r+0x550>
 800b54a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b54c:	3301      	adds	r3, #1
 800b54e:	930b      	str	r3, [sp, #44]	; 0x2c
 800b550:	f015 0302 	ands.w	r3, r5, #2
 800b554:	9314      	str	r3, [sp, #80]	; 0x50
 800b556:	bf1e      	ittt	ne
 800b558:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 800b55a:	3302      	addne	r3, #2
 800b55c:	930b      	strne	r3, [sp, #44]	; 0x2c
 800b55e:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 800b562:	9315      	str	r3, [sp, #84]	; 0x54
 800b564:	d118      	bne.n	800b598 <_svfprintf_r+0x598>
 800b566:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b568:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b56a:	1a9b      	subs	r3, r3, r2
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	930c      	str	r3, [sp, #48]	; 0x30
 800b570:	dd12      	ble.n	800b598 <_svfprintf_r+0x598>
 800b572:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b574:	2b10      	cmp	r3, #16
 800b576:	4ba9      	ldr	r3, [pc, #676]	; (800b81c <_svfprintf_r+0x81c>)
 800b578:	6023      	str	r3, [r4, #0]
 800b57a:	f300 81d5 	bgt.w	800b928 <_svfprintf_r+0x928>
 800b57e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b580:	6063      	str	r3, [r4, #4]
 800b582:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b584:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b586:	4413      	add	r3, r2
 800b588:	9321      	str	r3, [sp, #132]	; 0x84
 800b58a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b58c:	3301      	adds	r3, #1
 800b58e:	2b07      	cmp	r3, #7
 800b590:	9320      	str	r3, [sp, #128]	; 0x80
 800b592:	f300 81e2 	bgt.w	800b95a <_svfprintf_r+0x95a>
 800b596:	3408      	adds	r4, #8
 800b598:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 800b59c:	b173      	cbz	r3, 800b5bc <_svfprintf_r+0x5bc>
 800b59e:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 800b5a2:	6023      	str	r3, [r4, #0]
 800b5a4:	2301      	movs	r3, #1
 800b5a6:	6063      	str	r3, [r4, #4]
 800b5a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b5aa:	3301      	adds	r3, #1
 800b5ac:	9321      	str	r3, [sp, #132]	; 0x84
 800b5ae:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b5b0:	3301      	adds	r3, #1
 800b5b2:	2b07      	cmp	r3, #7
 800b5b4:	9320      	str	r3, [sp, #128]	; 0x80
 800b5b6:	f300 81da 	bgt.w	800b96e <_svfprintf_r+0x96e>
 800b5ba:	3408      	adds	r4, #8
 800b5bc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b5be:	b16b      	cbz	r3, 800b5dc <_svfprintf_r+0x5dc>
 800b5c0:	ab18      	add	r3, sp, #96	; 0x60
 800b5c2:	6023      	str	r3, [r4, #0]
 800b5c4:	2302      	movs	r3, #2
 800b5c6:	6063      	str	r3, [r4, #4]
 800b5c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b5ca:	3302      	adds	r3, #2
 800b5cc:	9321      	str	r3, [sp, #132]	; 0x84
 800b5ce:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b5d0:	3301      	adds	r3, #1
 800b5d2:	2b07      	cmp	r3, #7
 800b5d4:	9320      	str	r3, [sp, #128]	; 0x80
 800b5d6:	f300 81d4 	bgt.w	800b982 <_svfprintf_r+0x982>
 800b5da:	3408      	adds	r4, #8
 800b5dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b5de:	2b80      	cmp	r3, #128	; 0x80
 800b5e0:	d114      	bne.n	800b60c <_svfprintf_r+0x60c>
 800b5e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5e4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b5e6:	1a9b      	subs	r3, r3, r2
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	dd0f      	ble.n	800b60c <_svfprintf_r+0x60c>
 800b5ec:	4a8c      	ldr	r2, [pc, #560]	; (800b820 <_svfprintf_r+0x820>)
 800b5ee:	6022      	str	r2, [r4, #0]
 800b5f0:	2b10      	cmp	r3, #16
 800b5f2:	f300 81d0 	bgt.w	800b996 <_svfprintf_r+0x996>
 800b5f6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b5f8:	6063      	str	r3, [r4, #4]
 800b5fa:	4413      	add	r3, r2
 800b5fc:	9321      	str	r3, [sp, #132]	; 0x84
 800b5fe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b600:	3301      	adds	r3, #1
 800b602:	2b07      	cmp	r3, #7
 800b604:	9320      	str	r3, [sp, #128]	; 0x80
 800b606:	f300 81df 	bgt.w	800b9c8 <_svfprintf_r+0x9c8>
 800b60a:	3408      	adds	r4, #8
 800b60c:	eba6 0609 	sub.w	r6, r6, r9
 800b610:	2e00      	cmp	r6, #0
 800b612:	dd0f      	ble.n	800b634 <_svfprintf_r+0x634>
 800b614:	4b82      	ldr	r3, [pc, #520]	; (800b820 <_svfprintf_r+0x820>)
 800b616:	6023      	str	r3, [r4, #0]
 800b618:	2e10      	cmp	r6, #16
 800b61a:	f300 81df 	bgt.w	800b9dc <_svfprintf_r+0x9dc>
 800b61e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b620:	9821      	ldr	r0, [sp, #132]	; 0x84
 800b622:	6066      	str	r6, [r4, #4]
 800b624:	3301      	adds	r3, #1
 800b626:	4406      	add	r6, r0
 800b628:	2b07      	cmp	r3, #7
 800b62a:	9621      	str	r6, [sp, #132]	; 0x84
 800b62c:	9320      	str	r3, [sp, #128]	; 0x80
 800b62e:	f300 81ec 	bgt.w	800ba0a <_svfprintf_r+0xa0a>
 800b632:	3408      	adds	r4, #8
 800b634:	05eb      	lsls	r3, r5, #23
 800b636:	f100 81f2 	bmi.w	800ba1e <_svfprintf_r+0xa1e>
 800b63a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b63c:	e884 0300 	stmia.w	r4, {r8, r9}
 800b640:	444b      	add	r3, r9
 800b642:	9321      	str	r3, [sp, #132]	; 0x84
 800b644:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b646:	3301      	adds	r3, #1
 800b648:	2b07      	cmp	r3, #7
 800b64a:	9320      	str	r3, [sp, #128]	; 0x80
 800b64c:	f340 8419 	ble.w	800be82 <_svfprintf_r+0xe82>
 800b650:	aa1f      	add	r2, sp, #124	; 0x7c
 800b652:	4651      	mov	r1, sl
 800b654:	4658      	mov	r0, fp
 800b656:	f001 ff49 	bl	800d4ec <__ssprint_r>
 800b65a:	2800      	cmp	r0, #0
 800b65c:	f040 8431 	bne.w	800bec2 <_svfprintf_r+0xec2>
 800b660:	ac2c      	add	r4, sp, #176	; 0xb0
 800b662:	076b      	lsls	r3, r5, #29
 800b664:	f100 8410 	bmi.w	800be88 <_svfprintf_r+0xe88>
 800b668:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b66a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b66c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b66e:	428a      	cmp	r2, r1
 800b670:	bfac      	ite	ge
 800b672:	189b      	addge	r3, r3, r2
 800b674:	185b      	addlt	r3, r3, r1
 800b676:	9309      	str	r3, [sp, #36]	; 0x24
 800b678:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b67a:	b13b      	cbz	r3, 800b68c <_svfprintf_r+0x68c>
 800b67c:	aa1f      	add	r2, sp, #124	; 0x7c
 800b67e:	4651      	mov	r1, sl
 800b680:	4658      	mov	r0, fp
 800b682:	f001 ff33 	bl	800d4ec <__ssprint_r>
 800b686:	2800      	cmp	r0, #0
 800b688:	f040 841b 	bne.w	800bec2 <_svfprintf_r+0xec2>
 800b68c:	2300      	movs	r3, #0
 800b68e:	9320      	str	r3, [sp, #128]	; 0x80
 800b690:	9f04      	ldr	r7, [sp, #16]
 800b692:	ac2c      	add	r4, sp, #176	; 0xb0
 800b694:	e4ee      	b.n	800b074 <_svfprintf_r+0x74>
 800b696:	9b02      	ldr	r3, [sp, #8]
 800b698:	2b65      	cmp	r3, #101	; 0x65
 800b69a:	f77f af0b 	ble.w	800b4b4 <_svfprintf_r+0x4b4>
 800b69e:	9b02      	ldr	r3, [sp, #8]
 800b6a0:	2b66      	cmp	r3, #102	; 0x66
 800b6a2:	d124      	bne.n	800b6ee <_svfprintf_r+0x6ee>
 800b6a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	dd19      	ble.n	800b6de <_svfprintf_r+0x6de>
 800b6aa:	f1b9 0f00 	cmp.w	r9, #0
 800b6ae:	d101      	bne.n	800b6b4 <_svfprintf_r+0x6b4>
 800b6b0:	07ea      	lsls	r2, r5, #31
 800b6b2:	d502      	bpl.n	800b6ba <_svfprintf_r+0x6ba>
 800b6b4:	9a08      	ldr	r2, [sp, #32]
 800b6b6:	4413      	add	r3, r2
 800b6b8:	444b      	add	r3, r9
 800b6ba:	9f19      	ldr	r7, [sp, #100]	; 0x64
 800b6bc:	4699      	mov	r9, r3
 800b6be:	e735      	b.n	800b52c <_svfprintf_r+0x52c>
 800b6c0:	460a      	mov	r2, r1
 800b6c2:	e70c      	b.n	800b4de <_svfprintf_r+0x4de>
 800b6c4:	f812 1b01 	ldrb.w	r1, [r2], #1
 800b6c8:	f803 1b01 	strb.w	r1, [r3], #1
 800b6cc:	e71c      	b.n	800b508 <_svfprintf_r+0x508>
 800b6ce:	2230      	movs	r2, #48	; 0x30
 800b6d0:	4413      	add	r3, r2
 800b6d2:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 800b6d6:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 800b6da:	a91c      	add	r1, sp, #112	; 0x70
 800b6dc:	e718      	b.n	800b510 <_svfprintf_r+0x510>
 800b6de:	f1b9 0f00 	cmp.w	r9, #0
 800b6e2:	d101      	bne.n	800b6e8 <_svfprintf_r+0x6e8>
 800b6e4:	07eb      	lsls	r3, r5, #31
 800b6e6:	d515      	bpl.n	800b714 <_svfprintf_r+0x714>
 800b6e8:	9b08      	ldr	r3, [sp, #32]
 800b6ea:	3301      	adds	r3, #1
 800b6ec:	e7e4      	b.n	800b6b8 <_svfprintf_r+0x6b8>
 800b6ee:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b6f0:	9b03      	ldr	r3, [sp, #12]
 800b6f2:	429a      	cmp	r2, r3
 800b6f4:	db06      	blt.n	800b704 <_svfprintf_r+0x704>
 800b6f6:	07ef      	lsls	r7, r5, #31
 800b6f8:	d50e      	bpl.n	800b718 <_svfprintf_r+0x718>
 800b6fa:	9b08      	ldr	r3, [sp, #32]
 800b6fc:	4413      	add	r3, r2
 800b6fe:	2267      	movs	r2, #103	; 0x67
 800b700:	9202      	str	r2, [sp, #8]
 800b702:	e7da      	b.n	800b6ba <_svfprintf_r+0x6ba>
 800b704:	9b03      	ldr	r3, [sp, #12]
 800b706:	9908      	ldr	r1, [sp, #32]
 800b708:	2a00      	cmp	r2, #0
 800b70a:	440b      	add	r3, r1
 800b70c:	dcf7      	bgt.n	800b6fe <_svfprintf_r+0x6fe>
 800b70e:	f1c2 0201 	rsb	r2, r2, #1
 800b712:	e7f3      	b.n	800b6fc <_svfprintf_r+0x6fc>
 800b714:	2301      	movs	r3, #1
 800b716:	e7d0      	b.n	800b6ba <_svfprintf_r+0x6ba>
 800b718:	4613      	mov	r3, r2
 800b71a:	e7f0      	b.n	800b6fe <_svfprintf_r+0x6fe>
 800b71c:	b10b      	cbz	r3, 800b722 <_svfprintf_r+0x722>
 800b71e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800b722:	f015 0f20 	tst.w	r5, #32
 800b726:	f107 0304 	add.w	r3, r7, #4
 800b72a:	d008      	beq.n	800b73e <_svfprintf_r+0x73e>
 800b72c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b72e:	683a      	ldr	r2, [r7, #0]
 800b730:	17ce      	asrs	r6, r1, #31
 800b732:	4608      	mov	r0, r1
 800b734:	4631      	mov	r1, r6
 800b736:	e9c2 0100 	strd	r0, r1, [r2]
 800b73a:	461f      	mov	r7, r3
 800b73c:	e49a      	b.n	800b074 <_svfprintf_r+0x74>
 800b73e:	06ee      	lsls	r6, r5, #27
 800b740:	d503      	bpl.n	800b74a <_svfprintf_r+0x74a>
 800b742:	683a      	ldr	r2, [r7, #0]
 800b744:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b746:	6011      	str	r1, [r2, #0]
 800b748:	e7f7      	b.n	800b73a <_svfprintf_r+0x73a>
 800b74a:	0668      	lsls	r0, r5, #25
 800b74c:	d5f9      	bpl.n	800b742 <_svfprintf_r+0x742>
 800b74e:	683a      	ldr	r2, [r7, #0]
 800b750:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 800b754:	8011      	strh	r1, [r2, #0]
 800b756:	e7f0      	b.n	800b73a <_svfprintf_r+0x73a>
 800b758:	f045 0510 	orr.w	r5, r5, #16
 800b75c:	f015 0320 	ands.w	r3, r5, #32
 800b760:	d022      	beq.n	800b7a8 <_svfprintf_r+0x7a8>
 800b762:	3707      	adds	r7, #7
 800b764:	f027 0707 	bic.w	r7, r7, #7
 800b768:	f107 0308 	add.w	r3, r7, #8
 800b76c:	e9d7 6700 	ldrd	r6, r7, [r7]
 800b770:	9304      	str	r3, [sp, #16]
 800b772:	2300      	movs	r3, #0
 800b774:	2200      	movs	r2, #0
 800b776:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800b77a:	f1b9 3fff 	cmp.w	r9, #4294967295
 800b77e:	f000 83db 	beq.w	800bf38 <_svfprintf_r+0xf38>
 800b782:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 800b786:	920b      	str	r2, [sp, #44]	; 0x2c
 800b788:	ea56 0207 	orrs.w	r2, r6, r7
 800b78c:	f040 83d9 	bne.w	800bf42 <_svfprintf_r+0xf42>
 800b790:	f1b9 0f00 	cmp.w	r9, #0
 800b794:	f000 80aa 	beq.w	800b8ec <_svfprintf_r+0x8ec>
 800b798:	2b01      	cmp	r3, #1
 800b79a:	d076      	beq.n	800b88a <_svfprintf_r+0x88a>
 800b79c:	2b02      	cmp	r3, #2
 800b79e:	f000 8091 	beq.w	800b8c4 <_svfprintf_r+0x8c4>
 800b7a2:	2600      	movs	r6, #0
 800b7a4:	2700      	movs	r7, #0
 800b7a6:	e3d2      	b.n	800bf4e <_svfprintf_r+0xf4e>
 800b7a8:	1d3a      	adds	r2, r7, #4
 800b7aa:	f015 0110 	ands.w	r1, r5, #16
 800b7ae:	9204      	str	r2, [sp, #16]
 800b7b0:	d002      	beq.n	800b7b8 <_svfprintf_r+0x7b8>
 800b7b2:	683e      	ldr	r6, [r7, #0]
 800b7b4:	2700      	movs	r7, #0
 800b7b6:	e7dd      	b.n	800b774 <_svfprintf_r+0x774>
 800b7b8:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 800b7bc:	d0f9      	beq.n	800b7b2 <_svfprintf_r+0x7b2>
 800b7be:	883e      	ldrh	r6, [r7, #0]
 800b7c0:	2700      	movs	r7, #0
 800b7c2:	e7d6      	b.n	800b772 <_svfprintf_r+0x772>
 800b7c4:	1d3b      	adds	r3, r7, #4
 800b7c6:	9304      	str	r3, [sp, #16]
 800b7c8:	2330      	movs	r3, #48	; 0x30
 800b7ca:	2278      	movs	r2, #120	; 0x78
 800b7cc:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800b7d0:	4b14      	ldr	r3, [pc, #80]	; (800b824 <_svfprintf_r+0x824>)
 800b7d2:	683e      	ldr	r6, [r7, #0]
 800b7d4:	9311      	str	r3, [sp, #68]	; 0x44
 800b7d6:	2700      	movs	r7, #0
 800b7d8:	f045 0502 	orr.w	r5, r5, #2
 800b7dc:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 800b7e0:	2302      	movs	r3, #2
 800b7e2:	9202      	str	r2, [sp, #8]
 800b7e4:	e7c6      	b.n	800b774 <_svfprintf_r+0x774>
 800b7e6:	1d3b      	adds	r3, r7, #4
 800b7e8:	2600      	movs	r6, #0
 800b7ea:	f1b9 3fff 	cmp.w	r9, #4294967295
 800b7ee:	9304      	str	r3, [sp, #16]
 800b7f0:	f8d7 8000 	ldr.w	r8, [r7]
 800b7f4:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 800b7f8:	d00a      	beq.n	800b810 <_svfprintf_r+0x810>
 800b7fa:	464a      	mov	r2, r9
 800b7fc:	4631      	mov	r1, r6
 800b7fe:	4640      	mov	r0, r8
 800b800:	f7f4 fce6 	bl	80001d0 <memchr>
 800b804:	2800      	cmp	r0, #0
 800b806:	f000 808d 	beq.w	800b924 <_svfprintf_r+0x924>
 800b80a:	eba0 0908 	sub.w	r9, r0, r8
 800b80e:	e5cb      	b.n	800b3a8 <_svfprintf_r+0x3a8>
 800b810:	4640      	mov	r0, r8
 800b812:	f7f4 fd2d 	bl	8000270 <strlen>
 800b816:	4681      	mov	r9, r0
 800b818:	e5c6      	b.n	800b3a8 <_svfprintf_r+0x3a8>
 800b81a:	bf00      	nop
 800b81c:	0800d928 	.word	0x0800d928
 800b820:	0800d938 	.word	0x0800d938
 800b824:	0800d879 	.word	0x0800d879
 800b828:	f045 0510 	orr.w	r5, r5, #16
 800b82c:	06a9      	lsls	r1, r5, #26
 800b82e:	d509      	bpl.n	800b844 <_svfprintf_r+0x844>
 800b830:	3707      	adds	r7, #7
 800b832:	f027 0707 	bic.w	r7, r7, #7
 800b836:	f107 0308 	add.w	r3, r7, #8
 800b83a:	e9d7 6700 	ldrd	r6, r7, [r7]
 800b83e:	9304      	str	r3, [sp, #16]
 800b840:	2301      	movs	r3, #1
 800b842:	e797      	b.n	800b774 <_svfprintf_r+0x774>
 800b844:	1d3b      	adds	r3, r7, #4
 800b846:	f015 0f10 	tst.w	r5, #16
 800b84a:	9304      	str	r3, [sp, #16]
 800b84c:	d001      	beq.n	800b852 <_svfprintf_r+0x852>
 800b84e:	683e      	ldr	r6, [r7, #0]
 800b850:	e002      	b.n	800b858 <_svfprintf_r+0x858>
 800b852:	066a      	lsls	r2, r5, #25
 800b854:	d5fb      	bpl.n	800b84e <_svfprintf_r+0x84e>
 800b856:	883e      	ldrh	r6, [r7, #0]
 800b858:	2700      	movs	r7, #0
 800b85a:	e7f1      	b.n	800b840 <_svfprintf_r+0x840>
 800b85c:	b10b      	cbz	r3, 800b862 <_svfprintf_r+0x862>
 800b85e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800b862:	4ba3      	ldr	r3, [pc, #652]	; (800baf0 <_svfprintf_r+0xaf0>)
 800b864:	e4c2      	b.n	800b1ec <_svfprintf_r+0x1ec>
 800b866:	1d3b      	adds	r3, r7, #4
 800b868:	f015 0f10 	tst.w	r5, #16
 800b86c:	9304      	str	r3, [sp, #16]
 800b86e:	d001      	beq.n	800b874 <_svfprintf_r+0x874>
 800b870:	683e      	ldr	r6, [r7, #0]
 800b872:	e002      	b.n	800b87a <_svfprintf_r+0x87a>
 800b874:	066e      	lsls	r6, r5, #25
 800b876:	d5fb      	bpl.n	800b870 <_svfprintf_r+0x870>
 800b878:	883e      	ldrh	r6, [r7, #0]
 800b87a:	2700      	movs	r7, #0
 800b87c:	e4c2      	b.n	800b204 <_svfprintf_r+0x204>
 800b87e:	4643      	mov	r3, r8
 800b880:	e366      	b.n	800bf50 <_svfprintf_r+0xf50>
 800b882:	2f00      	cmp	r7, #0
 800b884:	bf08      	it	eq
 800b886:	2e0a      	cmpeq	r6, #10
 800b888:	d205      	bcs.n	800b896 <_svfprintf_r+0x896>
 800b88a:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 800b88e:	3630      	adds	r6, #48	; 0x30
 800b890:	f808 6d41 	strb.w	r6, [r8, #-65]!
 800b894:	e377      	b.n	800bf86 <_svfprintf_r+0xf86>
 800b896:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 800b89a:	4630      	mov	r0, r6
 800b89c:	4639      	mov	r1, r7
 800b89e:	220a      	movs	r2, #10
 800b8a0:	2300      	movs	r3, #0
 800b8a2:	f7f5 f9cd 	bl	8000c40 <__aeabi_uldivmod>
 800b8a6:	3230      	adds	r2, #48	; 0x30
 800b8a8:	f808 2d01 	strb.w	r2, [r8, #-1]!
 800b8ac:	2300      	movs	r3, #0
 800b8ae:	4630      	mov	r0, r6
 800b8b0:	4639      	mov	r1, r7
 800b8b2:	220a      	movs	r2, #10
 800b8b4:	f7f5 f9c4 	bl	8000c40 <__aeabi_uldivmod>
 800b8b8:	4606      	mov	r6, r0
 800b8ba:	460f      	mov	r7, r1
 800b8bc:	ea56 0307 	orrs.w	r3, r6, r7
 800b8c0:	d1eb      	bne.n	800b89a <_svfprintf_r+0x89a>
 800b8c2:	e360      	b.n	800bf86 <_svfprintf_r+0xf86>
 800b8c4:	2600      	movs	r6, #0
 800b8c6:	2700      	movs	r7, #0
 800b8c8:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 800b8cc:	f006 030f 	and.w	r3, r6, #15
 800b8d0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b8d2:	5cd3      	ldrb	r3, [r2, r3]
 800b8d4:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800b8d8:	0933      	lsrs	r3, r6, #4
 800b8da:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800b8de:	093a      	lsrs	r2, r7, #4
 800b8e0:	461e      	mov	r6, r3
 800b8e2:	4617      	mov	r7, r2
 800b8e4:	ea56 0307 	orrs.w	r3, r6, r7
 800b8e8:	d1f0      	bne.n	800b8cc <_svfprintf_r+0x8cc>
 800b8ea:	e34c      	b.n	800bf86 <_svfprintf_r+0xf86>
 800b8ec:	b93b      	cbnz	r3, 800b8fe <_svfprintf_r+0x8fe>
 800b8ee:	07ea      	lsls	r2, r5, #31
 800b8f0:	d505      	bpl.n	800b8fe <_svfprintf_r+0x8fe>
 800b8f2:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 800b8f6:	2330      	movs	r3, #48	; 0x30
 800b8f8:	f808 3d41 	strb.w	r3, [r8, #-65]!
 800b8fc:	e343      	b.n	800bf86 <_svfprintf_r+0xf86>
 800b8fe:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 800b902:	e340      	b.n	800bf86 <_svfprintf_r+0xf86>
 800b904:	b10b      	cbz	r3, 800b90a <_svfprintf_r+0x90a>
 800b906:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800b90a:	9b02      	ldr	r3, [sp, #8]
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	f000 82f7 	beq.w	800bf00 <_svfprintf_r+0xf00>
 800b912:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800b916:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800b91a:	2600      	movs	r6, #0
 800b91c:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 800b920:	9704      	str	r7, [sp, #16]
 800b922:	e4e8      	b.n	800b2f6 <_svfprintf_r+0x2f6>
 800b924:	4606      	mov	r6, r0
 800b926:	e53f      	b.n	800b3a8 <_svfprintf_r+0x3a8>
 800b928:	2310      	movs	r3, #16
 800b92a:	6063      	str	r3, [r4, #4]
 800b92c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b92e:	3310      	adds	r3, #16
 800b930:	9321      	str	r3, [sp, #132]	; 0x84
 800b932:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b934:	3301      	adds	r3, #1
 800b936:	2b07      	cmp	r3, #7
 800b938:	9320      	str	r3, [sp, #128]	; 0x80
 800b93a:	dc04      	bgt.n	800b946 <_svfprintf_r+0x946>
 800b93c:	3408      	adds	r4, #8
 800b93e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b940:	3b10      	subs	r3, #16
 800b942:	930c      	str	r3, [sp, #48]	; 0x30
 800b944:	e615      	b.n	800b572 <_svfprintf_r+0x572>
 800b946:	aa1f      	add	r2, sp, #124	; 0x7c
 800b948:	4651      	mov	r1, sl
 800b94a:	4658      	mov	r0, fp
 800b94c:	f001 fdce 	bl	800d4ec <__ssprint_r>
 800b950:	2800      	cmp	r0, #0
 800b952:	f040 82b6 	bne.w	800bec2 <_svfprintf_r+0xec2>
 800b956:	ac2c      	add	r4, sp, #176	; 0xb0
 800b958:	e7f1      	b.n	800b93e <_svfprintf_r+0x93e>
 800b95a:	aa1f      	add	r2, sp, #124	; 0x7c
 800b95c:	4651      	mov	r1, sl
 800b95e:	4658      	mov	r0, fp
 800b960:	f001 fdc4 	bl	800d4ec <__ssprint_r>
 800b964:	2800      	cmp	r0, #0
 800b966:	f040 82ac 	bne.w	800bec2 <_svfprintf_r+0xec2>
 800b96a:	ac2c      	add	r4, sp, #176	; 0xb0
 800b96c:	e614      	b.n	800b598 <_svfprintf_r+0x598>
 800b96e:	aa1f      	add	r2, sp, #124	; 0x7c
 800b970:	4651      	mov	r1, sl
 800b972:	4658      	mov	r0, fp
 800b974:	f001 fdba 	bl	800d4ec <__ssprint_r>
 800b978:	2800      	cmp	r0, #0
 800b97a:	f040 82a2 	bne.w	800bec2 <_svfprintf_r+0xec2>
 800b97e:	ac2c      	add	r4, sp, #176	; 0xb0
 800b980:	e61c      	b.n	800b5bc <_svfprintf_r+0x5bc>
 800b982:	aa1f      	add	r2, sp, #124	; 0x7c
 800b984:	4651      	mov	r1, sl
 800b986:	4658      	mov	r0, fp
 800b988:	f001 fdb0 	bl	800d4ec <__ssprint_r>
 800b98c:	2800      	cmp	r0, #0
 800b98e:	f040 8298 	bne.w	800bec2 <_svfprintf_r+0xec2>
 800b992:	ac2c      	add	r4, sp, #176	; 0xb0
 800b994:	e622      	b.n	800b5dc <_svfprintf_r+0x5dc>
 800b996:	2210      	movs	r2, #16
 800b998:	6062      	str	r2, [r4, #4]
 800b99a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b99c:	3210      	adds	r2, #16
 800b99e:	9221      	str	r2, [sp, #132]	; 0x84
 800b9a0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b9a2:	3201      	adds	r2, #1
 800b9a4:	2a07      	cmp	r2, #7
 800b9a6:	9220      	str	r2, [sp, #128]	; 0x80
 800b9a8:	dc02      	bgt.n	800b9b0 <_svfprintf_r+0x9b0>
 800b9aa:	3408      	adds	r4, #8
 800b9ac:	3b10      	subs	r3, #16
 800b9ae:	e61d      	b.n	800b5ec <_svfprintf_r+0x5ec>
 800b9b0:	aa1f      	add	r2, sp, #124	; 0x7c
 800b9b2:	4651      	mov	r1, sl
 800b9b4:	4658      	mov	r0, fp
 800b9b6:	930c      	str	r3, [sp, #48]	; 0x30
 800b9b8:	f001 fd98 	bl	800d4ec <__ssprint_r>
 800b9bc:	2800      	cmp	r0, #0
 800b9be:	f040 8280 	bne.w	800bec2 <_svfprintf_r+0xec2>
 800b9c2:	ac2c      	add	r4, sp, #176	; 0xb0
 800b9c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b9c6:	e7f1      	b.n	800b9ac <_svfprintf_r+0x9ac>
 800b9c8:	aa1f      	add	r2, sp, #124	; 0x7c
 800b9ca:	4651      	mov	r1, sl
 800b9cc:	4658      	mov	r0, fp
 800b9ce:	f001 fd8d 	bl	800d4ec <__ssprint_r>
 800b9d2:	2800      	cmp	r0, #0
 800b9d4:	f040 8275 	bne.w	800bec2 <_svfprintf_r+0xec2>
 800b9d8:	ac2c      	add	r4, sp, #176	; 0xb0
 800b9da:	e617      	b.n	800b60c <_svfprintf_r+0x60c>
 800b9dc:	2310      	movs	r3, #16
 800b9de:	6063      	str	r3, [r4, #4]
 800b9e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b9e2:	3310      	adds	r3, #16
 800b9e4:	9321      	str	r3, [sp, #132]	; 0x84
 800b9e6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b9e8:	3301      	adds	r3, #1
 800b9ea:	2b07      	cmp	r3, #7
 800b9ec:	9320      	str	r3, [sp, #128]	; 0x80
 800b9ee:	dc02      	bgt.n	800b9f6 <_svfprintf_r+0x9f6>
 800b9f0:	3408      	adds	r4, #8
 800b9f2:	3e10      	subs	r6, #16
 800b9f4:	e60e      	b.n	800b614 <_svfprintf_r+0x614>
 800b9f6:	aa1f      	add	r2, sp, #124	; 0x7c
 800b9f8:	4651      	mov	r1, sl
 800b9fa:	4658      	mov	r0, fp
 800b9fc:	f001 fd76 	bl	800d4ec <__ssprint_r>
 800ba00:	2800      	cmp	r0, #0
 800ba02:	f040 825e 	bne.w	800bec2 <_svfprintf_r+0xec2>
 800ba06:	ac2c      	add	r4, sp, #176	; 0xb0
 800ba08:	e7f3      	b.n	800b9f2 <_svfprintf_r+0x9f2>
 800ba0a:	aa1f      	add	r2, sp, #124	; 0x7c
 800ba0c:	4651      	mov	r1, sl
 800ba0e:	4658      	mov	r0, fp
 800ba10:	f001 fd6c 	bl	800d4ec <__ssprint_r>
 800ba14:	2800      	cmp	r0, #0
 800ba16:	f040 8254 	bne.w	800bec2 <_svfprintf_r+0xec2>
 800ba1a:	ac2c      	add	r4, sp, #176	; 0xb0
 800ba1c:	e60a      	b.n	800b634 <_svfprintf_r+0x634>
 800ba1e:	9b02      	ldr	r3, [sp, #8]
 800ba20:	2b65      	cmp	r3, #101	; 0x65
 800ba22:	f340 81a9 	ble.w	800bd78 <_svfprintf_r+0xd78>
 800ba26:	2200      	movs	r2, #0
 800ba28:	2300      	movs	r3, #0
 800ba2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ba2e:	f7f5 f847 	bl	8000ac0 <__aeabi_dcmpeq>
 800ba32:	2800      	cmp	r0, #0
 800ba34:	d062      	beq.n	800bafc <_svfprintf_r+0xafc>
 800ba36:	4b2f      	ldr	r3, [pc, #188]	; (800baf4 <_svfprintf_r+0xaf4>)
 800ba38:	6023      	str	r3, [r4, #0]
 800ba3a:	2301      	movs	r3, #1
 800ba3c:	6063      	str	r3, [r4, #4]
 800ba3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ba40:	3301      	adds	r3, #1
 800ba42:	9321      	str	r3, [sp, #132]	; 0x84
 800ba44:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ba46:	3301      	adds	r3, #1
 800ba48:	2b07      	cmp	r3, #7
 800ba4a:	9320      	str	r3, [sp, #128]	; 0x80
 800ba4c:	dc25      	bgt.n	800ba9a <_svfprintf_r+0xa9a>
 800ba4e:	3408      	adds	r4, #8
 800ba50:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ba52:	9a03      	ldr	r2, [sp, #12]
 800ba54:	4293      	cmp	r3, r2
 800ba56:	db02      	blt.n	800ba5e <_svfprintf_r+0xa5e>
 800ba58:	07ee      	lsls	r6, r5, #31
 800ba5a:	f57f ae02 	bpl.w	800b662 <_svfprintf_r+0x662>
 800ba5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ba60:	6023      	str	r3, [r4, #0]
 800ba62:	9b08      	ldr	r3, [sp, #32]
 800ba64:	6063      	str	r3, [r4, #4]
 800ba66:	9a08      	ldr	r2, [sp, #32]
 800ba68:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ba6a:	4413      	add	r3, r2
 800ba6c:	9321      	str	r3, [sp, #132]	; 0x84
 800ba6e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ba70:	3301      	adds	r3, #1
 800ba72:	2b07      	cmp	r3, #7
 800ba74:	9320      	str	r3, [sp, #128]	; 0x80
 800ba76:	dc1a      	bgt.n	800baae <_svfprintf_r+0xaae>
 800ba78:	3408      	adds	r4, #8
 800ba7a:	9b03      	ldr	r3, [sp, #12]
 800ba7c:	1e5e      	subs	r6, r3, #1
 800ba7e:	2e00      	cmp	r6, #0
 800ba80:	f77f adef 	ble.w	800b662 <_svfprintf_r+0x662>
 800ba84:	4f1c      	ldr	r7, [pc, #112]	; (800baf8 <_svfprintf_r+0xaf8>)
 800ba86:	f04f 0810 	mov.w	r8, #16
 800ba8a:	2e10      	cmp	r6, #16
 800ba8c:	6027      	str	r7, [r4, #0]
 800ba8e:	dc18      	bgt.n	800bac2 <_svfprintf_r+0xac2>
 800ba90:	6066      	str	r6, [r4, #4]
 800ba92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ba94:	441e      	add	r6, r3
 800ba96:	9621      	str	r6, [sp, #132]	; 0x84
 800ba98:	e5d4      	b.n	800b644 <_svfprintf_r+0x644>
 800ba9a:	aa1f      	add	r2, sp, #124	; 0x7c
 800ba9c:	4651      	mov	r1, sl
 800ba9e:	4658      	mov	r0, fp
 800baa0:	f001 fd24 	bl	800d4ec <__ssprint_r>
 800baa4:	2800      	cmp	r0, #0
 800baa6:	f040 820c 	bne.w	800bec2 <_svfprintf_r+0xec2>
 800baaa:	ac2c      	add	r4, sp, #176	; 0xb0
 800baac:	e7d0      	b.n	800ba50 <_svfprintf_r+0xa50>
 800baae:	aa1f      	add	r2, sp, #124	; 0x7c
 800bab0:	4651      	mov	r1, sl
 800bab2:	4658      	mov	r0, fp
 800bab4:	f001 fd1a 	bl	800d4ec <__ssprint_r>
 800bab8:	2800      	cmp	r0, #0
 800baba:	f040 8202 	bne.w	800bec2 <_svfprintf_r+0xec2>
 800babe:	ac2c      	add	r4, sp, #176	; 0xb0
 800bac0:	e7db      	b.n	800ba7a <_svfprintf_r+0xa7a>
 800bac2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bac4:	f8c4 8004 	str.w	r8, [r4, #4]
 800bac8:	3310      	adds	r3, #16
 800baca:	9321      	str	r3, [sp, #132]	; 0x84
 800bacc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bace:	3301      	adds	r3, #1
 800bad0:	2b07      	cmp	r3, #7
 800bad2:	9320      	str	r3, [sp, #128]	; 0x80
 800bad4:	dc02      	bgt.n	800badc <_svfprintf_r+0xadc>
 800bad6:	3408      	adds	r4, #8
 800bad8:	3e10      	subs	r6, #16
 800bada:	e7d6      	b.n	800ba8a <_svfprintf_r+0xa8a>
 800badc:	aa1f      	add	r2, sp, #124	; 0x7c
 800bade:	4651      	mov	r1, sl
 800bae0:	4658      	mov	r0, fp
 800bae2:	f001 fd03 	bl	800d4ec <__ssprint_r>
 800bae6:	2800      	cmp	r0, #0
 800bae8:	f040 81eb 	bne.w	800bec2 <_svfprintf_r+0xec2>
 800baec:	ac2c      	add	r4, sp, #176	; 0xb0
 800baee:	e7f3      	b.n	800bad8 <_svfprintf_r+0xad8>
 800baf0:	0800d879 	.word	0x0800d879
 800baf4:	0800d926 	.word	0x0800d926
 800baf8:	0800d938 	.word	0x0800d938
 800bafc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	dc7a      	bgt.n	800bbf8 <_svfprintf_r+0xbf8>
 800bb02:	4b9b      	ldr	r3, [pc, #620]	; (800bd70 <_svfprintf_r+0xd70>)
 800bb04:	6023      	str	r3, [r4, #0]
 800bb06:	2301      	movs	r3, #1
 800bb08:	6063      	str	r3, [r4, #4]
 800bb0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bb0c:	3301      	adds	r3, #1
 800bb0e:	9321      	str	r3, [sp, #132]	; 0x84
 800bb10:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bb12:	3301      	adds	r3, #1
 800bb14:	2b07      	cmp	r3, #7
 800bb16:	9320      	str	r3, [sp, #128]	; 0x80
 800bb18:	dc44      	bgt.n	800bba4 <_svfprintf_r+0xba4>
 800bb1a:	3408      	adds	r4, #8
 800bb1c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800bb1e:	b923      	cbnz	r3, 800bb2a <_svfprintf_r+0xb2a>
 800bb20:	9b03      	ldr	r3, [sp, #12]
 800bb22:	b913      	cbnz	r3, 800bb2a <_svfprintf_r+0xb2a>
 800bb24:	07e8      	lsls	r0, r5, #31
 800bb26:	f57f ad9c 	bpl.w	800b662 <_svfprintf_r+0x662>
 800bb2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bb2c:	6023      	str	r3, [r4, #0]
 800bb2e:	9b08      	ldr	r3, [sp, #32]
 800bb30:	6063      	str	r3, [r4, #4]
 800bb32:	9a08      	ldr	r2, [sp, #32]
 800bb34:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bb36:	4413      	add	r3, r2
 800bb38:	9321      	str	r3, [sp, #132]	; 0x84
 800bb3a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bb3c:	3301      	adds	r3, #1
 800bb3e:	2b07      	cmp	r3, #7
 800bb40:	9320      	str	r3, [sp, #128]	; 0x80
 800bb42:	dc39      	bgt.n	800bbb8 <_svfprintf_r+0xbb8>
 800bb44:	f104 0308 	add.w	r3, r4, #8
 800bb48:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800bb4a:	2e00      	cmp	r6, #0
 800bb4c:	da19      	bge.n	800bb82 <_svfprintf_r+0xb82>
 800bb4e:	4f89      	ldr	r7, [pc, #548]	; (800bd74 <_svfprintf_r+0xd74>)
 800bb50:	4276      	negs	r6, r6
 800bb52:	2410      	movs	r4, #16
 800bb54:	2e10      	cmp	r6, #16
 800bb56:	601f      	str	r7, [r3, #0]
 800bb58:	dc38      	bgt.n	800bbcc <_svfprintf_r+0xbcc>
 800bb5a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bb5c:	605e      	str	r6, [r3, #4]
 800bb5e:	4416      	add	r6, r2
 800bb60:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800bb62:	9621      	str	r6, [sp, #132]	; 0x84
 800bb64:	3201      	adds	r2, #1
 800bb66:	2a07      	cmp	r2, #7
 800bb68:	f103 0308 	add.w	r3, r3, #8
 800bb6c:	9220      	str	r2, [sp, #128]	; 0x80
 800bb6e:	dd08      	ble.n	800bb82 <_svfprintf_r+0xb82>
 800bb70:	aa1f      	add	r2, sp, #124	; 0x7c
 800bb72:	4651      	mov	r1, sl
 800bb74:	4658      	mov	r0, fp
 800bb76:	f001 fcb9 	bl	800d4ec <__ssprint_r>
 800bb7a:	2800      	cmp	r0, #0
 800bb7c:	f040 81a1 	bne.w	800bec2 <_svfprintf_r+0xec2>
 800bb80:	ab2c      	add	r3, sp, #176	; 0xb0
 800bb82:	9a03      	ldr	r2, [sp, #12]
 800bb84:	605a      	str	r2, [r3, #4]
 800bb86:	9903      	ldr	r1, [sp, #12]
 800bb88:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bb8a:	f8c3 8000 	str.w	r8, [r3]
 800bb8e:	440a      	add	r2, r1
 800bb90:	9221      	str	r2, [sp, #132]	; 0x84
 800bb92:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800bb94:	3201      	adds	r2, #1
 800bb96:	2a07      	cmp	r2, #7
 800bb98:	9220      	str	r2, [sp, #128]	; 0x80
 800bb9a:	f73f ad59 	bgt.w	800b650 <_svfprintf_r+0x650>
 800bb9e:	f103 0408 	add.w	r4, r3, #8
 800bba2:	e55e      	b.n	800b662 <_svfprintf_r+0x662>
 800bba4:	aa1f      	add	r2, sp, #124	; 0x7c
 800bba6:	4651      	mov	r1, sl
 800bba8:	4658      	mov	r0, fp
 800bbaa:	f001 fc9f 	bl	800d4ec <__ssprint_r>
 800bbae:	2800      	cmp	r0, #0
 800bbb0:	f040 8187 	bne.w	800bec2 <_svfprintf_r+0xec2>
 800bbb4:	ac2c      	add	r4, sp, #176	; 0xb0
 800bbb6:	e7b1      	b.n	800bb1c <_svfprintf_r+0xb1c>
 800bbb8:	aa1f      	add	r2, sp, #124	; 0x7c
 800bbba:	4651      	mov	r1, sl
 800bbbc:	4658      	mov	r0, fp
 800bbbe:	f001 fc95 	bl	800d4ec <__ssprint_r>
 800bbc2:	2800      	cmp	r0, #0
 800bbc4:	f040 817d 	bne.w	800bec2 <_svfprintf_r+0xec2>
 800bbc8:	ab2c      	add	r3, sp, #176	; 0xb0
 800bbca:	e7bd      	b.n	800bb48 <_svfprintf_r+0xb48>
 800bbcc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bbce:	605c      	str	r4, [r3, #4]
 800bbd0:	3210      	adds	r2, #16
 800bbd2:	9221      	str	r2, [sp, #132]	; 0x84
 800bbd4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800bbd6:	3201      	adds	r2, #1
 800bbd8:	2a07      	cmp	r2, #7
 800bbda:	9220      	str	r2, [sp, #128]	; 0x80
 800bbdc:	dc02      	bgt.n	800bbe4 <_svfprintf_r+0xbe4>
 800bbde:	3308      	adds	r3, #8
 800bbe0:	3e10      	subs	r6, #16
 800bbe2:	e7b7      	b.n	800bb54 <_svfprintf_r+0xb54>
 800bbe4:	aa1f      	add	r2, sp, #124	; 0x7c
 800bbe6:	4651      	mov	r1, sl
 800bbe8:	4658      	mov	r0, fp
 800bbea:	f001 fc7f 	bl	800d4ec <__ssprint_r>
 800bbee:	2800      	cmp	r0, #0
 800bbf0:	f040 8167 	bne.w	800bec2 <_svfprintf_r+0xec2>
 800bbf4:	ab2c      	add	r3, sp, #176	; 0xb0
 800bbf6:	e7f3      	b.n	800bbe0 <_svfprintf_r+0xbe0>
 800bbf8:	9b03      	ldr	r3, [sp, #12]
 800bbfa:	42bb      	cmp	r3, r7
 800bbfc:	bfa8      	it	ge
 800bbfe:	463b      	movge	r3, r7
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	461e      	mov	r6, r3
 800bc04:	dd0b      	ble.n	800bc1e <_svfprintf_r+0xc1e>
 800bc06:	6063      	str	r3, [r4, #4]
 800bc08:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bc0a:	f8c4 8000 	str.w	r8, [r4]
 800bc0e:	4433      	add	r3, r6
 800bc10:	9321      	str	r3, [sp, #132]	; 0x84
 800bc12:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bc14:	3301      	adds	r3, #1
 800bc16:	2b07      	cmp	r3, #7
 800bc18:	9320      	str	r3, [sp, #128]	; 0x80
 800bc1a:	dc5f      	bgt.n	800bcdc <_svfprintf_r+0xcdc>
 800bc1c:	3408      	adds	r4, #8
 800bc1e:	2e00      	cmp	r6, #0
 800bc20:	bfac      	ite	ge
 800bc22:	1bbe      	subge	r6, r7, r6
 800bc24:	463e      	movlt	r6, r7
 800bc26:	2e00      	cmp	r6, #0
 800bc28:	dd0f      	ble.n	800bc4a <_svfprintf_r+0xc4a>
 800bc2a:	f8df 9148 	ldr.w	r9, [pc, #328]	; 800bd74 <_svfprintf_r+0xd74>
 800bc2e:	f8c4 9000 	str.w	r9, [r4]
 800bc32:	2e10      	cmp	r6, #16
 800bc34:	dc5c      	bgt.n	800bcf0 <_svfprintf_r+0xcf0>
 800bc36:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bc38:	6066      	str	r6, [r4, #4]
 800bc3a:	441e      	add	r6, r3
 800bc3c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bc3e:	9621      	str	r6, [sp, #132]	; 0x84
 800bc40:	3301      	adds	r3, #1
 800bc42:	2b07      	cmp	r3, #7
 800bc44:	9320      	str	r3, [sp, #128]	; 0x80
 800bc46:	dc6a      	bgt.n	800bd1e <_svfprintf_r+0xd1e>
 800bc48:	3408      	adds	r4, #8
 800bc4a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800bc4c:	9a03      	ldr	r2, [sp, #12]
 800bc4e:	4293      	cmp	r3, r2
 800bc50:	db01      	blt.n	800bc56 <_svfprintf_r+0xc56>
 800bc52:	07e9      	lsls	r1, r5, #31
 800bc54:	d50d      	bpl.n	800bc72 <_svfprintf_r+0xc72>
 800bc56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bc58:	6023      	str	r3, [r4, #0]
 800bc5a:	9b08      	ldr	r3, [sp, #32]
 800bc5c:	6063      	str	r3, [r4, #4]
 800bc5e:	9a08      	ldr	r2, [sp, #32]
 800bc60:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bc62:	4413      	add	r3, r2
 800bc64:	9321      	str	r3, [sp, #132]	; 0x84
 800bc66:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bc68:	3301      	adds	r3, #1
 800bc6a:	2b07      	cmp	r3, #7
 800bc6c:	9320      	str	r3, [sp, #128]	; 0x80
 800bc6e:	dc60      	bgt.n	800bd32 <_svfprintf_r+0xd32>
 800bc70:	3408      	adds	r4, #8
 800bc72:	9b03      	ldr	r3, [sp, #12]
 800bc74:	9a03      	ldr	r2, [sp, #12]
 800bc76:	1bde      	subs	r6, r3, r7
 800bc78:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800bc7a:	1ad3      	subs	r3, r2, r3
 800bc7c:	429e      	cmp	r6, r3
 800bc7e:	bfa8      	it	ge
 800bc80:	461e      	movge	r6, r3
 800bc82:	2e00      	cmp	r6, #0
 800bc84:	dd0b      	ble.n	800bc9e <_svfprintf_r+0xc9e>
 800bc86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bc88:	6066      	str	r6, [r4, #4]
 800bc8a:	4433      	add	r3, r6
 800bc8c:	9321      	str	r3, [sp, #132]	; 0x84
 800bc8e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bc90:	3301      	adds	r3, #1
 800bc92:	4447      	add	r7, r8
 800bc94:	2b07      	cmp	r3, #7
 800bc96:	6027      	str	r7, [r4, #0]
 800bc98:	9320      	str	r3, [sp, #128]	; 0x80
 800bc9a:	dc54      	bgt.n	800bd46 <_svfprintf_r+0xd46>
 800bc9c:	3408      	adds	r4, #8
 800bc9e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800bca0:	9a03      	ldr	r2, [sp, #12]
 800bca2:	2e00      	cmp	r6, #0
 800bca4:	eba2 0303 	sub.w	r3, r2, r3
 800bca8:	bfac      	ite	ge
 800bcaa:	1b9e      	subge	r6, r3, r6
 800bcac:	461e      	movlt	r6, r3
 800bcae:	2e00      	cmp	r6, #0
 800bcb0:	f77f acd7 	ble.w	800b662 <_svfprintf_r+0x662>
 800bcb4:	4f2f      	ldr	r7, [pc, #188]	; (800bd74 <_svfprintf_r+0xd74>)
 800bcb6:	f04f 0810 	mov.w	r8, #16
 800bcba:	2e10      	cmp	r6, #16
 800bcbc:	6027      	str	r7, [r4, #0]
 800bcbe:	f77f aee7 	ble.w	800ba90 <_svfprintf_r+0xa90>
 800bcc2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bcc4:	f8c4 8004 	str.w	r8, [r4, #4]
 800bcc8:	3310      	adds	r3, #16
 800bcca:	9321      	str	r3, [sp, #132]	; 0x84
 800bccc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bcce:	3301      	adds	r3, #1
 800bcd0:	2b07      	cmp	r3, #7
 800bcd2:	9320      	str	r3, [sp, #128]	; 0x80
 800bcd4:	dc41      	bgt.n	800bd5a <_svfprintf_r+0xd5a>
 800bcd6:	3408      	adds	r4, #8
 800bcd8:	3e10      	subs	r6, #16
 800bcda:	e7ee      	b.n	800bcba <_svfprintf_r+0xcba>
 800bcdc:	aa1f      	add	r2, sp, #124	; 0x7c
 800bcde:	4651      	mov	r1, sl
 800bce0:	4658      	mov	r0, fp
 800bce2:	f001 fc03 	bl	800d4ec <__ssprint_r>
 800bce6:	2800      	cmp	r0, #0
 800bce8:	f040 80eb 	bne.w	800bec2 <_svfprintf_r+0xec2>
 800bcec:	ac2c      	add	r4, sp, #176	; 0xb0
 800bcee:	e796      	b.n	800bc1e <_svfprintf_r+0xc1e>
 800bcf0:	2310      	movs	r3, #16
 800bcf2:	6063      	str	r3, [r4, #4]
 800bcf4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bcf6:	3310      	adds	r3, #16
 800bcf8:	9321      	str	r3, [sp, #132]	; 0x84
 800bcfa:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bcfc:	3301      	adds	r3, #1
 800bcfe:	2b07      	cmp	r3, #7
 800bd00:	9320      	str	r3, [sp, #128]	; 0x80
 800bd02:	dc02      	bgt.n	800bd0a <_svfprintf_r+0xd0a>
 800bd04:	3408      	adds	r4, #8
 800bd06:	3e10      	subs	r6, #16
 800bd08:	e791      	b.n	800bc2e <_svfprintf_r+0xc2e>
 800bd0a:	aa1f      	add	r2, sp, #124	; 0x7c
 800bd0c:	4651      	mov	r1, sl
 800bd0e:	4658      	mov	r0, fp
 800bd10:	f001 fbec 	bl	800d4ec <__ssprint_r>
 800bd14:	2800      	cmp	r0, #0
 800bd16:	f040 80d4 	bne.w	800bec2 <_svfprintf_r+0xec2>
 800bd1a:	ac2c      	add	r4, sp, #176	; 0xb0
 800bd1c:	e7f3      	b.n	800bd06 <_svfprintf_r+0xd06>
 800bd1e:	aa1f      	add	r2, sp, #124	; 0x7c
 800bd20:	4651      	mov	r1, sl
 800bd22:	4658      	mov	r0, fp
 800bd24:	f001 fbe2 	bl	800d4ec <__ssprint_r>
 800bd28:	2800      	cmp	r0, #0
 800bd2a:	f040 80ca 	bne.w	800bec2 <_svfprintf_r+0xec2>
 800bd2e:	ac2c      	add	r4, sp, #176	; 0xb0
 800bd30:	e78b      	b.n	800bc4a <_svfprintf_r+0xc4a>
 800bd32:	aa1f      	add	r2, sp, #124	; 0x7c
 800bd34:	4651      	mov	r1, sl
 800bd36:	4658      	mov	r0, fp
 800bd38:	f001 fbd8 	bl	800d4ec <__ssprint_r>
 800bd3c:	2800      	cmp	r0, #0
 800bd3e:	f040 80c0 	bne.w	800bec2 <_svfprintf_r+0xec2>
 800bd42:	ac2c      	add	r4, sp, #176	; 0xb0
 800bd44:	e795      	b.n	800bc72 <_svfprintf_r+0xc72>
 800bd46:	aa1f      	add	r2, sp, #124	; 0x7c
 800bd48:	4651      	mov	r1, sl
 800bd4a:	4658      	mov	r0, fp
 800bd4c:	f001 fbce 	bl	800d4ec <__ssprint_r>
 800bd50:	2800      	cmp	r0, #0
 800bd52:	f040 80b6 	bne.w	800bec2 <_svfprintf_r+0xec2>
 800bd56:	ac2c      	add	r4, sp, #176	; 0xb0
 800bd58:	e7a1      	b.n	800bc9e <_svfprintf_r+0xc9e>
 800bd5a:	aa1f      	add	r2, sp, #124	; 0x7c
 800bd5c:	4651      	mov	r1, sl
 800bd5e:	4658      	mov	r0, fp
 800bd60:	f001 fbc4 	bl	800d4ec <__ssprint_r>
 800bd64:	2800      	cmp	r0, #0
 800bd66:	f040 80ac 	bne.w	800bec2 <_svfprintf_r+0xec2>
 800bd6a:	ac2c      	add	r4, sp, #176	; 0xb0
 800bd6c:	e7b4      	b.n	800bcd8 <_svfprintf_r+0xcd8>
 800bd6e:	bf00      	nop
 800bd70:	0800d926 	.word	0x0800d926
 800bd74:	0800d938 	.word	0x0800d938
 800bd78:	9b03      	ldr	r3, [sp, #12]
 800bd7a:	2b01      	cmp	r3, #1
 800bd7c:	dc01      	bgt.n	800bd82 <_svfprintf_r+0xd82>
 800bd7e:	07ea      	lsls	r2, r5, #31
 800bd80:	d576      	bpl.n	800be70 <_svfprintf_r+0xe70>
 800bd82:	2301      	movs	r3, #1
 800bd84:	6063      	str	r3, [r4, #4]
 800bd86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bd88:	f8c4 8000 	str.w	r8, [r4]
 800bd8c:	3301      	adds	r3, #1
 800bd8e:	9321      	str	r3, [sp, #132]	; 0x84
 800bd90:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bd92:	3301      	adds	r3, #1
 800bd94:	2b07      	cmp	r3, #7
 800bd96:	9320      	str	r3, [sp, #128]	; 0x80
 800bd98:	dc36      	bgt.n	800be08 <_svfprintf_r+0xe08>
 800bd9a:	3408      	adds	r4, #8
 800bd9c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bd9e:	6023      	str	r3, [r4, #0]
 800bda0:	9b08      	ldr	r3, [sp, #32]
 800bda2:	6063      	str	r3, [r4, #4]
 800bda4:	9a08      	ldr	r2, [sp, #32]
 800bda6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bda8:	4413      	add	r3, r2
 800bdaa:	9321      	str	r3, [sp, #132]	; 0x84
 800bdac:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bdae:	3301      	adds	r3, #1
 800bdb0:	2b07      	cmp	r3, #7
 800bdb2:	9320      	str	r3, [sp, #128]	; 0x80
 800bdb4:	dc31      	bgt.n	800be1a <_svfprintf_r+0xe1a>
 800bdb6:	3408      	adds	r4, #8
 800bdb8:	2300      	movs	r3, #0
 800bdba:	2200      	movs	r2, #0
 800bdbc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bdc0:	f7f4 fe7e 	bl	8000ac0 <__aeabi_dcmpeq>
 800bdc4:	9b03      	ldr	r3, [sp, #12]
 800bdc6:	1e5e      	subs	r6, r3, #1
 800bdc8:	2800      	cmp	r0, #0
 800bdca:	d12f      	bne.n	800be2c <_svfprintf_r+0xe2c>
 800bdcc:	f108 0301 	add.w	r3, r8, #1
 800bdd0:	e884 0048 	stmia.w	r4, {r3, r6}
 800bdd4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bdd6:	9a03      	ldr	r2, [sp, #12]
 800bdd8:	3b01      	subs	r3, #1
 800bdda:	4413      	add	r3, r2
 800bddc:	9321      	str	r3, [sp, #132]	; 0x84
 800bdde:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bde0:	3301      	adds	r3, #1
 800bde2:	2b07      	cmp	r3, #7
 800bde4:	9320      	str	r3, [sp, #128]	; 0x80
 800bde6:	dd4a      	ble.n	800be7e <_svfprintf_r+0xe7e>
 800bde8:	aa1f      	add	r2, sp, #124	; 0x7c
 800bdea:	4651      	mov	r1, sl
 800bdec:	4658      	mov	r0, fp
 800bdee:	f001 fb7d 	bl	800d4ec <__ssprint_r>
 800bdf2:	2800      	cmp	r0, #0
 800bdf4:	d165      	bne.n	800bec2 <_svfprintf_r+0xec2>
 800bdf6:	ac2c      	add	r4, sp, #176	; 0xb0
 800bdf8:	ab1b      	add	r3, sp, #108	; 0x6c
 800bdfa:	6023      	str	r3, [r4, #0]
 800bdfc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bdfe:	6063      	str	r3, [r4, #4]
 800be00:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800be02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800be04:	4413      	add	r3, r2
 800be06:	e41c      	b.n	800b642 <_svfprintf_r+0x642>
 800be08:	aa1f      	add	r2, sp, #124	; 0x7c
 800be0a:	4651      	mov	r1, sl
 800be0c:	4658      	mov	r0, fp
 800be0e:	f001 fb6d 	bl	800d4ec <__ssprint_r>
 800be12:	2800      	cmp	r0, #0
 800be14:	d155      	bne.n	800bec2 <_svfprintf_r+0xec2>
 800be16:	ac2c      	add	r4, sp, #176	; 0xb0
 800be18:	e7c0      	b.n	800bd9c <_svfprintf_r+0xd9c>
 800be1a:	aa1f      	add	r2, sp, #124	; 0x7c
 800be1c:	4651      	mov	r1, sl
 800be1e:	4658      	mov	r0, fp
 800be20:	f001 fb64 	bl	800d4ec <__ssprint_r>
 800be24:	2800      	cmp	r0, #0
 800be26:	d14c      	bne.n	800bec2 <_svfprintf_r+0xec2>
 800be28:	ac2c      	add	r4, sp, #176	; 0xb0
 800be2a:	e7c5      	b.n	800bdb8 <_svfprintf_r+0xdb8>
 800be2c:	2e00      	cmp	r6, #0
 800be2e:	dde3      	ble.n	800bdf8 <_svfprintf_r+0xdf8>
 800be30:	4f59      	ldr	r7, [pc, #356]	; (800bf98 <_svfprintf_r+0xf98>)
 800be32:	f04f 0810 	mov.w	r8, #16
 800be36:	2e10      	cmp	r6, #16
 800be38:	6027      	str	r7, [r4, #0]
 800be3a:	dc04      	bgt.n	800be46 <_svfprintf_r+0xe46>
 800be3c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800be3e:	6066      	str	r6, [r4, #4]
 800be40:	441e      	add	r6, r3
 800be42:	9621      	str	r6, [sp, #132]	; 0x84
 800be44:	e7cb      	b.n	800bdde <_svfprintf_r+0xdde>
 800be46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800be48:	f8c4 8004 	str.w	r8, [r4, #4]
 800be4c:	3310      	adds	r3, #16
 800be4e:	9321      	str	r3, [sp, #132]	; 0x84
 800be50:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800be52:	3301      	adds	r3, #1
 800be54:	2b07      	cmp	r3, #7
 800be56:	9320      	str	r3, [sp, #128]	; 0x80
 800be58:	dc02      	bgt.n	800be60 <_svfprintf_r+0xe60>
 800be5a:	3408      	adds	r4, #8
 800be5c:	3e10      	subs	r6, #16
 800be5e:	e7ea      	b.n	800be36 <_svfprintf_r+0xe36>
 800be60:	aa1f      	add	r2, sp, #124	; 0x7c
 800be62:	4651      	mov	r1, sl
 800be64:	4658      	mov	r0, fp
 800be66:	f001 fb41 	bl	800d4ec <__ssprint_r>
 800be6a:	bb50      	cbnz	r0, 800bec2 <_svfprintf_r+0xec2>
 800be6c:	ac2c      	add	r4, sp, #176	; 0xb0
 800be6e:	e7f5      	b.n	800be5c <_svfprintf_r+0xe5c>
 800be70:	2301      	movs	r3, #1
 800be72:	6063      	str	r3, [r4, #4]
 800be74:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800be76:	f8c4 8000 	str.w	r8, [r4]
 800be7a:	3301      	adds	r3, #1
 800be7c:	e7ae      	b.n	800bddc <_svfprintf_r+0xddc>
 800be7e:	3408      	adds	r4, #8
 800be80:	e7ba      	b.n	800bdf8 <_svfprintf_r+0xdf8>
 800be82:	3408      	adds	r4, #8
 800be84:	f7ff bbed 	b.w	800b662 <_svfprintf_r+0x662>
 800be88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800be8a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800be8c:	1a9d      	subs	r5, r3, r2
 800be8e:	2d00      	cmp	r5, #0
 800be90:	f77f abea 	ble.w	800b668 <_svfprintf_r+0x668>
 800be94:	2610      	movs	r6, #16
 800be96:	4b41      	ldr	r3, [pc, #260]	; (800bf9c <_svfprintf_r+0xf9c>)
 800be98:	6023      	str	r3, [r4, #0]
 800be9a:	2d10      	cmp	r5, #16
 800be9c:	dc1b      	bgt.n	800bed6 <_svfprintf_r+0xed6>
 800be9e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bea0:	6065      	str	r5, [r4, #4]
 800bea2:	441d      	add	r5, r3
 800bea4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bea6:	9521      	str	r5, [sp, #132]	; 0x84
 800bea8:	3301      	adds	r3, #1
 800beaa:	2b07      	cmp	r3, #7
 800beac:	9320      	str	r3, [sp, #128]	; 0x80
 800beae:	f77f abdb 	ble.w	800b668 <_svfprintf_r+0x668>
 800beb2:	aa1f      	add	r2, sp, #124	; 0x7c
 800beb4:	4651      	mov	r1, sl
 800beb6:	4658      	mov	r0, fp
 800beb8:	f001 fb18 	bl	800d4ec <__ssprint_r>
 800bebc:	2800      	cmp	r0, #0
 800bebe:	f43f abd3 	beq.w	800b668 <_svfprintf_r+0x668>
 800bec2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800bec6:	f013 0f40 	tst.w	r3, #64	; 0x40
 800beca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800becc:	bf18      	it	ne
 800bece:	f04f 33ff 	movne.w	r3, #4294967295
 800bed2:	f7ff b8b9 	b.w	800b048 <_svfprintf_r+0x48>
 800bed6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bed8:	6066      	str	r6, [r4, #4]
 800beda:	3310      	adds	r3, #16
 800bedc:	9321      	str	r3, [sp, #132]	; 0x84
 800bede:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bee0:	3301      	adds	r3, #1
 800bee2:	2b07      	cmp	r3, #7
 800bee4:	9320      	str	r3, [sp, #128]	; 0x80
 800bee6:	dc02      	bgt.n	800beee <_svfprintf_r+0xeee>
 800bee8:	3408      	adds	r4, #8
 800beea:	3d10      	subs	r5, #16
 800beec:	e7d3      	b.n	800be96 <_svfprintf_r+0xe96>
 800beee:	aa1f      	add	r2, sp, #124	; 0x7c
 800bef0:	4651      	mov	r1, sl
 800bef2:	4658      	mov	r0, fp
 800bef4:	f001 fafa 	bl	800d4ec <__ssprint_r>
 800bef8:	2800      	cmp	r0, #0
 800befa:	d1e2      	bne.n	800bec2 <_svfprintf_r+0xec2>
 800befc:	ac2c      	add	r4, sp, #176	; 0xb0
 800befe:	e7f4      	b.n	800beea <_svfprintf_r+0xeea>
 800bf00:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d0dd      	beq.n	800bec2 <_svfprintf_r+0xec2>
 800bf06:	aa1f      	add	r2, sp, #124	; 0x7c
 800bf08:	4651      	mov	r1, sl
 800bf0a:	4658      	mov	r0, fp
 800bf0c:	f001 faee 	bl	800d4ec <__ssprint_r>
 800bf10:	e7d7      	b.n	800bec2 <_svfprintf_r+0xec2>
 800bf12:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bf16:	4610      	mov	r0, r2
 800bf18:	4619      	mov	r1, r3
 800bf1a:	f7f4 fe03 	bl	8000b24 <__aeabi_dcmpun>
 800bf1e:	2800      	cmp	r0, #0
 800bf20:	f43f aa44 	beq.w	800b3ac <_svfprintf_r+0x3ac>
 800bf24:	4b1e      	ldr	r3, [pc, #120]	; (800bfa0 <_svfprintf_r+0xfa0>)
 800bf26:	4a1f      	ldr	r2, [pc, #124]	; (800bfa4 <_svfprintf_r+0xfa4>)
 800bf28:	f7ff ba34 	b.w	800b394 <_svfprintf_r+0x394>
 800bf2c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800bf2e:	eba3 0308 	sub.w	r3, r3, r8
 800bf32:	9303      	str	r3, [sp, #12]
 800bf34:	f7ff bab5 	b.w	800b4a2 <_svfprintf_r+0x4a2>
 800bf38:	ea56 0207 	orrs.w	r2, r6, r7
 800bf3c:	950b      	str	r5, [sp, #44]	; 0x2c
 800bf3e:	f43f ac2b 	beq.w	800b798 <_svfprintf_r+0x798>
 800bf42:	2b01      	cmp	r3, #1
 800bf44:	f43f ac9d 	beq.w	800b882 <_svfprintf_r+0x882>
 800bf48:	2b02      	cmp	r3, #2
 800bf4a:	f43f acbd 	beq.w	800b8c8 <_svfprintf_r+0x8c8>
 800bf4e:	ab2c      	add	r3, sp, #176	; 0xb0
 800bf50:	08f1      	lsrs	r1, r6, #3
 800bf52:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 800bf56:	08f8      	lsrs	r0, r7, #3
 800bf58:	f006 0207 	and.w	r2, r6, #7
 800bf5c:	4607      	mov	r7, r0
 800bf5e:	460e      	mov	r6, r1
 800bf60:	3230      	adds	r2, #48	; 0x30
 800bf62:	ea56 0107 	orrs.w	r1, r6, r7
 800bf66:	f103 38ff 	add.w	r8, r3, #4294967295
 800bf6a:	f803 2c01 	strb.w	r2, [r3, #-1]
 800bf6e:	f47f ac86 	bne.w	800b87e <_svfprintf_r+0x87e>
 800bf72:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bf74:	07c9      	lsls	r1, r1, #31
 800bf76:	d506      	bpl.n	800bf86 <_svfprintf_r+0xf86>
 800bf78:	2a30      	cmp	r2, #48	; 0x30
 800bf7a:	d004      	beq.n	800bf86 <_svfprintf_r+0xf86>
 800bf7c:	2230      	movs	r2, #48	; 0x30
 800bf7e:	f808 2c01 	strb.w	r2, [r8, #-1]
 800bf82:	f1a3 0802 	sub.w	r8, r3, #2
 800bf86:	464e      	mov	r6, r9
 800bf88:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 800bf8c:	eba9 0908 	sub.w	r9, r9, r8
 800bf90:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800bf92:	2700      	movs	r7, #0
 800bf94:	f7ff bad1 	b.w	800b53a <_svfprintf_r+0x53a>
 800bf98:	0800d938 	.word	0x0800d938
 800bf9c:	0800d928 	.word	0x0800d928
 800bfa0:	0800d91e 	.word	0x0800d91e
 800bfa4:	0800d922 	.word	0x0800d922

0800bfa8 <__swbuf_r>:
 800bfa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfaa:	460e      	mov	r6, r1
 800bfac:	4614      	mov	r4, r2
 800bfae:	4605      	mov	r5, r0
 800bfb0:	b118      	cbz	r0, 800bfba <__swbuf_r+0x12>
 800bfb2:	6983      	ldr	r3, [r0, #24]
 800bfb4:	b90b      	cbnz	r3, 800bfba <__swbuf_r+0x12>
 800bfb6:	f7fe f9f9 	bl	800a3ac <__sinit>
 800bfba:	4b27      	ldr	r3, [pc, #156]	; (800c058 <__swbuf_r+0xb0>)
 800bfbc:	429c      	cmp	r4, r3
 800bfbe:	d12f      	bne.n	800c020 <__swbuf_r+0x78>
 800bfc0:	686c      	ldr	r4, [r5, #4]
 800bfc2:	69a3      	ldr	r3, [r4, #24]
 800bfc4:	60a3      	str	r3, [r4, #8]
 800bfc6:	89a3      	ldrh	r3, [r4, #12]
 800bfc8:	0719      	lsls	r1, r3, #28
 800bfca:	d533      	bpl.n	800c034 <__swbuf_r+0x8c>
 800bfcc:	6923      	ldr	r3, [r4, #16]
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d030      	beq.n	800c034 <__swbuf_r+0x8c>
 800bfd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bfd6:	b2f6      	uxtb	r6, r6
 800bfd8:	049a      	lsls	r2, r3, #18
 800bfda:	4637      	mov	r7, r6
 800bfdc:	d534      	bpl.n	800c048 <__swbuf_r+0xa0>
 800bfde:	6923      	ldr	r3, [r4, #16]
 800bfe0:	6820      	ldr	r0, [r4, #0]
 800bfe2:	1ac0      	subs	r0, r0, r3
 800bfe4:	6963      	ldr	r3, [r4, #20]
 800bfe6:	4298      	cmp	r0, r3
 800bfe8:	db04      	blt.n	800bff4 <__swbuf_r+0x4c>
 800bfea:	4621      	mov	r1, r4
 800bfec:	4628      	mov	r0, r5
 800bfee:	f7fe f949 	bl	800a284 <_fflush_r>
 800bff2:	bb28      	cbnz	r0, 800c040 <__swbuf_r+0x98>
 800bff4:	68a3      	ldr	r3, [r4, #8]
 800bff6:	3b01      	subs	r3, #1
 800bff8:	60a3      	str	r3, [r4, #8]
 800bffa:	6823      	ldr	r3, [r4, #0]
 800bffc:	1c5a      	adds	r2, r3, #1
 800bffe:	6022      	str	r2, [r4, #0]
 800c000:	701e      	strb	r6, [r3, #0]
 800c002:	6963      	ldr	r3, [r4, #20]
 800c004:	3001      	adds	r0, #1
 800c006:	4298      	cmp	r0, r3
 800c008:	d004      	beq.n	800c014 <__swbuf_r+0x6c>
 800c00a:	89a3      	ldrh	r3, [r4, #12]
 800c00c:	07db      	lsls	r3, r3, #31
 800c00e:	d519      	bpl.n	800c044 <__swbuf_r+0x9c>
 800c010:	2e0a      	cmp	r6, #10
 800c012:	d117      	bne.n	800c044 <__swbuf_r+0x9c>
 800c014:	4621      	mov	r1, r4
 800c016:	4628      	mov	r0, r5
 800c018:	f7fe f934 	bl	800a284 <_fflush_r>
 800c01c:	b190      	cbz	r0, 800c044 <__swbuf_r+0x9c>
 800c01e:	e00f      	b.n	800c040 <__swbuf_r+0x98>
 800c020:	4b0e      	ldr	r3, [pc, #56]	; (800c05c <__swbuf_r+0xb4>)
 800c022:	429c      	cmp	r4, r3
 800c024:	d101      	bne.n	800c02a <__swbuf_r+0x82>
 800c026:	68ac      	ldr	r4, [r5, #8]
 800c028:	e7cb      	b.n	800bfc2 <__swbuf_r+0x1a>
 800c02a:	4b0d      	ldr	r3, [pc, #52]	; (800c060 <__swbuf_r+0xb8>)
 800c02c:	429c      	cmp	r4, r3
 800c02e:	bf08      	it	eq
 800c030:	68ec      	ldreq	r4, [r5, #12]
 800c032:	e7c6      	b.n	800bfc2 <__swbuf_r+0x1a>
 800c034:	4621      	mov	r1, r4
 800c036:	4628      	mov	r0, r5
 800c038:	f7fe f81c 	bl	800a074 <__swsetup_r>
 800c03c:	2800      	cmp	r0, #0
 800c03e:	d0c8      	beq.n	800bfd2 <__swbuf_r+0x2a>
 800c040:	f04f 37ff 	mov.w	r7, #4294967295
 800c044:	4638      	mov	r0, r7
 800c046:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c048:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c04c:	81a3      	strh	r3, [r4, #12]
 800c04e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c050:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c054:	6663      	str	r3, [r4, #100]	; 0x64
 800c056:	e7c2      	b.n	800bfde <__swbuf_r+0x36>
 800c058:	0800d8cc 	.word	0x0800d8cc
 800c05c:	0800d8ec 	.word	0x0800d8ec
 800c060:	0800d8ac 	.word	0x0800d8ac

0800c064 <_wcrtomb_r>:
 800c064:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c066:	4605      	mov	r5, r0
 800c068:	b085      	sub	sp, #20
 800c06a:	461e      	mov	r6, r3
 800c06c:	460f      	mov	r7, r1
 800c06e:	4c0f      	ldr	r4, [pc, #60]	; (800c0ac <_wcrtomb_r+0x48>)
 800c070:	b991      	cbnz	r1, 800c098 <_wcrtomb_r+0x34>
 800c072:	6822      	ldr	r2, [r4, #0]
 800c074:	490e      	ldr	r1, [pc, #56]	; (800c0b0 <_wcrtomb_r+0x4c>)
 800c076:	6a12      	ldr	r2, [r2, #32]
 800c078:	2a00      	cmp	r2, #0
 800c07a:	bf08      	it	eq
 800c07c:	460a      	moveq	r2, r1
 800c07e:	a901      	add	r1, sp, #4
 800c080:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 800c084:	463a      	mov	r2, r7
 800c086:	47a0      	blx	r4
 800c088:	1c43      	adds	r3, r0, #1
 800c08a:	bf01      	itttt	eq
 800c08c:	2300      	moveq	r3, #0
 800c08e:	6033      	streq	r3, [r6, #0]
 800c090:	238a      	moveq	r3, #138	; 0x8a
 800c092:	602b      	streq	r3, [r5, #0]
 800c094:	b005      	add	sp, #20
 800c096:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c098:	6824      	ldr	r4, [r4, #0]
 800c09a:	4f05      	ldr	r7, [pc, #20]	; (800c0b0 <_wcrtomb_r+0x4c>)
 800c09c:	6a24      	ldr	r4, [r4, #32]
 800c09e:	2c00      	cmp	r4, #0
 800c0a0:	bf08      	it	eq
 800c0a2:	463c      	moveq	r4, r7
 800c0a4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 800c0a8:	e7ed      	b.n	800c086 <_wcrtomb_r+0x22>
 800c0aa:	bf00      	nop
 800c0ac:	20000014 	.word	0x20000014
 800c0b0:	20000518 	.word	0x20000518

0800c0b4 <__ascii_wctomb>:
 800c0b4:	b149      	cbz	r1, 800c0ca <__ascii_wctomb+0x16>
 800c0b6:	2aff      	cmp	r2, #255	; 0xff
 800c0b8:	bf85      	ittet	hi
 800c0ba:	238a      	movhi	r3, #138	; 0x8a
 800c0bc:	6003      	strhi	r3, [r0, #0]
 800c0be:	700a      	strbls	r2, [r1, #0]
 800c0c0:	f04f 30ff 	movhi.w	r0, #4294967295
 800c0c4:	bf98      	it	ls
 800c0c6:	2001      	movls	r0, #1
 800c0c8:	4770      	bx	lr
 800c0ca:	4608      	mov	r0, r1
 800c0cc:	4770      	bx	lr
	...

0800c0d0 <_write_r>:
 800c0d0:	b538      	push	{r3, r4, r5, lr}
 800c0d2:	4c07      	ldr	r4, [pc, #28]	; (800c0f0 <_write_r+0x20>)
 800c0d4:	4605      	mov	r5, r0
 800c0d6:	4608      	mov	r0, r1
 800c0d8:	4611      	mov	r1, r2
 800c0da:	2200      	movs	r2, #0
 800c0dc:	6022      	str	r2, [r4, #0]
 800c0de:	461a      	mov	r2, r3
 800c0e0:	f7fc ff7f 	bl	8008fe2 <_write>
 800c0e4:	1c43      	adds	r3, r0, #1
 800c0e6:	d102      	bne.n	800c0ee <_write_r+0x1e>
 800c0e8:	6823      	ldr	r3, [r4, #0]
 800c0ea:	b103      	cbz	r3, 800c0ee <_write_r+0x1e>
 800c0ec:	602b      	str	r3, [r5, #0]
 800c0ee:	bd38      	pop	{r3, r4, r5, pc}
 800c0f0:	2000106c 	.word	0x2000106c

0800c0f4 <_close_r>:
 800c0f4:	b538      	push	{r3, r4, r5, lr}
 800c0f6:	4c06      	ldr	r4, [pc, #24]	; (800c110 <_close_r+0x1c>)
 800c0f8:	2300      	movs	r3, #0
 800c0fa:	4605      	mov	r5, r0
 800c0fc:	4608      	mov	r0, r1
 800c0fe:	6023      	str	r3, [r4, #0]
 800c100:	f7fc ff8b 	bl	800901a <_close>
 800c104:	1c43      	adds	r3, r0, #1
 800c106:	d102      	bne.n	800c10e <_close_r+0x1a>
 800c108:	6823      	ldr	r3, [r4, #0]
 800c10a:	b103      	cbz	r3, 800c10e <_close_r+0x1a>
 800c10c:	602b      	str	r3, [r5, #0]
 800c10e:	bd38      	pop	{r3, r4, r5, pc}
 800c110:	2000106c 	.word	0x2000106c

0800c114 <quorem>:
 800c114:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c118:	6903      	ldr	r3, [r0, #16]
 800c11a:	690c      	ldr	r4, [r1, #16]
 800c11c:	429c      	cmp	r4, r3
 800c11e:	4680      	mov	r8, r0
 800c120:	f300 8082 	bgt.w	800c228 <quorem+0x114>
 800c124:	3c01      	subs	r4, #1
 800c126:	f101 0714 	add.w	r7, r1, #20
 800c12a:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800c12e:	f100 0614 	add.w	r6, r0, #20
 800c132:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800c136:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800c13a:	eb06 030e 	add.w	r3, r6, lr
 800c13e:	3501      	adds	r5, #1
 800c140:	eb07 090e 	add.w	r9, r7, lr
 800c144:	9301      	str	r3, [sp, #4]
 800c146:	fbb0 f5f5 	udiv	r5, r0, r5
 800c14a:	b395      	cbz	r5, 800c1b2 <quorem+0x9e>
 800c14c:	f04f 0a00 	mov.w	sl, #0
 800c150:	4638      	mov	r0, r7
 800c152:	46b4      	mov	ip, r6
 800c154:	46d3      	mov	fp, sl
 800c156:	f850 2b04 	ldr.w	r2, [r0], #4
 800c15a:	b293      	uxth	r3, r2
 800c15c:	fb05 a303 	mla	r3, r5, r3, sl
 800c160:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c164:	b29b      	uxth	r3, r3
 800c166:	ebab 0303 	sub.w	r3, fp, r3
 800c16a:	0c12      	lsrs	r2, r2, #16
 800c16c:	f8bc b000 	ldrh.w	fp, [ip]
 800c170:	fb05 a202 	mla	r2, r5, r2, sl
 800c174:	fa13 f38b 	uxtah	r3, r3, fp
 800c178:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800c17c:	fa1f fb82 	uxth.w	fp, r2
 800c180:	f8dc 2000 	ldr.w	r2, [ip]
 800c184:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800c188:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c18c:	b29b      	uxth	r3, r3
 800c18e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c192:	4581      	cmp	r9, r0
 800c194:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800c198:	f84c 3b04 	str.w	r3, [ip], #4
 800c19c:	d2db      	bcs.n	800c156 <quorem+0x42>
 800c19e:	f856 300e 	ldr.w	r3, [r6, lr]
 800c1a2:	b933      	cbnz	r3, 800c1b2 <quorem+0x9e>
 800c1a4:	9b01      	ldr	r3, [sp, #4]
 800c1a6:	3b04      	subs	r3, #4
 800c1a8:	429e      	cmp	r6, r3
 800c1aa:	461a      	mov	r2, r3
 800c1ac:	d330      	bcc.n	800c210 <quorem+0xfc>
 800c1ae:	f8c8 4010 	str.w	r4, [r8, #16]
 800c1b2:	4640      	mov	r0, r8
 800c1b4:	f001 f8c1 	bl	800d33a <__mcmp>
 800c1b8:	2800      	cmp	r0, #0
 800c1ba:	db25      	blt.n	800c208 <quorem+0xf4>
 800c1bc:	3501      	adds	r5, #1
 800c1be:	4630      	mov	r0, r6
 800c1c0:	f04f 0e00 	mov.w	lr, #0
 800c1c4:	f857 2b04 	ldr.w	r2, [r7], #4
 800c1c8:	f8d0 c000 	ldr.w	ip, [r0]
 800c1cc:	b293      	uxth	r3, r2
 800c1ce:	ebae 0303 	sub.w	r3, lr, r3
 800c1d2:	0c12      	lsrs	r2, r2, #16
 800c1d4:	fa13 f38c 	uxtah	r3, r3, ip
 800c1d8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800c1dc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c1e0:	b29b      	uxth	r3, r3
 800c1e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c1e6:	45b9      	cmp	r9, r7
 800c1e8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800c1ec:	f840 3b04 	str.w	r3, [r0], #4
 800c1f0:	d2e8      	bcs.n	800c1c4 <quorem+0xb0>
 800c1f2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800c1f6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800c1fa:	b92a      	cbnz	r2, 800c208 <quorem+0xf4>
 800c1fc:	3b04      	subs	r3, #4
 800c1fe:	429e      	cmp	r6, r3
 800c200:	461a      	mov	r2, r3
 800c202:	d30b      	bcc.n	800c21c <quorem+0x108>
 800c204:	f8c8 4010 	str.w	r4, [r8, #16]
 800c208:	4628      	mov	r0, r5
 800c20a:	b003      	add	sp, #12
 800c20c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c210:	6812      	ldr	r2, [r2, #0]
 800c212:	3b04      	subs	r3, #4
 800c214:	2a00      	cmp	r2, #0
 800c216:	d1ca      	bne.n	800c1ae <quorem+0x9a>
 800c218:	3c01      	subs	r4, #1
 800c21a:	e7c5      	b.n	800c1a8 <quorem+0x94>
 800c21c:	6812      	ldr	r2, [r2, #0]
 800c21e:	3b04      	subs	r3, #4
 800c220:	2a00      	cmp	r2, #0
 800c222:	d1ef      	bne.n	800c204 <quorem+0xf0>
 800c224:	3c01      	subs	r4, #1
 800c226:	e7ea      	b.n	800c1fe <quorem+0xea>
 800c228:	2000      	movs	r0, #0
 800c22a:	e7ee      	b.n	800c20a <quorem+0xf6>
 800c22c:	0000      	movs	r0, r0
	...

0800c230 <_dtoa_r>:
 800c230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c234:	ec57 6b10 	vmov	r6, r7, d0
 800c238:	b097      	sub	sp, #92	; 0x5c
 800c23a:	e9cd 6700 	strd	r6, r7, [sp]
 800c23e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c240:	9107      	str	r1, [sp, #28]
 800c242:	4604      	mov	r4, r0
 800c244:	920a      	str	r2, [sp, #40]	; 0x28
 800c246:	930f      	str	r3, [sp, #60]	; 0x3c
 800c248:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800c24a:	b93e      	cbnz	r6, 800c25c <_dtoa_r+0x2c>
 800c24c:	2010      	movs	r0, #16
 800c24e:	f7fc ffaf 	bl	80091b0 <malloc>
 800c252:	6260      	str	r0, [r4, #36]	; 0x24
 800c254:	6046      	str	r6, [r0, #4]
 800c256:	6086      	str	r6, [r0, #8]
 800c258:	6006      	str	r6, [r0, #0]
 800c25a:	60c6      	str	r6, [r0, #12]
 800c25c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c25e:	6819      	ldr	r1, [r3, #0]
 800c260:	b151      	cbz	r1, 800c278 <_dtoa_r+0x48>
 800c262:	685a      	ldr	r2, [r3, #4]
 800c264:	604a      	str	r2, [r1, #4]
 800c266:	2301      	movs	r3, #1
 800c268:	4093      	lsls	r3, r2
 800c26a:	608b      	str	r3, [r1, #8]
 800c26c:	4620      	mov	r0, r4
 800c26e:	f000 fe8f 	bl	800cf90 <_Bfree>
 800c272:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c274:	2200      	movs	r2, #0
 800c276:	601a      	str	r2, [r3, #0]
 800c278:	9b01      	ldr	r3, [sp, #4]
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	bfbf      	itttt	lt
 800c27e:	2301      	movlt	r3, #1
 800c280:	602b      	strlt	r3, [r5, #0]
 800c282:	9b01      	ldrlt	r3, [sp, #4]
 800c284:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c288:	bfb2      	itee	lt
 800c28a:	9301      	strlt	r3, [sp, #4]
 800c28c:	2300      	movge	r3, #0
 800c28e:	602b      	strge	r3, [r5, #0]
 800c290:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c294:	4ba8      	ldr	r3, [pc, #672]	; (800c538 <_dtoa_r+0x308>)
 800c296:	ea33 0308 	bics.w	r3, r3, r8
 800c29a:	d11b      	bne.n	800c2d4 <_dtoa_r+0xa4>
 800c29c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c29e:	f242 730f 	movw	r3, #9999	; 0x270f
 800c2a2:	6013      	str	r3, [r2, #0]
 800c2a4:	9b00      	ldr	r3, [sp, #0]
 800c2a6:	b923      	cbnz	r3, 800c2b2 <_dtoa_r+0x82>
 800c2a8:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800c2ac:	2800      	cmp	r0, #0
 800c2ae:	f000 8578 	beq.w	800cda2 <_dtoa_r+0xb72>
 800c2b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c2b4:	b953      	cbnz	r3, 800c2cc <_dtoa_r+0x9c>
 800c2b6:	4ba1      	ldr	r3, [pc, #644]	; (800c53c <_dtoa_r+0x30c>)
 800c2b8:	e021      	b.n	800c2fe <_dtoa_r+0xce>
 800c2ba:	4ba1      	ldr	r3, [pc, #644]	; (800c540 <_dtoa_r+0x310>)
 800c2bc:	9302      	str	r3, [sp, #8]
 800c2be:	3308      	adds	r3, #8
 800c2c0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c2c2:	6013      	str	r3, [r2, #0]
 800c2c4:	9802      	ldr	r0, [sp, #8]
 800c2c6:	b017      	add	sp, #92	; 0x5c
 800c2c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2cc:	4b9b      	ldr	r3, [pc, #620]	; (800c53c <_dtoa_r+0x30c>)
 800c2ce:	9302      	str	r3, [sp, #8]
 800c2d0:	3303      	adds	r3, #3
 800c2d2:	e7f5      	b.n	800c2c0 <_dtoa_r+0x90>
 800c2d4:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c2d8:	2200      	movs	r2, #0
 800c2da:	2300      	movs	r3, #0
 800c2dc:	4630      	mov	r0, r6
 800c2de:	4639      	mov	r1, r7
 800c2e0:	f7f4 fbee 	bl	8000ac0 <__aeabi_dcmpeq>
 800c2e4:	4681      	mov	r9, r0
 800c2e6:	b160      	cbz	r0, 800c302 <_dtoa_r+0xd2>
 800c2e8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c2ea:	2301      	movs	r3, #1
 800c2ec:	6013      	str	r3, [r2, #0]
 800c2ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	f000 8553 	beq.w	800cd9c <_dtoa_r+0xb6c>
 800c2f6:	4b93      	ldr	r3, [pc, #588]	; (800c544 <_dtoa_r+0x314>)
 800c2f8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c2fa:	6013      	str	r3, [r2, #0]
 800c2fc:	3b01      	subs	r3, #1
 800c2fe:	9302      	str	r3, [sp, #8]
 800c300:	e7e0      	b.n	800c2c4 <_dtoa_r+0x94>
 800c302:	aa14      	add	r2, sp, #80	; 0x50
 800c304:	a915      	add	r1, sp, #84	; 0x54
 800c306:	ec47 6b10 	vmov	d0, r6, r7
 800c30a:	4620      	mov	r0, r4
 800c30c:	f001 f88d 	bl	800d42a <__d2b>
 800c310:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800c314:	4682      	mov	sl, r0
 800c316:	2d00      	cmp	r5, #0
 800c318:	d07e      	beq.n	800c418 <_dtoa_r+0x1e8>
 800c31a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c31e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800c322:	4630      	mov	r0, r6
 800c324:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800c328:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c32c:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 800c330:	2200      	movs	r2, #0
 800c332:	4b85      	ldr	r3, [pc, #532]	; (800c548 <_dtoa_r+0x318>)
 800c334:	f7f3 ffa8 	bl	8000288 <__aeabi_dsub>
 800c338:	a379      	add	r3, pc, #484	; (adr r3, 800c520 <_dtoa_r+0x2f0>)
 800c33a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c33e:	f7f4 f957 	bl	80005f0 <__aeabi_dmul>
 800c342:	a379      	add	r3, pc, #484	; (adr r3, 800c528 <_dtoa_r+0x2f8>)
 800c344:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c348:	f7f3 ffa0 	bl	800028c <__adddf3>
 800c34c:	4606      	mov	r6, r0
 800c34e:	4628      	mov	r0, r5
 800c350:	460f      	mov	r7, r1
 800c352:	f7f4 f8e7 	bl	8000524 <__aeabi_i2d>
 800c356:	a376      	add	r3, pc, #472	; (adr r3, 800c530 <_dtoa_r+0x300>)
 800c358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c35c:	f7f4 f948 	bl	80005f0 <__aeabi_dmul>
 800c360:	4602      	mov	r2, r0
 800c362:	460b      	mov	r3, r1
 800c364:	4630      	mov	r0, r6
 800c366:	4639      	mov	r1, r7
 800c368:	f7f3 ff90 	bl	800028c <__adddf3>
 800c36c:	4606      	mov	r6, r0
 800c36e:	460f      	mov	r7, r1
 800c370:	f7f4 fbee 	bl	8000b50 <__aeabi_d2iz>
 800c374:	2200      	movs	r2, #0
 800c376:	4683      	mov	fp, r0
 800c378:	2300      	movs	r3, #0
 800c37a:	4630      	mov	r0, r6
 800c37c:	4639      	mov	r1, r7
 800c37e:	f7f4 fba9 	bl	8000ad4 <__aeabi_dcmplt>
 800c382:	b158      	cbz	r0, 800c39c <_dtoa_r+0x16c>
 800c384:	4658      	mov	r0, fp
 800c386:	f7f4 f8cd 	bl	8000524 <__aeabi_i2d>
 800c38a:	4602      	mov	r2, r0
 800c38c:	460b      	mov	r3, r1
 800c38e:	4630      	mov	r0, r6
 800c390:	4639      	mov	r1, r7
 800c392:	f7f4 fb95 	bl	8000ac0 <__aeabi_dcmpeq>
 800c396:	b908      	cbnz	r0, 800c39c <_dtoa_r+0x16c>
 800c398:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c39c:	f1bb 0f16 	cmp.w	fp, #22
 800c3a0:	d859      	bhi.n	800c456 <_dtoa_r+0x226>
 800c3a2:	496a      	ldr	r1, [pc, #424]	; (800c54c <_dtoa_r+0x31c>)
 800c3a4:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800c3a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c3ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c3b0:	f7f4 fbae 	bl	8000b10 <__aeabi_dcmpgt>
 800c3b4:	2800      	cmp	r0, #0
 800c3b6:	d050      	beq.n	800c45a <_dtoa_r+0x22a>
 800c3b8:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c3bc:	2300      	movs	r3, #0
 800c3be:	930e      	str	r3, [sp, #56]	; 0x38
 800c3c0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c3c2:	1b5d      	subs	r5, r3, r5
 800c3c4:	1e6b      	subs	r3, r5, #1
 800c3c6:	9306      	str	r3, [sp, #24]
 800c3c8:	bf45      	ittet	mi
 800c3ca:	f1c5 0301 	rsbmi	r3, r5, #1
 800c3ce:	9305      	strmi	r3, [sp, #20]
 800c3d0:	2300      	movpl	r3, #0
 800c3d2:	2300      	movmi	r3, #0
 800c3d4:	bf4c      	ite	mi
 800c3d6:	9306      	strmi	r3, [sp, #24]
 800c3d8:	9305      	strpl	r3, [sp, #20]
 800c3da:	f1bb 0f00 	cmp.w	fp, #0
 800c3de:	db3e      	blt.n	800c45e <_dtoa_r+0x22e>
 800c3e0:	9b06      	ldr	r3, [sp, #24]
 800c3e2:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800c3e6:	445b      	add	r3, fp
 800c3e8:	9306      	str	r3, [sp, #24]
 800c3ea:	2300      	movs	r3, #0
 800c3ec:	9308      	str	r3, [sp, #32]
 800c3ee:	9b07      	ldr	r3, [sp, #28]
 800c3f0:	2b09      	cmp	r3, #9
 800c3f2:	f200 80af 	bhi.w	800c554 <_dtoa_r+0x324>
 800c3f6:	2b05      	cmp	r3, #5
 800c3f8:	bfc4      	itt	gt
 800c3fa:	3b04      	subgt	r3, #4
 800c3fc:	9307      	strgt	r3, [sp, #28]
 800c3fe:	9b07      	ldr	r3, [sp, #28]
 800c400:	f1a3 0302 	sub.w	r3, r3, #2
 800c404:	bfcc      	ite	gt
 800c406:	2600      	movgt	r6, #0
 800c408:	2601      	movle	r6, #1
 800c40a:	2b03      	cmp	r3, #3
 800c40c:	f200 80ae 	bhi.w	800c56c <_dtoa_r+0x33c>
 800c410:	e8df f003 	tbb	[pc, r3]
 800c414:	772f8482 	.word	0x772f8482
 800c418:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c41a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800c41c:	441d      	add	r5, r3
 800c41e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c422:	2b20      	cmp	r3, #32
 800c424:	dd11      	ble.n	800c44a <_dtoa_r+0x21a>
 800c426:	9a00      	ldr	r2, [sp, #0]
 800c428:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800c42c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800c430:	fa22 f000 	lsr.w	r0, r2, r0
 800c434:	fa08 f303 	lsl.w	r3, r8, r3
 800c438:	4318      	orrs	r0, r3
 800c43a:	f7f4 f863 	bl	8000504 <__aeabi_ui2d>
 800c43e:	2301      	movs	r3, #1
 800c440:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800c444:	3d01      	subs	r5, #1
 800c446:	9312      	str	r3, [sp, #72]	; 0x48
 800c448:	e772      	b.n	800c330 <_dtoa_r+0x100>
 800c44a:	f1c3 0020 	rsb	r0, r3, #32
 800c44e:	9b00      	ldr	r3, [sp, #0]
 800c450:	fa03 f000 	lsl.w	r0, r3, r0
 800c454:	e7f1      	b.n	800c43a <_dtoa_r+0x20a>
 800c456:	2301      	movs	r3, #1
 800c458:	e7b1      	b.n	800c3be <_dtoa_r+0x18e>
 800c45a:	900e      	str	r0, [sp, #56]	; 0x38
 800c45c:	e7b0      	b.n	800c3c0 <_dtoa_r+0x190>
 800c45e:	9b05      	ldr	r3, [sp, #20]
 800c460:	eba3 030b 	sub.w	r3, r3, fp
 800c464:	9305      	str	r3, [sp, #20]
 800c466:	f1cb 0300 	rsb	r3, fp, #0
 800c46a:	9308      	str	r3, [sp, #32]
 800c46c:	2300      	movs	r3, #0
 800c46e:	930b      	str	r3, [sp, #44]	; 0x2c
 800c470:	e7bd      	b.n	800c3ee <_dtoa_r+0x1be>
 800c472:	2301      	movs	r3, #1
 800c474:	9309      	str	r3, [sp, #36]	; 0x24
 800c476:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c478:	2b00      	cmp	r3, #0
 800c47a:	dd7a      	ble.n	800c572 <_dtoa_r+0x342>
 800c47c:	9304      	str	r3, [sp, #16]
 800c47e:	9303      	str	r3, [sp, #12]
 800c480:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c482:	2200      	movs	r2, #0
 800c484:	606a      	str	r2, [r5, #4]
 800c486:	2104      	movs	r1, #4
 800c488:	f101 0214 	add.w	r2, r1, #20
 800c48c:	429a      	cmp	r2, r3
 800c48e:	d975      	bls.n	800c57c <_dtoa_r+0x34c>
 800c490:	6869      	ldr	r1, [r5, #4]
 800c492:	4620      	mov	r0, r4
 800c494:	f000 fd48 	bl	800cf28 <_Balloc>
 800c498:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c49a:	6028      	str	r0, [r5, #0]
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	9302      	str	r3, [sp, #8]
 800c4a0:	9b03      	ldr	r3, [sp, #12]
 800c4a2:	2b0e      	cmp	r3, #14
 800c4a4:	f200 80e5 	bhi.w	800c672 <_dtoa_r+0x442>
 800c4a8:	2e00      	cmp	r6, #0
 800c4aa:	f000 80e2 	beq.w	800c672 <_dtoa_r+0x442>
 800c4ae:	ed9d 7b00 	vldr	d7, [sp]
 800c4b2:	f1bb 0f00 	cmp.w	fp, #0
 800c4b6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800c4ba:	dd74      	ble.n	800c5a6 <_dtoa_r+0x376>
 800c4bc:	4a23      	ldr	r2, [pc, #140]	; (800c54c <_dtoa_r+0x31c>)
 800c4be:	f00b 030f 	and.w	r3, fp, #15
 800c4c2:	ea4f 162b 	mov.w	r6, fp, asr #4
 800c4c6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c4ca:	06f0      	lsls	r0, r6, #27
 800c4cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c4d0:	d559      	bpl.n	800c586 <_dtoa_r+0x356>
 800c4d2:	4b1f      	ldr	r3, [pc, #124]	; (800c550 <_dtoa_r+0x320>)
 800c4d4:	ec51 0b17 	vmov	r0, r1, d7
 800c4d8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c4dc:	f7f4 f9b2 	bl	8000844 <__aeabi_ddiv>
 800c4e0:	e9cd 0100 	strd	r0, r1, [sp]
 800c4e4:	f006 060f 	and.w	r6, r6, #15
 800c4e8:	2503      	movs	r5, #3
 800c4ea:	4f19      	ldr	r7, [pc, #100]	; (800c550 <_dtoa_r+0x320>)
 800c4ec:	2e00      	cmp	r6, #0
 800c4ee:	d14c      	bne.n	800c58a <_dtoa_r+0x35a>
 800c4f0:	4642      	mov	r2, r8
 800c4f2:	464b      	mov	r3, r9
 800c4f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c4f8:	f7f4 f9a4 	bl	8000844 <__aeabi_ddiv>
 800c4fc:	e9cd 0100 	strd	r0, r1, [sp]
 800c500:	e06a      	b.n	800c5d8 <_dtoa_r+0x3a8>
 800c502:	2301      	movs	r3, #1
 800c504:	9309      	str	r3, [sp, #36]	; 0x24
 800c506:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c508:	445b      	add	r3, fp
 800c50a:	9304      	str	r3, [sp, #16]
 800c50c:	3301      	adds	r3, #1
 800c50e:	2b01      	cmp	r3, #1
 800c510:	9303      	str	r3, [sp, #12]
 800c512:	bfb8      	it	lt
 800c514:	2301      	movlt	r3, #1
 800c516:	e7b3      	b.n	800c480 <_dtoa_r+0x250>
 800c518:	2300      	movs	r3, #0
 800c51a:	e7ab      	b.n	800c474 <_dtoa_r+0x244>
 800c51c:	2300      	movs	r3, #0
 800c51e:	e7f1      	b.n	800c504 <_dtoa_r+0x2d4>
 800c520:	636f4361 	.word	0x636f4361
 800c524:	3fd287a7 	.word	0x3fd287a7
 800c528:	8b60c8b3 	.word	0x8b60c8b3
 800c52c:	3fc68a28 	.word	0x3fc68a28
 800c530:	509f79fb 	.word	0x509f79fb
 800c534:	3fd34413 	.word	0x3fd34413
 800c538:	7ff00000 	.word	0x7ff00000
 800c53c:	0800da52 	.word	0x0800da52
 800c540:	0800da49 	.word	0x0800da49
 800c544:	0800d927 	.word	0x0800d927
 800c548:	3ff80000 	.word	0x3ff80000
 800c54c:	0800da80 	.word	0x0800da80
 800c550:	0800da58 	.word	0x0800da58
 800c554:	2601      	movs	r6, #1
 800c556:	2300      	movs	r3, #0
 800c558:	9307      	str	r3, [sp, #28]
 800c55a:	9609      	str	r6, [sp, #36]	; 0x24
 800c55c:	f04f 33ff 	mov.w	r3, #4294967295
 800c560:	9304      	str	r3, [sp, #16]
 800c562:	9303      	str	r3, [sp, #12]
 800c564:	2200      	movs	r2, #0
 800c566:	2312      	movs	r3, #18
 800c568:	920a      	str	r2, [sp, #40]	; 0x28
 800c56a:	e789      	b.n	800c480 <_dtoa_r+0x250>
 800c56c:	2301      	movs	r3, #1
 800c56e:	9309      	str	r3, [sp, #36]	; 0x24
 800c570:	e7f4      	b.n	800c55c <_dtoa_r+0x32c>
 800c572:	2301      	movs	r3, #1
 800c574:	9304      	str	r3, [sp, #16]
 800c576:	9303      	str	r3, [sp, #12]
 800c578:	461a      	mov	r2, r3
 800c57a:	e7f5      	b.n	800c568 <_dtoa_r+0x338>
 800c57c:	686a      	ldr	r2, [r5, #4]
 800c57e:	3201      	adds	r2, #1
 800c580:	606a      	str	r2, [r5, #4]
 800c582:	0049      	lsls	r1, r1, #1
 800c584:	e780      	b.n	800c488 <_dtoa_r+0x258>
 800c586:	2502      	movs	r5, #2
 800c588:	e7af      	b.n	800c4ea <_dtoa_r+0x2ba>
 800c58a:	07f1      	lsls	r1, r6, #31
 800c58c:	d508      	bpl.n	800c5a0 <_dtoa_r+0x370>
 800c58e:	4640      	mov	r0, r8
 800c590:	4649      	mov	r1, r9
 800c592:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c596:	f7f4 f82b 	bl	80005f0 <__aeabi_dmul>
 800c59a:	3501      	adds	r5, #1
 800c59c:	4680      	mov	r8, r0
 800c59e:	4689      	mov	r9, r1
 800c5a0:	1076      	asrs	r6, r6, #1
 800c5a2:	3708      	adds	r7, #8
 800c5a4:	e7a2      	b.n	800c4ec <_dtoa_r+0x2bc>
 800c5a6:	f000 809d 	beq.w	800c6e4 <_dtoa_r+0x4b4>
 800c5aa:	f1cb 0600 	rsb	r6, fp, #0
 800c5ae:	4b9f      	ldr	r3, [pc, #636]	; (800c82c <_dtoa_r+0x5fc>)
 800c5b0:	4f9f      	ldr	r7, [pc, #636]	; (800c830 <_dtoa_r+0x600>)
 800c5b2:	f006 020f 	and.w	r2, r6, #15
 800c5b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c5ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c5c2:	f7f4 f815 	bl	80005f0 <__aeabi_dmul>
 800c5c6:	e9cd 0100 	strd	r0, r1, [sp]
 800c5ca:	1136      	asrs	r6, r6, #4
 800c5cc:	2300      	movs	r3, #0
 800c5ce:	2502      	movs	r5, #2
 800c5d0:	2e00      	cmp	r6, #0
 800c5d2:	d17c      	bne.n	800c6ce <_dtoa_r+0x49e>
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d191      	bne.n	800c4fc <_dtoa_r+0x2cc>
 800c5d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	f000 8084 	beq.w	800c6e8 <_dtoa_r+0x4b8>
 800c5e0:	e9dd 8900 	ldrd	r8, r9, [sp]
 800c5e4:	2200      	movs	r2, #0
 800c5e6:	4b93      	ldr	r3, [pc, #588]	; (800c834 <_dtoa_r+0x604>)
 800c5e8:	4640      	mov	r0, r8
 800c5ea:	4649      	mov	r1, r9
 800c5ec:	f7f4 fa72 	bl	8000ad4 <__aeabi_dcmplt>
 800c5f0:	2800      	cmp	r0, #0
 800c5f2:	d079      	beq.n	800c6e8 <_dtoa_r+0x4b8>
 800c5f4:	9b03      	ldr	r3, [sp, #12]
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d076      	beq.n	800c6e8 <_dtoa_r+0x4b8>
 800c5fa:	9b04      	ldr	r3, [sp, #16]
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	dd34      	ble.n	800c66a <_dtoa_r+0x43a>
 800c600:	2200      	movs	r2, #0
 800c602:	4b8d      	ldr	r3, [pc, #564]	; (800c838 <_dtoa_r+0x608>)
 800c604:	4640      	mov	r0, r8
 800c606:	4649      	mov	r1, r9
 800c608:	f7f3 fff2 	bl	80005f0 <__aeabi_dmul>
 800c60c:	e9cd 0100 	strd	r0, r1, [sp]
 800c610:	9e04      	ldr	r6, [sp, #16]
 800c612:	f10b 37ff 	add.w	r7, fp, #4294967295
 800c616:	3501      	adds	r5, #1
 800c618:	4628      	mov	r0, r5
 800c61a:	f7f3 ff83 	bl	8000524 <__aeabi_i2d>
 800c61e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c622:	f7f3 ffe5 	bl	80005f0 <__aeabi_dmul>
 800c626:	2200      	movs	r2, #0
 800c628:	4b84      	ldr	r3, [pc, #528]	; (800c83c <_dtoa_r+0x60c>)
 800c62a:	f7f3 fe2f 	bl	800028c <__adddf3>
 800c62e:	4680      	mov	r8, r0
 800c630:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800c634:	2e00      	cmp	r6, #0
 800c636:	d15a      	bne.n	800c6ee <_dtoa_r+0x4be>
 800c638:	2200      	movs	r2, #0
 800c63a:	4b81      	ldr	r3, [pc, #516]	; (800c840 <_dtoa_r+0x610>)
 800c63c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c640:	f7f3 fe22 	bl	8000288 <__aeabi_dsub>
 800c644:	4642      	mov	r2, r8
 800c646:	464b      	mov	r3, r9
 800c648:	e9cd 0100 	strd	r0, r1, [sp]
 800c64c:	f7f4 fa60 	bl	8000b10 <__aeabi_dcmpgt>
 800c650:	2800      	cmp	r0, #0
 800c652:	f040 829b 	bne.w	800cb8c <_dtoa_r+0x95c>
 800c656:	4642      	mov	r2, r8
 800c658:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c65c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c660:	f7f4 fa38 	bl	8000ad4 <__aeabi_dcmplt>
 800c664:	2800      	cmp	r0, #0
 800c666:	f040 828f 	bne.w	800cb88 <_dtoa_r+0x958>
 800c66a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c66e:	e9cd 2300 	strd	r2, r3, [sp]
 800c672:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c674:	2b00      	cmp	r3, #0
 800c676:	f2c0 8150 	blt.w	800c91a <_dtoa_r+0x6ea>
 800c67a:	f1bb 0f0e 	cmp.w	fp, #14
 800c67e:	f300 814c 	bgt.w	800c91a <_dtoa_r+0x6ea>
 800c682:	4b6a      	ldr	r3, [pc, #424]	; (800c82c <_dtoa_r+0x5fc>)
 800c684:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c688:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c68c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c68e:	2b00      	cmp	r3, #0
 800c690:	f280 80da 	bge.w	800c848 <_dtoa_r+0x618>
 800c694:	9b03      	ldr	r3, [sp, #12]
 800c696:	2b00      	cmp	r3, #0
 800c698:	f300 80d6 	bgt.w	800c848 <_dtoa_r+0x618>
 800c69c:	f040 8273 	bne.w	800cb86 <_dtoa_r+0x956>
 800c6a0:	2200      	movs	r2, #0
 800c6a2:	4b67      	ldr	r3, [pc, #412]	; (800c840 <_dtoa_r+0x610>)
 800c6a4:	4640      	mov	r0, r8
 800c6a6:	4649      	mov	r1, r9
 800c6a8:	f7f3 ffa2 	bl	80005f0 <__aeabi_dmul>
 800c6ac:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c6b0:	f7f4 fa24 	bl	8000afc <__aeabi_dcmpge>
 800c6b4:	9e03      	ldr	r6, [sp, #12]
 800c6b6:	4637      	mov	r7, r6
 800c6b8:	2800      	cmp	r0, #0
 800c6ba:	f040 824a 	bne.w	800cb52 <_dtoa_r+0x922>
 800c6be:	9b02      	ldr	r3, [sp, #8]
 800c6c0:	9a02      	ldr	r2, [sp, #8]
 800c6c2:	1c5d      	adds	r5, r3, #1
 800c6c4:	2331      	movs	r3, #49	; 0x31
 800c6c6:	7013      	strb	r3, [r2, #0]
 800c6c8:	f10b 0b01 	add.w	fp, fp, #1
 800c6cc:	e245      	b.n	800cb5a <_dtoa_r+0x92a>
 800c6ce:	07f2      	lsls	r2, r6, #31
 800c6d0:	d505      	bpl.n	800c6de <_dtoa_r+0x4ae>
 800c6d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c6d6:	f7f3 ff8b 	bl	80005f0 <__aeabi_dmul>
 800c6da:	3501      	adds	r5, #1
 800c6dc:	2301      	movs	r3, #1
 800c6de:	1076      	asrs	r6, r6, #1
 800c6e0:	3708      	adds	r7, #8
 800c6e2:	e775      	b.n	800c5d0 <_dtoa_r+0x3a0>
 800c6e4:	2502      	movs	r5, #2
 800c6e6:	e777      	b.n	800c5d8 <_dtoa_r+0x3a8>
 800c6e8:	465f      	mov	r7, fp
 800c6ea:	9e03      	ldr	r6, [sp, #12]
 800c6ec:	e794      	b.n	800c618 <_dtoa_r+0x3e8>
 800c6ee:	9a02      	ldr	r2, [sp, #8]
 800c6f0:	4b4e      	ldr	r3, [pc, #312]	; (800c82c <_dtoa_r+0x5fc>)
 800c6f2:	4432      	add	r2, r6
 800c6f4:	9213      	str	r2, [sp, #76]	; 0x4c
 800c6f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c6f8:	1e71      	subs	r1, r6, #1
 800c6fa:	2a00      	cmp	r2, #0
 800c6fc:	d048      	beq.n	800c790 <_dtoa_r+0x560>
 800c6fe:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800c702:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c706:	2000      	movs	r0, #0
 800c708:	494e      	ldr	r1, [pc, #312]	; (800c844 <_dtoa_r+0x614>)
 800c70a:	f7f4 f89b 	bl	8000844 <__aeabi_ddiv>
 800c70e:	4642      	mov	r2, r8
 800c710:	464b      	mov	r3, r9
 800c712:	f7f3 fdb9 	bl	8000288 <__aeabi_dsub>
 800c716:	9d02      	ldr	r5, [sp, #8]
 800c718:	4680      	mov	r8, r0
 800c71a:	4689      	mov	r9, r1
 800c71c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c720:	f7f4 fa16 	bl	8000b50 <__aeabi_d2iz>
 800c724:	4606      	mov	r6, r0
 800c726:	f7f3 fefd 	bl	8000524 <__aeabi_i2d>
 800c72a:	4602      	mov	r2, r0
 800c72c:	460b      	mov	r3, r1
 800c72e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c732:	f7f3 fda9 	bl	8000288 <__aeabi_dsub>
 800c736:	3630      	adds	r6, #48	; 0x30
 800c738:	f805 6b01 	strb.w	r6, [r5], #1
 800c73c:	4642      	mov	r2, r8
 800c73e:	464b      	mov	r3, r9
 800c740:	e9cd 0100 	strd	r0, r1, [sp]
 800c744:	f7f4 f9c6 	bl	8000ad4 <__aeabi_dcmplt>
 800c748:	2800      	cmp	r0, #0
 800c74a:	d165      	bne.n	800c818 <_dtoa_r+0x5e8>
 800c74c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c750:	2000      	movs	r0, #0
 800c752:	4938      	ldr	r1, [pc, #224]	; (800c834 <_dtoa_r+0x604>)
 800c754:	f7f3 fd98 	bl	8000288 <__aeabi_dsub>
 800c758:	4642      	mov	r2, r8
 800c75a:	464b      	mov	r3, r9
 800c75c:	f7f4 f9ba 	bl	8000ad4 <__aeabi_dcmplt>
 800c760:	2800      	cmp	r0, #0
 800c762:	f040 80ba 	bne.w	800c8da <_dtoa_r+0x6aa>
 800c766:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c768:	429d      	cmp	r5, r3
 800c76a:	f43f af7e 	beq.w	800c66a <_dtoa_r+0x43a>
 800c76e:	2200      	movs	r2, #0
 800c770:	4b31      	ldr	r3, [pc, #196]	; (800c838 <_dtoa_r+0x608>)
 800c772:	4640      	mov	r0, r8
 800c774:	4649      	mov	r1, r9
 800c776:	f7f3 ff3b 	bl	80005f0 <__aeabi_dmul>
 800c77a:	2200      	movs	r2, #0
 800c77c:	4680      	mov	r8, r0
 800c77e:	4689      	mov	r9, r1
 800c780:	4b2d      	ldr	r3, [pc, #180]	; (800c838 <_dtoa_r+0x608>)
 800c782:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c786:	f7f3 ff33 	bl	80005f0 <__aeabi_dmul>
 800c78a:	e9cd 0100 	strd	r0, r1, [sp]
 800c78e:	e7c5      	b.n	800c71c <_dtoa_r+0x4ec>
 800c790:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800c794:	4642      	mov	r2, r8
 800c796:	464b      	mov	r3, r9
 800c798:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c79c:	f7f3 ff28 	bl	80005f0 <__aeabi_dmul>
 800c7a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c7a4:	9d02      	ldr	r5, [sp, #8]
 800c7a6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c7aa:	f7f4 f9d1 	bl	8000b50 <__aeabi_d2iz>
 800c7ae:	4606      	mov	r6, r0
 800c7b0:	f7f3 feb8 	bl	8000524 <__aeabi_i2d>
 800c7b4:	3630      	adds	r6, #48	; 0x30
 800c7b6:	4602      	mov	r2, r0
 800c7b8:	460b      	mov	r3, r1
 800c7ba:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c7be:	f7f3 fd63 	bl	8000288 <__aeabi_dsub>
 800c7c2:	f805 6b01 	strb.w	r6, [r5], #1
 800c7c6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c7c8:	42ab      	cmp	r3, r5
 800c7ca:	4680      	mov	r8, r0
 800c7cc:	4689      	mov	r9, r1
 800c7ce:	f04f 0200 	mov.w	r2, #0
 800c7d2:	d125      	bne.n	800c820 <_dtoa_r+0x5f0>
 800c7d4:	4b1b      	ldr	r3, [pc, #108]	; (800c844 <_dtoa_r+0x614>)
 800c7d6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c7da:	f7f3 fd57 	bl	800028c <__adddf3>
 800c7de:	4602      	mov	r2, r0
 800c7e0:	460b      	mov	r3, r1
 800c7e2:	4640      	mov	r0, r8
 800c7e4:	4649      	mov	r1, r9
 800c7e6:	f7f4 f993 	bl	8000b10 <__aeabi_dcmpgt>
 800c7ea:	2800      	cmp	r0, #0
 800c7ec:	d175      	bne.n	800c8da <_dtoa_r+0x6aa>
 800c7ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c7f2:	2000      	movs	r0, #0
 800c7f4:	4913      	ldr	r1, [pc, #76]	; (800c844 <_dtoa_r+0x614>)
 800c7f6:	f7f3 fd47 	bl	8000288 <__aeabi_dsub>
 800c7fa:	4602      	mov	r2, r0
 800c7fc:	460b      	mov	r3, r1
 800c7fe:	4640      	mov	r0, r8
 800c800:	4649      	mov	r1, r9
 800c802:	f7f4 f967 	bl	8000ad4 <__aeabi_dcmplt>
 800c806:	2800      	cmp	r0, #0
 800c808:	f43f af2f 	beq.w	800c66a <_dtoa_r+0x43a>
 800c80c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c810:	2b30      	cmp	r3, #48	; 0x30
 800c812:	f105 32ff 	add.w	r2, r5, #4294967295
 800c816:	d001      	beq.n	800c81c <_dtoa_r+0x5ec>
 800c818:	46bb      	mov	fp, r7
 800c81a:	e04d      	b.n	800c8b8 <_dtoa_r+0x688>
 800c81c:	4615      	mov	r5, r2
 800c81e:	e7f5      	b.n	800c80c <_dtoa_r+0x5dc>
 800c820:	4b05      	ldr	r3, [pc, #20]	; (800c838 <_dtoa_r+0x608>)
 800c822:	f7f3 fee5 	bl	80005f0 <__aeabi_dmul>
 800c826:	e9cd 0100 	strd	r0, r1, [sp]
 800c82a:	e7bc      	b.n	800c7a6 <_dtoa_r+0x576>
 800c82c:	0800da80 	.word	0x0800da80
 800c830:	0800da58 	.word	0x0800da58
 800c834:	3ff00000 	.word	0x3ff00000
 800c838:	40240000 	.word	0x40240000
 800c83c:	401c0000 	.word	0x401c0000
 800c840:	40140000 	.word	0x40140000
 800c844:	3fe00000 	.word	0x3fe00000
 800c848:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c84c:	9d02      	ldr	r5, [sp, #8]
 800c84e:	4642      	mov	r2, r8
 800c850:	464b      	mov	r3, r9
 800c852:	4630      	mov	r0, r6
 800c854:	4639      	mov	r1, r7
 800c856:	f7f3 fff5 	bl	8000844 <__aeabi_ddiv>
 800c85a:	f7f4 f979 	bl	8000b50 <__aeabi_d2iz>
 800c85e:	9000      	str	r0, [sp, #0]
 800c860:	f7f3 fe60 	bl	8000524 <__aeabi_i2d>
 800c864:	4642      	mov	r2, r8
 800c866:	464b      	mov	r3, r9
 800c868:	f7f3 fec2 	bl	80005f0 <__aeabi_dmul>
 800c86c:	4602      	mov	r2, r0
 800c86e:	460b      	mov	r3, r1
 800c870:	4630      	mov	r0, r6
 800c872:	4639      	mov	r1, r7
 800c874:	f7f3 fd08 	bl	8000288 <__aeabi_dsub>
 800c878:	9e00      	ldr	r6, [sp, #0]
 800c87a:	9f03      	ldr	r7, [sp, #12]
 800c87c:	3630      	adds	r6, #48	; 0x30
 800c87e:	f805 6b01 	strb.w	r6, [r5], #1
 800c882:	9e02      	ldr	r6, [sp, #8]
 800c884:	1bae      	subs	r6, r5, r6
 800c886:	42b7      	cmp	r7, r6
 800c888:	4602      	mov	r2, r0
 800c88a:	460b      	mov	r3, r1
 800c88c:	d138      	bne.n	800c900 <_dtoa_r+0x6d0>
 800c88e:	f7f3 fcfd 	bl	800028c <__adddf3>
 800c892:	4606      	mov	r6, r0
 800c894:	460f      	mov	r7, r1
 800c896:	4602      	mov	r2, r0
 800c898:	460b      	mov	r3, r1
 800c89a:	4640      	mov	r0, r8
 800c89c:	4649      	mov	r1, r9
 800c89e:	f7f4 f919 	bl	8000ad4 <__aeabi_dcmplt>
 800c8a2:	b9c8      	cbnz	r0, 800c8d8 <_dtoa_r+0x6a8>
 800c8a4:	4632      	mov	r2, r6
 800c8a6:	463b      	mov	r3, r7
 800c8a8:	4640      	mov	r0, r8
 800c8aa:	4649      	mov	r1, r9
 800c8ac:	f7f4 f908 	bl	8000ac0 <__aeabi_dcmpeq>
 800c8b0:	b110      	cbz	r0, 800c8b8 <_dtoa_r+0x688>
 800c8b2:	9b00      	ldr	r3, [sp, #0]
 800c8b4:	07db      	lsls	r3, r3, #31
 800c8b6:	d40f      	bmi.n	800c8d8 <_dtoa_r+0x6a8>
 800c8b8:	4651      	mov	r1, sl
 800c8ba:	4620      	mov	r0, r4
 800c8bc:	f000 fb68 	bl	800cf90 <_Bfree>
 800c8c0:	2300      	movs	r3, #0
 800c8c2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c8c4:	702b      	strb	r3, [r5, #0]
 800c8c6:	f10b 0301 	add.w	r3, fp, #1
 800c8ca:	6013      	str	r3, [r2, #0]
 800c8cc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	f43f acf8 	beq.w	800c2c4 <_dtoa_r+0x94>
 800c8d4:	601d      	str	r5, [r3, #0]
 800c8d6:	e4f5      	b.n	800c2c4 <_dtoa_r+0x94>
 800c8d8:	465f      	mov	r7, fp
 800c8da:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c8de:	2a39      	cmp	r2, #57	; 0x39
 800c8e0:	f105 33ff 	add.w	r3, r5, #4294967295
 800c8e4:	d106      	bne.n	800c8f4 <_dtoa_r+0x6c4>
 800c8e6:	9a02      	ldr	r2, [sp, #8]
 800c8e8:	429a      	cmp	r2, r3
 800c8ea:	d107      	bne.n	800c8fc <_dtoa_r+0x6cc>
 800c8ec:	2330      	movs	r3, #48	; 0x30
 800c8ee:	7013      	strb	r3, [r2, #0]
 800c8f0:	3701      	adds	r7, #1
 800c8f2:	4613      	mov	r3, r2
 800c8f4:	781a      	ldrb	r2, [r3, #0]
 800c8f6:	3201      	adds	r2, #1
 800c8f8:	701a      	strb	r2, [r3, #0]
 800c8fa:	e78d      	b.n	800c818 <_dtoa_r+0x5e8>
 800c8fc:	461d      	mov	r5, r3
 800c8fe:	e7ec      	b.n	800c8da <_dtoa_r+0x6aa>
 800c900:	2200      	movs	r2, #0
 800c902:	4ba4      	ldr	r3, [pc, #656]	; (800cb94 <_dtoa_r+0x964>)
 800c904:	f7f3 fe74 	bl	80005f0 <__aeabi_dmul>
 800c908:	2200      	movs	r2, #0
 800c90a:	2300      	movs	r3, #0
 800c90c:	4606      	mov	r6, r0
 800c90e:	460f      	mov	r7, r1
 800c910:	f7f4 f8d6 	bl	8000ac0 <__aeabi_dcmpeq>
 800c914:	2800      	cmp	r0, #0
 800c916:	d09a      	beq.n	800c84e <_dtoa_r+0x61e>
 800c918:	e7ce      	b.n	800c8b8 <_dtoa_r+0x688>
 800c91a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c91c:	2a00      	cmp	r2, #0
 800c91e:	f000 80cd 	beq.w	800cabc <_dtoa_r+0x88c>
 800c922:	9a07      	ldr	r2, [sp, #28]
 800c924:	2a01      	cmp	r2, #1
 800c926:	f300 80af 	bgt.w	800ca88 <_dtoa_r+0x858>
 800c92a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c92c:	2a00      	cmp	r2, #0
 800c92e:	f000 80a7 	beq.w	800ca80 <_dtoa_r+0x850>
 800c932:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c936:	9e08      	ldr	r6, [sp, #32]
 800c938:	9d05      	ldr	r5, [sp, #20]
 800c93a:	9a05      	ldr	r2, [sp, #20]
 800c93c:	441a      	add	r2, r3
 800c93e:	9205      	str	r2, [sp, #20]
 800c940:	9a06      	ldr	r2, [sp, #24]
 800c942:	2101      	movs	r1, #1
 800c944:	441a      	add	r2, r3
 800c946:	4620      	mov	r0, r4
 800c948:	9206      	str	r2, [sp, #24]
 800c94a:	f000 fbc1 	bl	800d0d0 <__i2b>
 800c94e:	4607      	mov	r7, r0
 800c950:	2d00      	cmp	r5, #0
 800c952:	dd0c      	ble.n	800c96e <_dtoa_r+0x73e>
 800c954:	9b06      	ldr	r3, [sp, #24]
 800c956:	2b00      	cmp	r3, #0
 800c958:	dd09      	ble.n	800c96e <_dtoa_r+0x73e>
 800c95a:	42ab      	cmp	r3, r5
 800c95c:	9a05      	ldr	r2, [sp, #20]
 800c95e:	bfa8      	it	ge
 800c960:	462b      	movge	r3, r5
 800c962:	1ad2      	subs	r2, r2, r3
 800c964:	9205      	str	r2, [sp, #20]
 800c966:	9a06      	ldr	r2, [sp, #24]
 800c968:	1aed      	subs	r5, r5, r3
 800c96a:	1ad3      	subs	r3, r2, r3
 800c96c:	9306      	str	r3, [sp, #24]
 800c96e:	9b08      	ldr	r3, [sp, #32]
 800c970:	b1f3      	cbz	r3, 800c9b0 <_dtoa_r+0x780>
 800c972:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c974:	2b00      	cmp	r3, #0
 800c976:	f000 80a5 	beq.w	800cac4 <_dtoa_r+0x894>
 800c97a:	2e00      	cmp	r6, #0
 800c97c:	dd10      	ble.n	800c9a0 <_dtoa_r+0x770>
 800c97e:	4639      	mov	r1, r7
 800c980:	4632      	mov	r2, r6
 800c982:	4620      	mov	r0, r4
 800c984:	f000 fc3a 	bl	800d1fc <__pow5mult>
 800c988:	4652      	mov	r2, sl
 800c98a:	4601      	mov	r1, r0
 800c98c:	4607      	mov	r7, r0
 800c98e:	4620      	mov	r0, r4
 800c990:	f000 fba7 	bl	800d0e2 <__multiply>
 800c994:	4651      	mov	r1, sl
 800c996:	4680      	mov	r8, r0
 800c998:	4620      	mov	r0, r4
 800c99a:	f000 faf9 	bl	800cf90 <_Bfree>
 800c99e:	46c2      	mov	sl, r8
 800c9a0:	9b08      	ldr	r3, [sp, #32]
 800c9a2:	1b9a      	subs	r2, r3, r6
 800c9a4:	d004      	beq.n	800c9b0 <_dtoa_r+0x780>
 800c9a6:	4651      	mov	r1, sl
 800c9a8:	4620      	mov	r0, r4
 800c9aa:	f000 fc27 	bl	800d1fc <__pow5mult>
 800c9ae:	4682      	mov	sl, r0
 800c9b0:	2101      	movs	r1, #1
 800c9b2:	4620      	mov	r0, r4
 800c9b4:	f000 fb8c 	bl	800d0d0 <__i2b>
 800c9b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	4606      	mov	r6, r0
 800c9be:	f340 8083 	ble.w	800cac8 <_dtoa_r+0x898>
 800c9c2:	461a      	mov	r2, r3
 800c9c4:	4601      	mov	r1, r0
 800c9c6:	4620      	mov	r0, r4
 800c9c8:	f000 fc18 	bl	800d1fc <__pow5mult>
 800c9cc:	9b07      	ldr	r3, [sp, #28]
 800c9ce:	2b01      	cmp	r3, #1
 800c9d0:	4606      	mov	r6, r0
 800c9d2:	dd7c      	ble.n	800cace <_dtoa_r+0x89e>
 800c9d4:	f04f 0800 	mov.w	r8, #0
 800c9d8:	6933      	ldr	r3, [r6, #16]
 800c9da:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c9de:	6918      	ldr	r0, [r3, #16]
 800c9e0:	f000 fb28 	bl	800d034 <__hi0bits>
 800c9e4:	f1c0 0020 	rsb	r0, r0, #32
 800c9e8:	9b06      	ldr	r3, [sp, #24]
 800c9ea:	4418      	add	r0, r3
 800c9ec:	f010 001f 	ands.w	r0, r0, #31
 800c9f0:	f000 8096 	beq.w	800cb20 <_dtoa_r+0x8f0>
 800c9f4:	f1c0 0320 	rsb	r3, r0, #32
 800c9f8:	2b04      	cmp	r3, #4
 800c9fa:	f340 8087 	ble.w	800cb0c <_dtoa_r+0x8dc>
 800c9fe:	9b05      	ldr	r3, [sp, #20]
 800ca00:	f1c0 001c 	rsb	r0, r0, #28
 800ca04:	4403      	add	r3, r0
 800ca06:	9305      	str	r3, [sp, #20]
 800ca08:	9b06      	ldr	r3, [sp, #24]
 800ca0a:	4405      	add	r5, r0
 800ca0c:	4403      	add	r3, r0
 800ca0e:	9306      	str	r3, [sp, #24]
 800ca10:	9b05      	ldr	r3, [sp, #20]
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	dd05      	ble.n	800ca22 <_dtoa_r+0x7f2>
 800ca16:	4651      	mov	r1, sl
 800ca18:	461a      	mov	r2, r3
 800ca1a:	4620      	mov	r0, r4
 800ca1c:	f000 fc3c 	bl	800d298 <__lshift>
 800ca20:	4682      	mov	sl, r0
 800ca22:	9b06      	ldr	r3, [sp, #24]
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	dd05      	ble.n	800ca34 <_dtoa_r+0x804>
 800ca28:	4631      	mov	r1, r6
 800ca2a:	461a      	mov	r2, r3
 800ca2c:	4620      	mov	r0, r4
 800ca2e:	f000 fc33 	bl	800d298 <__lshift>
 800ca32:	4606      	mov	r6, r0
 800ca34:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d074      	beq.n	800cb24 <_dtoa_r+0x8f4>
 800ca3a:	4631      	mov	r1, r6
 800ca3c:	4650      	mov	r0, sl
 800ca3e:	f000 fc7c 	bl	800d33a <__mcmp>
 800ca42:	2800      	cmp	r0, #0
 800ca44:	da6e      	bge.n	800cb24 <_dtoa_r+0x8f4>
 800ca46:	2300      	movs	r3, #0
 800ca48:	4651      	mov	r1, sl
 800ca4a:	220a      	movs	r2, #10
 800ca4c:	4620      	mov	r0, r4
 800ca4e:	f000 fab6 	bl	800cfbe <__multadd>
 800ca52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca54:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ca58:	4682      	mov	sl, r0
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	f000 81a8 	beq.w	800cdb0 <_dtoa_r+0xb80>
 800ca60:	2300      	movs	r3, #0
 800ca62:	4639      	mov	r1, r7
 800ca64:	220a      	movs	r2, #10
 800ca66:	4620      	mov	r0, r4
 800ca68:	f000 faa9 	bl	800cfbe <__multadd>
 800ca6c:	9b04      	ldr	r3, [sp, #16]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	4607      	mov	r7, r0
 800ca72:	f300 80c8 	bgt.w	800cc06 <_dtoa_r+0x9d6>
 800ca76:	9b07      	ldr	r3, [sp, #28]
 800ca78:	2b02      	cmp	r3, #2
 800ca7a:	f340 80c4 	ble.w	800cc06 <_dtoa_r+0x9d6>
 800ca7e:	e059      	b.n	800cb34 <_dtoa_r+0x904>
 800ca80:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ca82:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ca86:	e756      	b.n	800c936 <_dtoa_r+0x706>
 800ca88:	9b03      	ldr	r3, [sp, #12]
 800ca8a:	1e5e      	subs	r6, r3, #1
 800ca8c:	9b08      	ldr	r3, [sp, #32]
 800ca8e:	42b3      	cmp	r3, r6
 800ca90:	bfbf      	itttt	lt
 800ca92:	9b08      	ldrlt	r3, [sp, #32]
 800ca94:	9608      	strlt	r6, [sp, #32]
 800ca96:	1af2      	sublt	r2, r6, r3
 800ca98:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800ca9a:	bfb6      	itet	lt
 800ca9c:	189b      	addlt	r3, r3, r2
 800ca9e:	1b9e      	subge	r6, r3, r6
 800caa0:	930b      	strlt	r3, [sp, #44]	; 0x2c
 800caa2:	9b03      	ldr	r3, [sp, #12]
 800caa4:	bfb8      	it	lt
 800caa6:	2600      	movlt	r6, #0
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	bfb9      	ittee	lt
 800caac:	9b05      	ldrlt	r3, [sp, #20]
 800caae:	9a03      	ldrlt	r2, [sp, #12]
 800cab0:	9d05      	ldrge	r5, [sp, #20]
 800cab2:	9b03      	ldrge	r3, [sp, #12]
 800cab4:	bfbc      	itt	lt
 800cab6:	1a9d      	sublt	r5, r3, r2
 800cab8:	2300      	movlt	r3, #0
 800caba:	e73e      	b.n	800c93a <_dtoa_r+0x70a>
 800cabc:	9e08      	ldr	r6, [sp, #32]
 800cabe:	9d05      	ldr	r5, [sp, #20]
 800cac0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800cac2:	e745      	b.n	800c950 <_dtoa_r+0x720>
 800cac4:	9a08      	ldr	r2, [sp, #32]
 800cac6:	e76e      	b.n	800c9a6 <_dtoa_r+0x776>
 800cac8:	9b07      	ldr	r3, [sp, #28]
 800caca:	2b01      	cmp	r3, #1
 800cacc:	dc19      	bgt.n	800cb02 <_dtoa_r+0x8d2>
 800cace:	9b00      	ldr	r3, [sp, #0]
 800cad0:	b9bb      	cbnz	r3, 800cb02 <_dtoa_r+0x8d2>
 800cad2:	9b01      	ldr	r3, [sp, #4]
 800cad4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cad8:	b99b      	cbnz	r3, 800cb02 <_dtoa_r+0x8d2>
 800cada:	9b01      	ldr	r3, [sp, #4]
 800cadc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cae0:	0d1b      	lsrs	r3, r3, #20
 800cae2:	051b      	lsls	r3, r3, #20
 800cae4:	b183      	cbz	r3, 800cb08 <_dtoa_r+0x8d8>
 800cae6:	9b05      	ldr	r3, [sp, #20]
 800cae8:	3301      	adds	r3, #1
 800caea:	9305      	str	r3, [sp, #20]
 800caec:	9b06      	ldr	r3, [sp, #24]
 800caee:	3301      	adds	r3, #1
 800caf0:	9306      	str	r3, [sp, #24]
 800caf2:	f04f 0801 	mov.w	r8, #1
 800caf6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	f47f af6d 	bne.w	800c9d8 <_dtoa_r+0x7a8>
 800cafe:	2001      	movs	r0, #1
 800cb00:	e772      	b.n	800c9e8 <_dtoa_r+0x7b8>
 800cb02:	f04f 0800 	mov.w	r8, #0
 800cb06:	e7f6      	b.n	800caf6 <_dtoa_r+0x8c6>
 800cb08:	4698      	mov	r8, r3
 800cb0a:	e7f4      	b.n	800caf6 <_dtoa_r+0x8c6>
 800cb0c:	d080      	beq.n	800ca10 <_dtoa_r+0x7e0>
 800cb0e:	9a05      	ldr	r2, [sp, #20]
 800cb10:	331c      	adds	r3, #28
 800cb12:	441a      	add	r2, r3
 800cb14:	9205      	str	r2, [sp, #20]
 800cb16:	9a06      	ldr	r2, [sp, #24]
 800cb18:	441a      	add	r2, r3
 800cb1a:	441d      	add	r5, r3
 800cb1c:	4613      	mov	r3, r2
 800cb1e:	e776      	b.n	800ca0e <_dtoa_r+0x7de>
 800cb20:	4603      	mov	r3, r0
 800cb22:	e7f4      	b.n	800cb0e <_dtoa_r+0x8de>
 800cb24:	9b03      	ldr	r3, [sp, #12]
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	dc36      	bgt.n	800cb98 <_dtoa_r+0x968>
 800cb2a:	9b07      	ldr	r3, [sp, #28]
 800cb2c:	2b02      	cmp	r3, #2
 800cb2e:	dd33      	ble.n	800cb98 <_dtoa_r+0x968>
 800cb30:	9b03      	ldr	r3, [sp, #12]
 800cb32:	9304      	str	r3, [sp, #16]
 800cb34:	9b04      	ldr	r3, [sp, #16]
 800cb36:	b963      	cbnz	r3, 800cb52 <_dtoa_r+0x922>
 800cb38:	4631      	mov	r1, r6
 800cb3a:	2205      	movs	r2, #5
 800cb3c:	4620      	mov	r0, r4
 800cb3e:	f000 fa3e 	bl	800cfbe <__multadd>
 800cb42:	4601      	mov	r1, r0
 800cb44:	4606      	mov	r6, r0
 800cb46:	4650      	mov	r0, sl
 800cb48:	f000 fbf7 	bl	800d33a <__mcmp>
 800cb4c:	2800      	cmp	r0, #0
 800cb4e:	f73f adb6 	bgt.w	800c6be <_dtoa_r+0x48e>
 800cb52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb54:	9d02      	ldr	r5, [sp, #8]
 800cb56:	ea6f 0b03 	mvn.w	fp, r3
 800cb5a:	2300      	movs	r3, #0
 800cb5c:	9303      	str	r3, [sp, #12]
 800cb5e:	4631      	mov	r1, r6
 800cb60:	4620      	mov	r0, r4
 800cb62:	f000 fa15 	bl	800cf90 <_Bfree>
 800cb66:	2f00      	cmp	r7, #0
 800cb68:	f43f aea6 	beq.w	800c8b8 <_dtoa_r+0x688>
 800cb6c:	9b03      	ldr	r3, [sp, #12]
 800cb6e:	b12b      	cbz	r3, 800cb7c <_dtoa_r+0x94c>
 800cb70:	42bb      	cmp	r3, r7
 800cb72:	d003      	beq.n	800cb7c <_dtoa_r+0x94c>
 800cb74:	4619      	mov	r1, r3
 800cb76:	4620      	mov	r0, r4
 800cb78:	f000 fa0a 	bl	800cf90 <_Bfree>
 800cb7c:	4639      	mov	r1, r7
 800cb7e:	4620      	mov	r0, r4
 800cb80:	f000 fa06 	bl	800cf90 <_Bfree>
 800cb84:	e698      	b.n	800c8b8 <_dtoa_r+0x688>
 800cb86:	2600      	movs	r6, #0
 800cb88:	4637      	mov	r7, r6
 800cb8a:	e7e2      	b.n	800cb52 <_dtoa_r+0x922>
 800cb8c:	46bb      	mov	fp, r7
 800cb8e:	4637      	mov	r7, r6
 800cb90:	e595      	b.n	800c6be <_dtoa_r+0x48e>
 800cb92:	bf00      	nop
 800cb94:	40240000 	.word	0x40240000
 800cb98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb9a:	bb93      	cbnz	r3, 800cc02 <_dtoa_r+0x9d2>
 800cb9c:	9b03      	ldr	r3, [sp, #12]
 800cb9e:	9304      	str	r3, [sp, #16]
 800cba0:	9d02      	ldr	r5, [sp, #8]
 800cba2:	4631      	mov	r1, r6
 800cba4:	4650      	mov	r0, sl
 800cba6:	f7ff fab5 	bl	800c114 <quorem>
 800cbaa:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800cbae:	f805 9b01 	strb.w	r9, [r5], #1
 800cbb2:	9b02      	ldr	r3, [sp, #8]
 800cbb4:	9a04      	ldr	r2, [sp, #16]
 800cbb6:	1aeb      	subs	r3, r5, r3
 800cbb8:	429a      	cmp	r2, r3
 800cbba:	f300 80dc 	bgt.w	800cd76 <_dtoa_r+0xb46>
 800cbbe:	9b02      	ldr	r3, [sp, #8]
 800cbc0:	2a01      	cmp	r2, #1
 800cbc2:	bfac      	ite	ge
 800cbc4:	189b      	addge	r3, r3, r2
 800cbc6:	3301      	addlt	r3, #1
 800cbc8:	4698      	mov	r8, r3
 800cbca:	2300      	movs	r3, #0
 800cbcc:	9303      	str	r3, [sp, #12]
 800cbce:	4651      	mov	r1, sl
 800cbd0:	2201      	movs	r2, #1
 800cbd2:	4620      	mov	r0, r4
 800cbd4:	f000 fb60 	bl	800d298 <__lshift>
 800cbd8:	4631      	mov	r1, r6
 800cbda:	4682      	mov	sl, r0
 800cbdc:	f000 fbad 	bl	800d33a <__mcmp>
 800cbe0:	2800      	cmp	r0, #0
 800cbe2:	f300 808d 	bgt.w	800cd00 <_dtoa_r+0xad0>
 800cbe6:	d103      	bne.n	800cbf0 <_dtoa_r+0x9c0>
 800cbe8:	f019 0f01 	tst.w	r9, #1
 800cbec:	f040 8088 	bne.w	800cd00 <_dtoa_r+0xad0>
 800cbf0:	4645      	mov	r5, r8
 800cbf2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800cbf6:	2b30      	cmp	r3, #48	; 0x30
 800cbf8:	f105 32ff 	add.w	r2, r5, #4294967295
 800cbfc:	d1af      	bne.n	800cb5e <_dtoa_r+0x92e>
 800cbfe:	4615      	mov	r5, r2
 800cc00:	e7f7      	b.n	800cbf2 <_dtoa_r+0x9c2>
 800cc02:	9b03      	ldr	r3, [sp, #12]
 800cc04:	9304      	str	r3, [sp, #16]
 800cc06:	2d00      	cmp	r5, #0
 800cc08:	dd05      	ble.n	800cc16 <_dtoa_r+0x9e6>
 800cc0a:	4639      	mov	r1, r7
 800cc0c:	462a      	mov	r2, r5
 800cc0e:	4620      	mov	r0, r4
 800cc10:	f000 fb42 	bl	800d298 <__lshift>
 800cc14:	4607      	mov	r7, r0
 800cc16:	f1b8 0f00 	cmp.w	r8, #0
 800cc1a:	d04c      	beq.n	800ccb6 <_dtoa_r+0xa86>
 800cc1c:	6879      	ldr	r1, [r7, #4]
 800cc1e:	4620      	mov	r0, r4
 800cc20:	f000 f982 	bl	800cf28 <_Balloc>
 800cc24:	693a      	ldr	r2, [r7, #16]
 800cc26:	3202      	adds	r2, #2
 800cc28:	4605      	mov	r5, r0
 800cc2a:	0092      	lsls	r2, r2, #2
 800cc2c:	f107 010c 	add.w	r1, r7, #12
 800cc30:	300c      	adds	r0, #12
 800cc32:	f7fc fcdb 	bl	80095ec <memcpy>
 800cc36:	2201      	movs	r2, #1
 800cc38:	4629      	mov	r1, r5
 800cc3a:	4620      	mov	r0, r4
 800cc3c:	f000 fb2c 	bl	800d298 <__lshift>
 800cc40:	9b00      	ldr	r3, [sp, #0]
 800cc42:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800cc46:	9703      	str	r7, [sp, #12]
 800cc48:	f003 0301 	and.w	r3, r3, #1
 800cc4c:	4607      	mov	r7, r0
 800cc4e:	9305      	str	r3, [sp, #20]
 800cc50:	4631      	mov	r1, r6
 800cc52:	4650      	mov	r0, sl
 800cc54:	f7ff fa5e 	bl	800c114 <quorem>
 800cc58:	9903      	ldr	r1, [sp, #12]
 800cc5a:	4605      	mov	r5, r0
 800cc5c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800cc60:	4650      	mov	r0, sl
 800cc62:	f000 fb6a 	bl	800d33a <__mcmp>
 800cc66:	463a      	mov	r2, r7
 800cc68:	9000      	str	r0, [sp, #0]
 800cc6a:	4631      	mov	r1, r6
 800cc6c:	4620      	mov	r0, r4
 800cc6e:	f000 fb7e 	bl	800d36e <__mdiff>
 800cc72:	68c3      	ldr	r3, [r0, #12]
 800cc74:	4602      	mov	r2, r0
 800cc76:	bb03      	cbnz	r3, 800ccba <_dtoa_r+0xa8a>
 800cc78:	4601      	mov	r1, r0
 800cc7a:	9006      	str	r0, [sp, #24]
 800cc7c:	4650      	mov	r0, sl
 800cc7e:	f000 fb5c 	bl	800d33a <__mcmp>
 800cc82:	9a06      	ldr	r2, [sp, #24]
 800cc84:	4603      	mov	r3, r0
 800cc86:	4611      	mov	r1, r2
 800cc88:	4620      	mov	r0, r4
 800cc8a:	9306      	str	r3, [sp, #24]
 800cc8c:	f000 f980 	bl	800cf90 <_Bfree>
 800cc90:	9b06      	ldr	r3, [sp, #24]
 800cc92:	b9a3      	cbnz	r3, 800ccbe <_dtoa_r+0xa8e>
 800cc94:	9a07      	ldr	r2, [sp, #28]
 800cc96:	b992      	cbnz	r2, 800ccbe <_dtoa_r+0xa8e>
 800cc98:	9a05      	ldr	r2, [sp, #20]
 800cc9a:	b982      	cbnz	r2, 800ccbe <_dtoa_r+0xa8e>
 800cc9c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cca0:	d029      	beq.n	800ccf6 <_dtoa_r+0xac6>
 800cca2:	9b00      	ldr	r3, [sp, #0]
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	dd01      	ble.n	800ccac <_dtoa_r+0xa7c>
 800cca8:	f105 0931 	add.w	r9, r5, #49	; 0x31
 800ccac:	f108 0501 	add.w	r5, r8, #1
 800ccb0:	f888 9000 	strb.w	r9, [r8]
 800ccb4:	e753      	b.n	800cb5e <_dtoa_r+0x92e>
 800ccb6:	4638      	mov	r0, r7
 800ccb8:	e7c2      	b.n	800cc40 <_dtoa_r+0xa10>
 800ccba:	2301      	movs	r3, #1
 800ccbc:	e7e3      	b.n	800cc86 <_dtoa_r+0xa56>
 800ccbe:	9a00      	ldr	r2, [sp, #0]
 800ccc0:	2a00      	cmp	r2, #0
 800ccc2:	db04      	blt.n	800ccce <_dtoa_r+0xa9e>
 800ccc4:	d125      	bne.n	800cd12 <_dtoa_r+0xae2>
 800ccc6:	9a07      	ldr	r2, [sp, #28]
 800ccc8:	bb1a      	cbnz	r2, 800cd12 <_dtoa_r+0xae2>
 800ccca:	9a05      	ldr	r2, [sp, #20]
 800cccc:	bb0a      	cbnz	r2, 800cd12 <_dtoa_r+0xae2>
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	ddec      	ble.n	800ccac <_dtoa_r+0xa7c>
 800ccd2:	4651      	mov	r1, sl
 800ccd4:	2201      	movs	r2, #1
 800ccd6:	4620      	mov	r0, r4
 800ccd8:	f000 fade 	bl	800d298 <__lshift>
 800ccdc:	4631      	mov	r1, r6
 800ccde:	4682      	mov	sl, r0
 800cce0:	f000 fb2b 	bl	800d33a <__mcmp>
 800cce4:	2800      	cmp	r0, #0
 800cce6:	dc03      	bgt.n	800ccf0 <_dtoa_r+0xac0>
 800cce8:	d1e0      	bne.n	800ccac <_dtoa_r+0xa7c>
 800ccea:	f019 0f01 	tst.w	r9, #1
 800ccee:	d0dd      	beq.n	800ccac <_dtoa_r+0xa7c>
 800ccf0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ccf4:	d1d8      	bne.n	800cca8 <_dtoa_r+0xa78>
 800ccf6:	2339      	movs	r3, #57	; 0x39
 800ccf8:	f888 3000 	strb.w	r3, [r8]
 800ccfc:	f108 0801 	add.w	r8, r8, #1
 800cd00:	4645      	mov	r5, r8
 800cd02:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800cd06:	2b39      	cmp	r3, #57	; 0x39
 800cd08:	f105 32ff 	add.w	r2, r5, #4294967295
 800cd0c:	d03b      	beq.n	800cd86 <_dtoa_r+0xb56>
 800cd0e:	3301      	adds	r3, #1
 800cd10:	e040      	b.n	800cd94 <_dtoa_r+0xb64>
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	f108 0501 	add.w	r5, r8, #1
 800cd18:	dd05      	ble.n	800cd26 <_dtoa_r+0xaf6>
 800cd1a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cd1e:	d0ea      	beq.n	800ccf6 <_dtoa_r+0xac6>
 800cd20:	f109 0901 	add.w	r9, r9, #1
 800cd24:	e7c4      	b.n	800ccb0 <_dtoa_r+0xa80>
 800cd26:	9b02      	ldr	r3, [sp, #8]
 800cd28:	9a04      	ldr	r2, [sp, #16]
 800cd2a:	f805 9c01 	strb.w	r9, [r5, #-1]
 800cd2e:	1aeb      	subs	r3, r5, r3
 800cd30:	4293      	cmp	r3, r2
 800cd32:	46a8      	mov	r8, r5
 800cd34:	f43f af4b 	beq.w	800cbce <_dtoa_r+0x99e>
 800cd38:	4651      	mov	r1, sl
 800cd3a:	2300      	movs	r3, #0
 800cd3c:	220a      	movs	r2, #10
 800cd3e:	4620      	mov	r0, r4
 800cd40:	f000 f93d 	bl	800cfbe <__multadd>
 800cd44:	9b03      	ldr	r3, [sp, #12]
 800cd46:	9903      	ldr	r1, [sp, #12]
 800cd48:	42bb      	cmp	r3, r7
 800cd4a:	4682      	mov	sl, r0
 800cd4c:	f04f 0300 	mov.w	r3, #0
 800cd50:	f04f 020a 	mov.w	r2, #10
 800cd54:	4620      	mov	r0, r4
 800cd56:	d104      	bne.n	800cd62 <_dtoa_r+0xb32>
 800cd58:	f000 f931 	bl	800cfbe <__multadd>
 800cd5c:	9003      	str	r0, [sp, #12]
 800cd5e:	4607      	mov	r7, r0
 800cd60:	e776      	b.n	800cc50 <_dtoa_r+0xa20>
 800cd62:	f000 f92c 	bl	800cfbe <__multadd>
 800cd66:	2300      	movs	r3, #0
 800cd68:	9003      	str	r0, [sp, #12]
 800cd6a:	220a      	movs	r2, #10
 800cd6c:	4639      	mov	r1, r7
 800cd6e:	4620      	mov	r0, r4
 800cd70:	f000 f925 	bl	800cfbe <__multadd>
 800cd74:	e7f3      	b.n	800cd5e <_dtoa_r+0xb2e>
 800cd76:	4651      	mov	r1, sl
 800cd78:	2300      	movs	r3, #0
 800cd7a:	220a      	movs	r2, #10
 800cd7c:	4620      	mov	r0, r4
 800cd7e:	f000 f91e 	bl	800cfbe <__multadd>
 800cd82:	4682      	mov	sl, r0
 800cd84:	e70d      	b.n	800cba2 <_dtoa_r+0x972>
 800cd86:	9b02      	ldr	r3, [sp, #8]
 800cd88:	4293      	cmp	r3, r2
 800cd8a:	d105      	bne.n	800cd98 <_dtoa_r+0xb68>
 800cd8c:	9a02      	ldr	r2, [sp, #8]
 800cd8e:	f10b 0b01 	add.w	fp, fp, #1
 800cd92:	2331      	movs	r3, #49	; 0x31
 800cd94:	7013      	strb	r3, [r2, #0]
 800cd96:	e6e2      	b.n	800cb5e <_dtoa_r+0x92e>
 800cd98:	4615      	mov	r5, r2
 800cd9a:	e7b2      	b.n	800cd02 <_dtoa_r+0xad2>
 800cd9c:	4b09      	ldr	r3, [pc, #36]	; (800cdc4 <_dtoa_r+0xb94>)
 800cd9e:	f7ff baae 	b.w	800c2fe <_dtoa_r+0xce>
 800cda2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	f47f aa88 	bne.w	800c2ba <_dtoa_r+0x8a>
 800cdaa:	4b07      	ldr	r3, [pc, #28]	; (800cdc8 <_dtoa_r+0xb98>)
 800cdac:	f7ff baa7 	b.w	800c2fe <_dtoa_r+0xce>
 800cdb0:	9b04      	ldr	r3, [sp, #16]
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	f73f aef4 	bgt.w	800cba0 <_dtoa_r+0x970>
 800cdb8:	9b07      	ldr	r3, [sp, #28]
 800cdba:	2b02      	cmp	r3, #2
 800cdbc:	f77f aef0 	ble.w	800cba0 <_dtoa_r+0x970>
 800cdc0:	e6b8      	b.n	800cb34 <_dtoa_r+0x904>
 800cdc2:	bf00      	nop
 800cdc4:	0800d926 	.word	0x0800d926
 800cdc8:	0800da49 	.word	0x0800da49

0800cdcc <_fclose_r>:
 800cdcc:	b570      	push	{r4, r5, r6, lr}
 800cdce:	4605      	mov	r5, r0
 800cdd0:	460c      	mov	r4, r1
 800cdd2:	b911      	cbnz	r1, 800cdda <_fclose_r+0xe>
 800cdd4:	2600      	movs	r6, #0
 800cdd6:	4630      	mov	r0, r6
 800cdd8:	bd70      	pop	{r4, r5, r6, pc}
 800cdda:	b118      	cbz	r0, 800cde4 <_fclose_r+0x18>
 800cddc:	6983      	ldr	r3, [r0, #24]
 800cdde:	b90b      	cbnz	r3, 800cde4 <_fclose_r+0x18>
 800cde0:	f7fd fae4 	bl	800a3ac <__sinit>
 800cde4:	4b2c      	ldr	r3, [pc, #176]	; (800ce98 <_fclose_r+0xcc>)
 800cde6:	429c      	cmp	r4, r3
 800cde8:	d114      	bne.n	800ce14 <_fclose_r+0x48>
 800cdea:	686c      	ldr	r4, [r5, #4]
 800cdec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cdee:	07d8      	lsls	r0, r3, #31
 800cdf0:	d405      	bmi.n	800cdfe <_fclose_r+0x32>
 800cdf2:	89a3      	ldrh	r3, [r4, #12]
 800cdf4:	0599      	lsls	r1, r3, #22
 800cdf6:	d402      	bmi.n	800cdfe <_fclose_r+0x32>
 800cdf8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cdfa:	f7fd fe5d 	bl	800aab8 <__retarget_lock_acquire_recursive>
 800cdfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce02:	b98b      	cbnz	r3, 800ce28 <_fclose_r+0x5c>
 800ce04:	6e66      	ldr	r6, [r4, #100]	; 0x64
 800ce06:	f016 0601 	ands.w	r6, r6, #1
 800ce0a:	d1e3      	bne.n	800cdd4 <_fclose_r+0x8>
 800ce0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ce0e:	f7fd fe54 	bl	800aaba <__retarget_lock_release_recursive>
 800ce12:	e7e0      	b.n	800cdd6 <_fclose_r+0xa>
 800ce14:	4b21      	ldr	r3, [pc, #132]	; (800ce9c <_fclose_r+0xd0>)
 800ce16:	429c      	cmp	r4, r3
 800ce18:	d101      	bne.n	800ce1e <_fclose_r+0x52>
 800ce1a:	68ac      	ldr	r4, [r5, #8]
 800ce1c:	e7e6      	b.n	800cdec <_fclose_r+0x20>
 800ce1e:	4b20      	ldr	r3, [pc, #128]	; (800cea0 <_fclose_r+0xd4>)
 800ce20:	429c      	cmp	r4, r3
 800ce22:	bf08      	it	eq
 800ce24:	68ec      	ldreq	r4, [r5, #12]
 800ce26:	e7e1      	b.n	800cdec <_fclose_r+0x20>
 800ce28:	4621      	mov	r1, r4
 800ce2a:	4628      	mov	r0, r5
 800ce2c:	f7fd f998 	bl	800a160 <__sflush_r>
 800ce30:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800ce32:	4606      	mov	r6, r0
 800ce34:	b133      	cbz	r3, 800ce44 <_fclose_r+0x78>
 800ce36:	6a21      	ldr	r1, [r4, #32]
 800ce38:	4628      	mov	r0, r5
 800ce3a:	4798      	blx	r3
 800ce3c:	2800      	cmp	r0, #0
 800ce3e:	bfb8      	it	lt
 800ce40:	f04f 36ff 	movlt.w	r6, #4294967295
 800ce44:	89a3      	ldrh	r3, [r4, #12]
 800ce46:	061a      	lsls	r2, r3, #24
 800ce48:	d503      	bpl.n	800ce52 <_fclose_r+0x86>
 800ce4a:	6921      	ldr	r1, [r4, #16]
 800ce4c:	4628      	mov	r0, r5
 800ce4e:	f7fd fbed 	bl	800a62c <_free_r>
 800ce52:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ce54:	b141      	cbz	r1, 800ce68 <_fclose_r+0x9c>
 800ce56:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ce5a:	4299      	cmp	r1, r3
 800ce5c:	d002      	beq.n	800ce64 <_fclose_r+0x98>
 800ce5e:	4628      	mov	r0, r5
 800ce60:	f7fd fbe4 	bl	800a62c <_free_r>
 800ce64:	2300      	movs	r3, #0
 800ce66:	6363      	str	r3, [r4, #52]	; 0x34
 800ce68:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800ce6a:	b121      	cbz	r1, 800ce76 <_fclose_r+0xaa>
 800ce6c:	4628      	mov	r0, r5
 800ce6e:	f7fd fbdd 	bl	800a62c <_free_r>
 800ce72:	2300      	movs	r3, #0
 800ce74:	64a3      	str	r3, [r4, #72]	; 0x48
 800ce76:	f7fd fa81 	bl	800a37c <__sfp_lock_acquire>
 800ce7a:	2300      	movs	r3, #0
 800ce7c:	81a3      	strh	r3, [r4, #12]
 800ce7e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ce80:	07db      	lsls	r3, r3, #31
 800ce82:	d402      	bmi.n	800ce8a <_fclose_r+0xbe>
 800ce84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ce86:	f7fd fe18 	bl	800aaba <__retarget_lock_release_recursive>
 800ce8a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ce8c:	f7fd fe13 	bl	800aab6 <__retarget_lock_close_recursive>
 800ce90:	f7fd fa7a 	bl	800a388 <__sfp_lock_release>
 800ce94:	e79f      	b.n	800cdd6 <_fclose_r+0xa>
 800ce96:	bf00      	nop
 800ce98:	0800d8cc 	.word	0x0800d8cc
 800ce9c:	0800d8ec 	.word	0x0800d8ec
 800cea0:	0800d8ac 	.word	0x0800d8ac

0800cea4 <_fstat_r>:
 800cea4:	b538      	push	{r3, r4, r5, lr}
 800cea6:	4c07      	ldr	r4, [pc, #28]	; (800cec4 <_fstat_r+0x20>)
 800cea8:	2300      	movs	r3, #0
 800ceaa:	4605      	mov	r5, r0
 800ceac:	4608      	mov	r0, r1
 800ceae:	4611      	mov	r1, r2
 800ceb0:	6023      	str	r3, [r4, #0]
 800ceb2:	f7fc f8be 	bl	8009032 <_fstat>
 800ceb6:	1c43      	adds	r3, r0, #1
 800ceb8:	d102      	bne.n	800cec0 <_fstat_r+0x1c>
 800ceba:	6823      	ldr	r3, [r4, #0]
 800cebc:	b103      	cbz	r3, 800cec0 <_fstat_r+0x1c>
 800cebe:	602b      	str	r3, [r5, #0]
 800cec0:	bd38      	pop	{r3, r4, r5, pc}
 800cec2:	bf00      	nop
 800cec4:	2000106c 	.word	0x2000106c

0800cec8 <_isatty_r>:
 800cec8:	b538      	push	{r3, r4, r5, lr}
 800ceca:	4c06      	ldr	r4, [pc, #24]	; (800cee4 <_isatty_r+0x1c>)
 800cecc:	2300      	movs	r3, #0
 800cece:	4605      	mov	r5, r0
 800ced0:	4608      	mov	r0, r1
 800ced2:	6023      	str	r3, [r4, #0]
 800ced4:	f7fc f8bd 	bl	8009052 <_isatty>
 800ced8:	1c43      	adds	r3, r0, #1
 800ceda:	d102      	bne.n	800cee2 <_isatty_r+0x1a>
 800cedc:	6823      	ldr	r3, [r4, #0]
 800cede:	b103      	cbz	r3, 800cee2 <_isatty_r+0x1a>
 800cee0:	602b      	str	r3, [r5, #0]
 800cee2:	bd38      	pop	{r3, r4, r5, pc}
 800cee4:	2000106c 	.word	0x2000106c

0800cee8 <_localeconv_r>:
 800cee8:	4b04      	ldr	r3, [pc, #16]	; (800cefc <_localeconv_r+0x14>)
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	6a18      	ldr	r0, [r3, #32]
 800ceee:	4b04      	ldr	r3, [pc, #16]	; (800cf00 <_localeconv_r+0x18>)
 800cef0:	2800      	cmp	r0, #0
 800cef2:	bf08      	it	eq
 800cef4:	4618      	moveq	r0, r3
 800cef6:	30f0      	adds	r0, #240	; 0xf0
 800cef8:	4770      	bx	lr
 800cefa:	bf00      	nop
 800cefc:	20000014 	.word	0x20000014
 800cf00:	20000518 	.word	0x20000518

0800cf04 <_lseek_r>:
 800cf04:	b538      	push	{r3, r4, r5, lr}
 800cf06:	4c07      	ldr	r4, [pc, #28]	; (800cf24 <_lseek_r+0x20>)
 800cf08:	4605      	mov	r5, r0
 800cf0a:	4608      	mov	r0, r1
 800cf0c:	4611      	mov	r1, r2
 800cf0e:	2200      	movs	r2, #0
 800cf10:	6022      	str	r2, [r4, #0]
 800cf12:	461a      	mov	r2, r3
 800cf14:	f7fc f8a8 	bl	8009068 <_lseek>
 800cf18:	1c43      	adds	r3, r0, #1
 800cf1a:	d102      	bne.n	800cf22 <_lseek_r+0x1e>
 800cf1c:	6823      	ldr	r3, [r4, #0]
 800cf1e:	b103      	cbz	r3, 800cf22 <_lseek_r+0x1e>
 800cf20:	602b      	str	r3, [r5, #0]
 800cf22:	bd38      	pop	{r3, r4, r5, pc}
 800cf24:	2000106c 	.word	0x2000106c

0800cf28 <_Balloc>:
 800cf28:	b570      	push	{r4, r5, r6, lr}
 800cf2a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800cf2c:	4604      	mov	r4, r0
 800cf2e:	460e      	mov	r6, r1
 800cf30:	b93d      	cbnz	r5, 800cf42 <_Balloc+0x1a>
 800cf32:	2010      	movs	r0, #16
 800cf34:	f7fc f93c 	bl	80091b0 <malloc>
 800cf38:	6260      	str	r0, [r4, #36]	; 0x24
 800cf3a:	6045      	str	r5, [r0, #4]
 800cf3c:	6085      	str	r5, [r0, #8]
 800cf3e:	6005      	str	r5, [r0, #0]
 800cf40:	60c5      	str	r5, [r0, #12]
 800cf42:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800cf44:	68eb      	ldr	r3, [r5, #12]
 800cf46:	b183      	cbz	r3, 800cf6a <_Balloc+0x42>
 800cf48:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cf4a:	68db      	ldr	r3, [r3, #12]
 800cf4c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800cf50:	b9b8      	cbnz	r0, 800cf82 <_Balloc+0x5a>
 800cf52:	2101      	movs	r1, #1
 800cf54:	fa01 f506 	lsl.w	r5, r1, r6
 800cf58:	1d6a      	adds	r2, r5, #5
 800cf5a:	0092      	lsls	r2, r2, #2
 800cf5c:	4620      	mov	r0, r4
 800cf5e:	f000 fb3f 	bl	800d5e0 <_calloc_r>
 800cf62:	b160      	cbz	r0, 800cf7e <_Balloc+0x56>
 800cf64:	6046      	str	r6, [r0, #4]
 800cf66:	6085      	str	r5, [r0, #8]
 800cf68:	e00e      	b.n	800cf88 <_Balloc+0x60>
 800cf6a:	2221      	movs	r2, #33	; 0x21
 800cf6c:	2104      	movs	r1, #4
 800cf6e:	4620      	mov	r0, r4
 800cf70:	f000 fb36 	bl	800d5e0 <_calloc_r>
 800cf74:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cf76:	60e8      	str	r0, [r5, #12]
 800cf78:	68db      	ldr	r3, [r3, #12]
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d1e4      	bne.n	800cf48 <_Balloc+0x20>
 800cf7e:	2000      	movs	r0, #0
 800cf80:	bd70      	pop	{r4, r5, r6, pc}
 800cf82:	6802      	ldr	r2, [r0, #0]
 800cf84:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800cf88:	2300      	movs	r3, #0
 800cf8a:	6103      	str	r3, [r0, #16]
 800cf8c:	60c3      	str	r3, [r0, #12]
 800cf8e:	bd70      	pop	{r4, r5, r6, pc}

0800cf90 <_Bfree>:
 800cf90:	b570      	push	{r4, r5, r6, lr}
 800cf92:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800cf94:	4606      	mov	r6, r0
 800cf96:	460d      	mov	r5, r1
 800cf98:	b93c      	cbnz	r4, 800cfaa <_Bfree+0x1a>
 800cf9a:	2010      	movs	r0, #16
 800cf9c:	f7fc f908 	bl	80091b0 <malloc>
 800cfa0:	6270      	str	r0, [r6, #36]	; 0x24
 800cfa2:	6044      	str	r4, [r0, #4]
 800cfa4:	6084      	str	r4, [r0, #8]
 800cfa6:	6004      	str	r4, [r0, #0]
 800cfa8:	60c4      	str	r4, [r0, #12]
 800cfaa:	b13d      	cbz	r5, 800cfbc <_Bfree+0x2c>
 800cfac:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800cfae:	686a      	ldr	r2, [r5, #4]
 800cfb0:	68db      	ldr	r3, [r3, #12]
 800cfb2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cfb6:	6029      	str	r1, [r5, #0]
 800cfb8:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800cfbc:	bd70      	pop	{r4, r5, r6, pc}

0800cfbe <__multadd>:
 800cfbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cfc2:	690d      	ldr	r5, [r1, #16]
 800cfc4:	461f      	mov	r7, r3
 800cfc6:	4606      	mov	r6, r0
 800cfc8:	460c      	mov	r4, r1
 800cfca:	f101 0e14 	add.w	lr, r1, #20
 800cfce:	2300      	movs	r3, #0
 800cfd0:	f8de 0000 	ldr.w	r0, [lr]
 800cfd4:	b281      	uxth	r1, r0
 800cfd6:	fb02 7101 	mla	r1, r2, r1, r7
 800cfda:	0c0f      	lsrs	r7, r1, #16
 800cfdc:	0c00      	lsrs	r0, r0, #16
 800cfde:	fb02 7000 	mla	r0, r2, r0, r7
 800cfe2:	b289      	uxth	r1, r1
 800cfe4:	3301      	adds	r3, #1
 800cfe6:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800cfea:	429d      	cmp	r5, r3
 800cfec:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800cff0:	f84e 1b04 	str.w	r1, [lr], #4
 800cff4:	dcec      	bgt.n	800cfd0 <__multadd+0x12>
 800cff6:	b1d7      	cbz	r7, 800d02e <__multadd+0x70>
 800cff8:	68a3      	ldr	r3, [r4, #8]
 800cffa:	429d      	cmp	r5, r3
 800cffc:	db12      	blt.n	800d024 <__multadd+0x66>
 800cffe:	6861      	ldr	r1, [r4, #4]
 800d000:	4630      	mov	r0, r6
 800d002:	3101      	adds	r1, #1
 800d004:	f7ff ff90 	bl	800cf28 <_Balloc>
 800d008:	6922      	ldr	r2, [r4, #16]
 800d00a:	3202      	adds	r2, #2
 800d00c:	f104 010c 	add.w	r1, r4, #12
 800d010:	4680      	mov	r8, r0
 800d012:	0092      	lsls	r2, r2, #2
 800d014:	300c      	adds	r0, #12
 800d016:	f7fc fae9 	bl	80095ec <memcpy>
 800d01a:	4621      	mov	r1, r4
 800d01c:	4630      	mov	r0, r6
 800d01e:	f7ff ffb7 	bl	800cf90 <_Bfree>
 800d022:	4644      	mov	r4, r8
 800d024:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d028:	3501      	adds	r5, #1
 800d02a:	615f      	str	r7, [r3, #20]
 800d02c:	6125      	str	r5, [r4, #16]
 800d02e:	4620      	mov	r0, r4
 800d030:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800d034 <__hi0bits>:
 800d034:	0c02      	lsrs	r2, r0, #16
 800d036:	0412      	lsls	r2, r2, #16
 800d038:	4603      	mov	r3, r0
 800d03a:	b9b2      	cbnz	r2, 800d06a <__hi0bits+0x36>
 800d03c:	0403      	lsls	r3, r0, #16
 800d03e:	2010      	movs	r0, #16
 800d040:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800d044:	bf04      	itt	eq
 800d046:	021b      	lsleq	r3, r3, #8
 800d048:	3008      	addeq	r0, #8
 800d04a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800d04e:	bf04      	itt	eq
 800d050:	011b      	lsleq	r3, r3, #4
 800d052:	3004      	addeq	r0, #4
 800d054:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800d058:	bf04      	itt	eq
 800d05a:	009b      	lsleq	r3, r3, #2
 800d05c:	3002      	addeq	r0, #2
 800d05e:	2b00      	cmp	r3, #0
 800d060:	db06      	blt.n	800d070 <__hi0bits+0x3c>
 800d062:	005b      	lsls	r3, r3, #1
 800d064:	d503      	bpl.n	800d06e <__hi0bits+0x3a>
 800d066:	3001      	adds	r0, #1
 800d068:	4770      	bx	lr
 800d06a:	2000      	movs	r0, #0
 800d06c:	e7e8      	b.n	800d040 <__hi0bits+0xc>
 800d06e:	2020      	movs	r0, #32
 800d070:	4770      	bx	lr

0800d072 <__lo0bits>:
 800d072:	6803      	ldr	r3, [r0, #0]
 800d074:	f013 0207 	ands.w	r2, r3, #7
 800d078:	4601      	mov	r1, r0
 800d07a:	d00b      	beq.n	800d094 <__lo0bits+0x22>
 800d07c:	07da      	lsls	r2, r3, #31
 800d07e:	d423      	bmi.n	800d0c8 <__lo0bits+0x56>
 800d080:	0798      	lsls	r0, r3, #30
 800d082:	bf49      	itett	mi
 800d084:	085b      	lsrmi	r3, r3, #1
 800d086:	089b      	lsrpl	r3, r3, #2
 800d088:	2001      	movmi	r0, #1
 800d08a:	600b      	strmi	r3, [r1, #0]
 800d08c:	bf5c      	itt	pl
 800d08e:	600b      	strpl	r3, [r1, #0]
 800d090:	2002      	movpl	r0, #2
 800d092:	4770      	bx	lr
 800d094:	b298      	uxth	r0, r3
 800d096:	b9a8      	cbnz	r0, 800d0c4 <__lo0bits+0x52>
 800d098:	0c1b      	lsrs	r3, r3, #16
 800d09a:	2010      	movs	r0, #16
 800d09c:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d0a0:	bf04      	itt	eq
 800d0a2:	0a1b      	lsreq	r3, r3, #8
 800d0a4:	3008      	addeq	r0, #8
 800d0a6:	071a      	lsls	r2, r3, #28
 800d0a8:	bf04      	itt	eq
 800d0aa:	091b      	lsreq	r3, r3, #4
 800d0ac:	3004      	addeq	r0, #4
 800d0ae:	079a      	lsls	r2, r3, #30
 800d0b0:	bf04      	itt	eq
 800d0b2:	089b      	lsreq	r3, r3, #2
 800d0b4:	3002      	addeq	r0, #2
 800d0b6:	07da      	lsls	r2, r3, #31
 800d0b8:	d402      	bmi.n	800d0c0 <__lo0bits+0x4e>
 800d0ba:	085b      	lsrs	r3, r3, #1
 800d0bc:	d006      	beq.n	800d0cc <__lo0bits+0x5a>
 800d0be:	3001      	adds	r0, #1
 800d0c0:	600b      	str	r3, [r1, #0]
 800d0c2:	4770      	bx	lr
 800d0c4:	4610      	mov	r0, r2
 800d0c6:	e7e9      	b.n	800d09c <__lo0bits+0x2a>
 800d0c8:	2000      	movs	r0, #0
 800d0ca:	4770      	bx	lr
 800d0cc:	2020      	movs	r0, #32
 800d0ce:	4770      	bx	lr

0800d0d0 <__i2b>:
 800d0d0:	b510      	push	{r4, lr}
 800d0d2:	460c      	mov	r4, r1
 800d0d4:	2101      	movs	r1, #1
 800d0d6:	f7ff ff27 	bl	800cf28 <_Balloc>
 800d0da:	2201      	movs	r2, #1
 800d0dc:	6144      	str	r4, [r0, #20]
 800d0de:	6102      	str	r2, [r0, #16]
 800d0e0:	bd10      	pop	{r4, pc}

0800d0e2 <__multiply>:
 800d0e2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0e6:	4614      	mov	r4, r2
 800d0e8:	690a      	ldr	r2, [r1, #16]
 800d0ea:	6923      	ldr	r3, [r4, #16]
 800d0ec:	429a      	cmp	r2, r3
 800d0ee:	bfb8      	it	lt
 800d0f0:	460b      	movlt	r3, r1
 800d0f2:	4689      	mov	r9, r1
 800d0f4:	bfbc      	itt	lt
 800d0f6:	46a1      	movlt	r9, r4
 800d0f8:	461c      	movlt	r4, r3
 800d0fa:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d0fe:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800d102:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800d106:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d10a:	eb07 060a 	add.w	r6, r7, sl
 800d10e:	429e      	cmp	r6, r3
 800d110:	bfc8      	it	gt
 800d112:	3101      	addgt	r1, #1
 800d114:	f7ff ff08 	bl	800cf28 <_Balloc>
 800d118:	f100 0514 	add.w	r5, r0, #20
 800d11c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d120:	462b      	mov	r3, r5
 800d122:	2200      	movs	r2, #0
 800d124:	4543      	cmp	r3, r8
 800d126:	d316      	bcc.n	800d156 <__multiply+0x74>
 800d128:	f104 0214 	add.w	r2, r4, #20
 800d12c:	f109 0114 	add.w	r1, r9, #20
 800d130:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800d134:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800d138:	9301      	str	r3, [sp, #4]
 800d13a:	9c01      	ldr	r4, [sp, #4]
 800d13c:	4294      	cmp	r4, r2
 800d13e:	4613      	mov	r3, r2
 800d140:	d80c      	bhi.n	800d15c <__multiply+0x7a>
 800d142:	2e00      	cmp	r6, #0
 800d144:	dd03      	ble.n	800d14e <__multiply+0x6c>
 800d146:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d054      	beq.n	800d1f8 <__multiply+0x116>
 800d14e:	6106      	str	r6, [r0, #16]
 800d150:	b003      	add	sp, #12
 800d152:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d156:	f843 2b04 	str.w	r2, [r3], #4
 800d15a:	e7e3      	b.n	800d124 <__multiply+0x42>
 800d15c:	f8b3 a000 	ldrh.w	sl, [r3]
 800d160:	3204      	adds	r2, #4
 800d162:	f1ba 0f00 	cmp.w	sl, #0
 800d166:	d020      	beq.n	800d1aa <__multiply+0xc8>
 800d168:	46ae      	mov	lr, r5
 800d16a:	4689      	mov	r9, r1
 800d16c:	f04f 0c00 	mov.w	ip, #0
 800d170:	f859 4b04 	ldr.w	r4, [r9], #4
 800d174:	f8be b000 	ldrh.w	fp, [lr]
 800d178:	b2a3      	uxth	r3, r4
 800d17a:	fb0a b303 	mla	r3, sl, r3, fp
 800d17e:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800d182:	f8de 4000 	ldr.w	r4, [lr]
 800d186:	4463      	add	r3, ip
 800d188:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800d18c:	fb0a c40b 	mla	r4, sl, fp, ip
 800d190:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800d194:	b29b      	uxth	r3, r3
 800d196:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800d19a:	454f      	cmp	r7, r9
 800d19c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800d1a0:	f84e 3b04 	str.w	r3, [lr], #4
 800d1a4:	d8e4      	bhi.n	800d170 <__multiply+0x8e>
 800d1a6:	f8ce c000 	str.w	ip, [lr]
 800d1aa:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800d1ae:	f1b9 0f00 	cmp.w	r9, #0
 800d1b2:	d01f      	beq.n	800d1f4 <__multiply+0x112>
 800d1b4:	682b      	ldr	r3, [r5, #0]
 800d1b6:	46ae      	mov	lr, r5
 800d1b8:	468c      	mov	ip, r1
 800d1ba:	f04f 0a00 	mov.w	sl, #0
 800d1be:	f8bc 4000 	ldrh.w	r4, [ip]
 800d1c2:	f8be b002 	ldrh.w	fp, [lr, #2]
 800d1c6:	fb09 b404 	mla	r4, r9, r4, fp
 800d1ca:	44a2      	add	sl, r4
 800d1cc:	b29b      	uxth	r3, r3
 800d1ce:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800d1d2:	f84e 3b04 	str.w	r3, [lr], #4
 800d1d6:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d1da:	f8be 4000 	ldrh.w	r4, [lr]
 800d1de:	0c1b      	lsrs	r3, r3, #16
 800d1e0:	fb09 4303 	mla	r3, r9, r3, r4
 800d1e4:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800d1e8:	4567      	cmp	r7, ip
 800d1ea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d1ee:	d8e6      	bhi.n	800d1be <__multiply+0xdc>
 800d1f0:	f8ce 3000 	str.w	r3, [lr]
 800d1f4:	3504      	adds	r5, #4
 800d1f6:	e7a0      	b.n	800d13a <__multiply+0x58>
 800d1f8:	3e01      	subs	r6, #1
 800d1fa:	e7a2      	b.n	800d142 <__multiply+0x60>

0800d1fc <__pow5mult>:
 800d1fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d200:	4615      	mov	r5, r2
 800d202:	f012 0203 	ands.w	r2, r2, #3
 800d206:	4606      	mov	r6, r0
 800d208:	460f      	mov	r7, r1
 800d20a:	d007      	beq.n	800d21c <__pow5mult+0x20>
 800d20c:	3a01      	subs	r2, #1
 800d20e:	4c21      	ldr	r4, [pc, #132]	; (800d294 <__pow5mult+0x98>)
 800d210:	2300      	movs	r3, #0
 800d212:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d216:	f7ff fed2 	bl	800cfbe <__multadd>
 800d21a:	4607      	mov	r7, r0
 800d21c:	10ad      	asrs	r5, r5, #2
 800d21e:	d035      	beq.n	800d28c <__pow5mult+0x90>
 800d220:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d222:	b93c      	cbnz	r4, 800d234 <__pow5mult+0x38>
 800d224:	2010      	movs	r0, #16
 800d226:	f7fb ffc3 	bl	80091b0 <malloc>
 800d22a:	6270      	str	r0, [r6, #36]	; 0x24
 800d22c:	6044      	str	r4, [r0, #4]
 800d22e:	6084      	str	r4, [r0, #8]
 800d230:	6004      	str	r4, [r0, #0]
 800d232:	60c4      	str	r4, [r0, #12]
 800d234:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d238:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d23c:	b94c      	cbnz	r4, 800d252 <__pow5mult+0x56>
 800d23e:	f240 2171 	movw	r1, #625	; 0x271
 800d242:	4630      	mov	r0, r6
 800d244:	f7ff ff44 	bl	800d0d0 <__i2b>
 800d248:	2300      	movs	r3, #0
 800d24a:	f8c8 0008 	str.w	r0, [r8, #8]
 800d24e:	4604      	mov	r4, r0
 800d250:	6003      	str	r3, [r0, #0]
 800d252:	f04f 0800 	mov.w	r8, #0
 800d256:	07eb      	lsls	r3, r5, #31
 800d258:	d50a      	bpl.n	800d270 <__pow5mult+0x74>
 800d25a:	4639      	mov	r1, r7
 800d25c:	4622      	mov	r2, r4
 800d25e:	4630      	mov	r0, r6
 800d260:	f7ff ff3f 	bl	800d0e2 <__multiply>
 800d264:	4639      	mov	r1, r7
 800d266:	4681      	mov	r9, r0
 800d268:	4630      	mov	r0, r6
 800d26a:	f7ff fe91 	bl	800cf90 <_Bfree>
 800d26e:	464f      	mov	r7, r9
 800d270:	106d      	asrs	r5, r5, #1
 800d272:	d00b      	beq.n	800d28c <__pow5mult+0x90>
 800d274:	6820      	ldr	r0, [r4, #0]
 800d276:	b938      	cbnz	r0, 800d288 <__pow5mult+0x8c>
 800d278:	4622      	mov	r2, r4
 800d27a:	4621      	mov	r1, r4
 800d27c:	4630      	mov	r0, r6
 800d27e:	f7ff ff30 	bl	800d0e2 <__multiply>
 800d282:	6020      	str	r0, [r4, #0]
 800d284:	f8c0 8000 	str.w	r8, [r0]
 800d288:	4604      	mov	r4, r0
 800d28a:	e7e4      	b.n	800d256 <__pow5mult+0x5a>
 800d28c:	4638      	mov	r0, r7
 800d28e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d292:	bf00      	nop
 800d294:	0800db48 	.word	0x0800db48

0800d298 <__lshift>:
 800d298:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d29c:	460c      	mov	r4, r1
 800d29e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d2a2:	6923      	ldr	r3, [r4, #16]
 800d2a4:	6849      	ldr	r1, [r1, #4]
 800d2a6:	eb0a 0903 	add.w	r9, sl, r3
 800d2aa:	68a3      	ldr	r3, [r4, #8]
 800d2ac:	4607      	mov	r7, r0
 800d2ae:	4616      	mov	r6, r2
 800d2b0:	f109 0501 	add.w	r5, r9, #1
 800d2b4:	42ab      	cmp	r3, r5
 800d2b6:	db31      	blt.n	800d31c <__lshift+0x84>
 800d2b8:	4638      	mov	r0, r7
 800d2ba:	f7ff fe35 	bl	800cf28 <_Balloc>
 800d2be:	2200      	movs	r2, #0
 800d2c0:	4680      	mov	r8, r0
 800d2c2:	f100 0314 	add.w	r3, r0, #20
 800d2c6:	4611      	mov	r1, r2
 800d2c8:	4552      	cmp	r2, sl
 800d2ca:	db2a      	blt.n	800d322 <__lshift+0x8a>
 800d2cc:	6920      	ldr	r0, [r4, #16]
 800d2ce:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d2d2:	f104 0114 	add.w	r1, r4, #20
 800d2d6:	f016 021f 	ands.w	r2, r6, #31
 800d2da:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800d2de:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800d2e2:	d022      	beq.n	800d32a <__lshift+0x92>
 800d2e4:	f1c2 0c20 	rsb	ip, r2, #32
 800d2e8:	2000      	movs	r0, #0
 800d2ea:	680e      	ldr	r6, [r1, #0]
 800d2ec:	4096      	lsls	r6, r2
 800d2ee:	4330      	orrs	r0, r6
 800d2f0:	f843 0b04 	str.w	r0, [r3], #4
 800d2f4:	f851 0b04 	ldr.w	r0, [r1], #4
 800d2f8:	458e      	cmp	lr, r1
 800d2fa:	fa20 f00c 	lsr.w	r0, r0, ip
 800d2fe:	d8f4      	bhi.n	800d2ea <__lshift+0x52>
 800d300:	6018      	str	r0, [r3, #0]
 800d302:	b108      	cbz	r0, 800d308 <__lshift+0x70>
 800d304:	f109 0502 	add.w	r5, r9, #2
 800d308:	3d01      	subs	r5, #1
 800d30a:	4638      	mov	r0, r7
 800d30c:	f8c8 5010 	str.w	r5, [r8, #16]
 800d310:	4621      	mov	r1, r4
 800d312:	f7ff fe3d 	bl	800cf90 <_Bfree>
 800d316:	4640      	mov	r0, r8
 800d318:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d31c:	3101      	adds	r1, #1
 800d31e:	005b      	lsls	r3, r3, #1
 800d320:	e7c8      	b.n	800d2b4 <__lshift+0x1c>
 800d322:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800d326:	3201      	adds	r2, #1
 800d328:	e7ce      	b.n	800d2c8 <__lshift+0x30>
 800d32a:	3b04      	subs	r3, #4
 800d32c:	f851 2b04 	ldr.w	r2, [r1], #4
 800d330:	f843 2f04 	str.w	r2, [r3, #4]!
 800d334:	458e      	cmp	lr, r1
 800d336:	d8f9      	bhi.n	800d32c <__lshift+0x94>
 800d338:	e7e6      	b.n	800d308 <__lshift+0x70>

0800d33a <__mcmp>:
 800d33a:	6903      	ldr	r3, [r0, #16]
 800d33c:	690a      	ldr	r2, [r1, #16]
 800d33e:	1a9b      	subs	r3, r3, r2
 800d340:	b530      	push	{r4, r5, lr}
 800d342:	d10c      	bne.n	800d35e <__mcmp+0x24>
 800d344:	0092      	lsls	r2, r2, #2
 800d346:	3014      	adds	r0, #20
 800d348:	3114      	adds	r1, #20
 800d34a:	1884      	adds	r4, r0, r2
 800d34c:	4411      	add	r1, r2
 800d34e:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d352:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d356:	4295      	cmp	r5, r2
 800d358:	d003      	beq.n	800d362 <__mcmp+0x28>
 800d35a:	d305      	bcc.n	800d368 <__mcmp+0x2e>
 800d35c:	2301      	movs	r3, #1
 800d35e:	4618      	mov	r0, r3
 800d360:	bd30      	pop	{r4, r5, pc}
 800d362:	42a0      	cmp	r0, r4
 800d364:	d3f3      	bcc.n	800d34e <__mcmp+0x14>
 800d366:	e7fa      	b.n	800d35e <__mcmp+0x24>
 800d368:	f04f 33ff 	mov.w	r3, #4294967295
 800d36c:	e7f7      	b.n	800d35e <__mcmp+0x24>

0800d36e <__mdiff>:
 800d36e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d372:	460d      	mov	r5, r1
 800d374:	4607      	mov	r7, r0
 800d376:	4611      	mov	r1, r2
 800d378:	4628      	mov	r0, r5
 800d37a:	4614      	mov	r4, r2
 800d37c:	f7ff ffdd 	bl	800d33a <__mcmp>
 800d380:	1e06      	subs	r6, r0, #0
 800d382:	d108      	bne.n	800d396 <__mdiff+0x28>
 800d384:	4631      	mov	r1, r6
 800d386:	4638      	mov	r0, r7
 800d388:	f7ff fdce 	bl	800cf28 <_Balloc>
 800d38c:	2301      	movs	r3, #1
 800d38e:	6103      	str	r3, [r0, #16]
 800d390:	6146      	str	r6, [r0, #20]
 800d392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d396:	bfa4      	itt	ge
 800d398:	4623      	movge	r3, r4
 800d39a:	462c      	movge	r4, r5
 800d39c:	4638      	mov	r0, r7
 800d39e:	6861      	ldr	r1, [r4, #4]
 800d3a0:	bfa6      	itte	ge
 800d3a2:	461d      	movge	r5, r3
 800d3a4:	2600      	movge	r6, #0
 800d3a6:	2601      	movlt	r6, #1
 800d3a8:	f7ff fdbe 	bl	800cf28 <_Balloc>
 800d3ac:	692b      	ldr	r3, [r5, #16]
 800d3ae:	60c6      	str	r6, [r0, #12]
 800d3b0:	6926      	ldr	r6, [r4, #16]
 800d3b2:	f105 0914 	add.w	r9, r5, #20
 800d3b6:	f104 0214 	add.w	r2, r4, #20
 800d3ba:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800d3be:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800d3c2:	f100 0514 	add.w	r5, r0, #20
 800d3c6:	f04f 0c00 	mov.w	ip, #0
 800d3ca:	f852 ab04 	ldr.w	sl, [r2], #4
 800d3ce:	f859 4b04 	ldr.w	r4, [r9], #4
 800d3d2:	fa1c f18a 	uxtah	r1, ip, sl
 800d3d6:	b2a3      	uxth	r3, r4
 800d3d8:	1ac9      	subs	r1, r1, r3
 800d3da:	0c23      	lsrs	r3, r4, #16
 800d3dc:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800d3e0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800d3e4:	b289      	uxth	r1, r1
 800d3e6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800d3ea:	45c8      	cmp	r8, r9
 800d3ec:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800d3f0:	4696      	mov	lr, r2
 800d3f2:	f845 3b04 	str.w	r3, [r5], #4
 800d3f6:	d8e8      	bhi.n	800d3ca <__mdiff+0x5c>
 800d3f8:	45be      	cmp	lr, r7
 800d3fa:	d305      	bcc.n	800d408 <__mdiff+0x9a>
 800d3fc:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800d400:	b18b      	cbz	r3, 800d426 <__mdiff+0xb8>
 800d402:	6106      	str	r6, [r0, #16]
 800d404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d408:	f85e 1b04 	ldr.w	r1, [lr], #4
 800d40c:	fa1c f381 	uxtah	r3, ip, r1
 800d410:	141a      	asrs	r2, r3, #16
 800d412:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d416:	b29b      	uxth	r3, r3
 800d418:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d41c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d420:	f845 3b04 	str.w	r3, [r5], #4
 800d424:	e7e8      	b.n	800d3f8 <__mdiff+0x8a>
 800d426:	3e01      	subs	r6, #1
 800d428:	e7e8      	b.n	800d3fc <__mdiff+0x8e>

0800d42a <__d2b>:
 800d42a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d42e:	460e      	mov	r6, r1
 800d430:	2101      	movs	r1, #1
 800d432:	ec59 8b10 	vmov	r8, r9, d0
 800d436:	4615      	mov	r5, r2
 800d438:	f7ff fd76 	bl	800cf28 <_Balloc>
 800d43c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800d440:	4607      	mov	r7, r0
 800d442:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d446:	bb34      	cbnz	r4, 800d496 <__d2b+0x6c>
 800d448:	9301      	str	r3, [sp, #4]
 800d44a:	f1b8 0f00 	cmp.w	r8, #0
 800d44e:	d027      	beq.n	800d4a0 <__d2b+0x76>
 800d450:	a802      	add	r0, sp, #8
 800d452:	f840 8d08 	str.w	r8, [r0, #-8]!
 800d456:	f7ff fe0c 	bl	800d072 <__lo0bits>
 800d45a:	9900      	ldr	r1, [sp, #0]
 800d45c:	b1f0      	cbz	r0, 800d49c <__d2b+0x72>
 800d45e:	9a01      	ldr	r2, [sp, #4]
 800d460:	f1c0 0320 	rsb	r3, r0, #32
 800d464:	fa02 f303 	lsl.w	r3, r2, r3
 800d468:	430b      	orrs	r3, r1
 800d46a:	40c2      	lsrs	r2, r0
 800d46c:	617b      	str	r3, [r7, #20]
 800d46e:	9201      	str	r2, [sp, #4]
 800d470:	9b01      	ldr	r3, [sp, #4]
 800d472:	61bb      	str	r3, [r7, #24]
 800d474:	2b00      	cmp	r3, #0
 800d476:	bf14      	ite	ne
 800d478:	2102      	movne	r1, #2
 800d47a:	2101      	moveq	r1, #1
 800d47c:	6139      	str	r1, [r7, #16]
 800d47e:	b1c4      	cbz	r4, 800d4b2 <__d2b+0x88>
 800d480:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800d484:	4404      	add	r4, r0
 800d486:	6034      	str	r4, [r6, #0]
 800d488:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d48c:	6028      	str	r0, [r5, #0]
 800d48e:	4638      	mov	r0, r7
 800d490:	b003      	add	sp, #12
 800d492:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d496:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d49a:	e7d5      	b.n	800d448 <__d2b+0x1e>
 800d49c:	6179      	str	r1, [r7, #20]
 800d49e:	e7e7      	b.n	800d470 <__d2b+0x46>
 800d4a0:	a801      	add	r0, sp, #4
 800d4a2:	f7ff fde6 	bl	800d072 <__lo0bits>
 800d4a6:	9b01      	ldr	r3, [sp, #4]
 800d4a8:	617b      	str	r3, [r7, #20]
 800d4aa:	2101      	movs	r1, #1
 800d4ac:	6139      	str	r1, [r7, #16]
 800d4ae:	3020      	adds	r0, #32
 800d4b0:	e7e5      	b.n	800d47e <__d2b+0x54>
 800d4b2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800d4b6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d4ba:	6030      	str	r0, [r6, #0]
 800d4bc:	6918      	ldr	r0, [r3, #16]
 800d4be:	f7ff fdb9 	bl	800d034 <__hi0bits>
 800d4c2:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800d4c6:	e7e1      	b.n	800d48c <__d2b+0x62>

0800d4c8 <_read_r>:
 800d4c8:	b538      	push	{r3, r4, r5, lr}
 800d4ca:	4c07      	ldr	r4, [pc, #28]	; (800d4e8 <_read_r+0x20>)
 800d4cc:	4605      	mov	r5, r0
 800d4ce:	4608      	mov	r0, r1
 800d4d0:	4611      	mov	r1, r2
 800d4d2:	2200      	movs	r2, #0
 800d4d4:	6022      	str	r2, [r4, #0]
 800d4d6:	461a      	mov	r2, r3
 800d4d8:	f7fb fd66 	bl	8008fa8 <_read>
 800d4dc:	1c43      	adds	r3, r0, #1
 800d4de:	d102      	bne.n	800d4e6 <_read_r+0x1e>
 800d4e0:	6823      	ldr	r3, [r4, #0]
 800d4e2:	b103      	cbz	r3, 800d4e6 <_read_r+0x1e>
 800d4e4:	602b      	str	r3, [r5, #0]
 800d4e6:	bd38      	pop	{r3, r4, r5, pc}
 800d4e8:	2000106c 	.word	0x2000106c

0800d4ec <__ssprint_r>:
 800d4ec:	6893      	ldr	r3, [r2, #8]
 800d4ee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4f2:	4681      	mov	r9, r0
 800d4f4:	460c      	mov	r4, r1
 800d4f6:	4617      	mov	r7, r2
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d060      	beq.n	800d5be <__ssprint_r+0xd2>
 800d4fc:	f04f 0b00 	mov.w	fp, #0
 800d500:	f8d2 a000 	ldr.w	sl, [r2]
 800d504:	465e      	mov	r6, fp
 800d506:	b356      	cbz	r6, 800d55e <__ssprint_r+0x72>
 800d508:	68a3      	ldr	r3, [r4, #8]
 800d50a:	429e      	cmp	r6, r3
 800d50c:	d344      	bcc.n	800d598 <__ssprint_r+0xac>
 800d50e:	89a2      	ldrh	r2, [r4, #12]
 800d510:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d514:	d03e      	beq.n	800d594 <__ssprint_r+0xa8>
 800d516:	6825      	ldr	r5, [r4, #0]
 800d518:	6921      	ldr	r1, [r4, #16]
 800d51a:	eba5 0801 	sub.w	r8, r5, r1
 800d51e:	6965      	ldr	r5, [r4, #20]
 800d520:	2302      	movs	r3, #2
 800d522:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d526:	fb95 f5f3 	sdiv	r5, r5, r3
 800d52a:	f108 0301 	add.w	r3, r8, #1
 800d52e:	4433      	add	r3, r6
 800d530:	429d      	cmp	r5, r3
 800d532:	bf38      	it	cc
 800d534:	461d      	movcc	r5, r3
 800d536:	0553      	lsls	r3, r2, #21
 800d538:	d546      	bpl.n	800d5c8 <__ssprint_r+0xdc>
 800d53a:	4629      	mov	r1, r5
 800d53c:	4648      	mov	r0, r9
 800d53e:	f7fb fe47 	bl	80091d0 <_malloc_r>
 800d542:	b998      	cbnz	r0, 800d56c <__ssprint_r+0x80>
 800d544:	230c      	movs	r3, #12
 800d546:	f8c9 3000 	str.w	r3, [r9]
 800d54a:	89a3      	ldrh	r3, [r4, #12]
 800d54c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d550:	81a3      	strh	r3, [r4, #12]
 800d552:	2300      	movs	r3, #0
 800d554:	60bb      	str	r3, [r7, #8]
 800d556:	607b      	str	r3, [r7, #4]
 800d558:	f04f 30ff 	mov.w	r0, #4294967295
 800d55c:	e031      	b.n	800d5c2 <__ssprint_r+0xd6>
 800d55e:	f8da b000 	ldr.w	fp, [sl]
 800d562:	f8da 6004 	ldr.w	r6, [sl, #4]
 800d566:	f10a 0a08 	add.w	sl, sl, #8
 800d56a:	e7cc      	b.n	800d506 <__ssprint_r+0x1a>
 800d56c:	4642      	mov	r2, r8
 800d56e:	6921      	ldr	r1, [r4, #16]
 800d570:	9001      	str	r0, [sp, #4]
 800d572:	f7fc f83b 	bl	80095ec <memcpy>
 800d576:	89a2      	ldrh	r2, [r4, #12]
 800d578:	9b01      	ldr	r3, [sp, #4]
 800d57a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800d57e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d582:	81a2      	strh	r2, [r4, #12]
 800d584:	6123      	str	r3, [r4, #16]
 800d586:	6165      	str	r5, [r4, #20]
 800d588:	4443      	add	r3, r8
 800d58a:	eba5 0508 	sub.w	r5, r5, r8
 800d58e:	6023      	str	r3, [r4, #0]
 800d590:	60a5      	str	r5, [r4, #8]
 800d592:	4633      	mov	r3, r6
 800d594:	429e      	cmp	r6, r3
 800d596:	d200      	bcs.n	800d59a <__ssprint_r+0xae>
 800d598:	4633      	mov	r3, r6
 800d59a:	461a      	mov	r2, r3
 800d59c:	4659      	mov	r1, fp
 800d59e:	6820      	ldr	r0, [r4, #0]
 800d5a0:	9301      	str	r3, [sp, #4]
 800d5a2:	f7fd fb09 	bl	800abb8 <memmove>
 800d5a6:	68a2      	ldr	r2, [r4, #8]
 800d5a8:	9b01      	ldr	r3, [sp, #4]
 800d5aa:	1ad2      	subs	r2, r2, r3
 800d5ac:	60a2      	str	r2, [r4, #8]
 800d5ae:	6822      	ldr	r2, [r4, #0]
 800d5b0:	4413      	add	r3, r2
 800d5b2:	6023      	str	r3, [r4, #0]
 800d5b4:	68bb      	ldr	r3, [r7, #8]
 800d5b6:	1b9e      	subs	r6, r3, r6
 800d5b8:	60be      	str	r6, [r7, #8]
 800d5ba:	2e00      	cmp	r6, #0
 800d5bc:	d1cf      	bne.n	800d55e <__ssprint_r+0x72>
 800d5be:	2000      	movs	r0, #0
 800d5c0:	6078      	str	r0, [r7, #4]
 800d5c2:	b003      	add	sp, #12
 800d5c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5c8:	462a      	mov	r2, r5
 800d5ca:	4648      	mov	r0, r9
 800d5cc:	f7fd fb0e 	bl	800abec <_realloc_r>
 800d5d0:	4603      	mov	r3, r0
 800d5d2:	2800      	cmp	r0, #0
 800d5d4:	d1d6      	bne.n	800d584 <__ssprint_r+0x98>
 800d5d6:	6921      	ldr	r1, [r4, #16]
 800d5d8:	4648      	mov	r0, r9
 800d5da:	f7fd f827 	bl	800a62c <_free_r>
 800d5de:	e7b1      	b.n	800d544 <__ssprint_r+0x58>

0800d5e0 <_calloc_r>:
 800d5e0:	b510      	push	{r4, lr}
 800d5e2:	4351      	muls	r1, r2
 800d5e4:	f7fb fdf4 	bl	80091d0 <_malloc_r>
 800d5e8:	4604      	mov	r4, r0
 800d5ea:	b198      	cbz	r0, 800d614 <_calloc_r+0x34>
 800d5ec:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800d5f0:	f022 0203 	bic.w	r2, r2, #3
 800d5f4:	3a04      	subs	r2, #4
 800d5f6:	2a24      	cmp	r2, #36	; 0x24
 800d5f8:	d81b      	bhi.n	800d632 <_calloc_r+0x52>
 800d5fa:	2a13      	cmp	r2, #19
 800d5fc:	d917      	bls.n	800d62e <_calloc_r+0x4e>
 800d5fe:	2100      	movs	r1, #0
 800d600:	2a1b      	cmp	r2, #27
 800d602:	6001      	str	r1, [r0, #0]
 800d604:	6041      	str	r1, [r0, #4]
 800d606:	d807      	bhi.n	800d618 <_calloc_r+0x38>
 800d608:	f100 0308 	add.w	r3, r0, #8
 800d60c:	2200      	movs	r2, #0
 800d60e:	601a      	str	r2, [r3, #0]
 800d610:	605a      	str	r2, [r3, #4]
 800d612:	609a      	str	r2, [r3, #8]
 800d614:	4620      	mov	r0, r4
 800d616:	bd10      	pop	{r4, pc}
 800d618:	2a24      	cmp	r2, #36	; 0x24
 800d61a:	6081      	str	r1, [r0, #8]
 800d61c:	60c1      	str	r1, [r0, #12]
 800d61e:	bf11      	iteee	ne
 800d620:	f100 0310 	addne.w	r3, r0, #16
 800d624:	6101      	streq	r1, [r0, #16]
 800d626:	f100 0318 	addeq.w	r3, r0, #24
 800d62a:	6141      	streq	r1, [r0, #20]
 800d62c:	e7ee      	b.n	800d60c <_calloc_r+0x2c>
 800d62e:	4603      	mov	r3, r0
 800d630:	e7ec      	b.n	800d60c <_calloc_r+0x2c>
 800d632:	2100      	movs	r1, #0
 800d634:	f7fb ffe5 	bl	8009602 <memset>
 800d638:	e7ec      	b.n	800d614 <_calloc_r+0x34>
	...

0800d63c <_init>:
 800d63c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d63e:	bf00      	nop
 800d640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d642:	bc08      	pop	{r3}
 800d644:	469e      	mov	lr, r3
 800d646:	4770      	bx	lr

0800d648 <_fini>:
 800d648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d64a:	bf00      	nop
 800d64c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d64e:	bc08      	pop	{r3}
 800d650:	469e      	mov	lr, r3
 800d652:	4770      	bx	lr
