#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Dec 18 23:48:16 2021
# Process ID: 14018
# Current directory: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1_synth_1
# Command line: vivado -log kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1.tcl
# Log file: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1_synth_1/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1.vds
# Journal file: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1_synth_1/vivado.jou
#-----------------------------------------------------------
source kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/hw_platform/ipcache'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:vcu:1.2'. The one found in IP location '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/hw_platform/iprepo/ip/vcu_v1_2' will take precedence over the same IP in the Xilinx installed IP.
Command: synth_design -top kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1 -part xck26-sfvc784-2LV-c -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14108
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2770.969 ; gain = 45.746 ; free physical = 905 ; free virtual = 2844
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/synth/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1.v:62]
INFO: [Synth 8-6157] synthesizing module 'bd_8a97' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_8a97.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_8a97_phy_0' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1_synth_1/.Xil/Vivado-14018-liyunzhi-ThinkPad-X1/realtime/bd_8a97_phy_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_8a97_phy_0' (1#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1_synth_1/.Xil/Vivado-14018-liyunzhi-ThinkPad-X1/realtime/bd_8a97_phy_0_stub.v:5]
WARNING: [Synth 8-7071] port 'init_done' of module 'bd_8a97_phy_0' is unconnected for instance 'phy' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_8a97.v:204]
WARNING: [Synth 8-7071] port 'cl_rxclkactivehs' of module 'bd_8a97_phy_0' is unconnected for instance 'phy' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_8a97.v:204]
WARNING: [Synth 8-7071] port 'cl_ulpsactivenot' of module 'bd_8a97_phy_0' is unconnected for instance 'phy' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_8a97.v:204]
WARNING: [Synth 8-7071] port 'dl0_ulpsactivenot' of module 'bd_8a97_phy_0' is unconnected for instance 'phy' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_8a97.v:204]
WARNING: [Synth 8-7071] port 'dl0_rxclkesc' of module 'bd_8a97_phy_0' is unconnected for instance 'phy' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_8a97.v:204]
WARNING: [Synth 8-7071] port 'dl0_rxlpdtesc' of module 'bd_8a97_phy_0' is unconnected for instance 'phy' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_8a97.v:204]
WARNING: [Synth 8-7071] port 'dl0_rxtriggeresc' of module 'bd_8a97_phy_0' is unconnected for instance 'phy' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_8a97.v:204]
WARNING: [Synth 8-7071] port 'dl0_rxdataesc' of module 'bd_8a97_phy_0' is unconnected for instance 'phy' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_8a97.v:204]
WARNING: [Synth 8-7071] port 'dl0_rxvalidesc' of module 'bd_8a97_phy_0' is unconnected for instance 'phy' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_8a97.v:204]
WARNING: [Synth 8-7071] port 'dl0_errsyncesc' of module 'bd_8a97_phy_0' is unconnected for instance 'phy' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_8a97.v:204]
WARNING: [Synth 8-7071] port 'dl1_ulpsactivenot' of module 'bd_8a97_phy_0' is unconnected for instance 'phy' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_8a97.v:204]
WARNING: [Synth 8-7071] port 'dl1_rxclkesc' of module 'bd_8a97_phy_0' is unconnected for instance 'phy' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_8a97.v:204]
WARNING: [Synth 8-7071] port 'dl1_rxlpdtesc' of module 'bd_8a97_phy_0' is unconnected for instance 'phy' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_8a97.v:204]
WARNING: [Synth 8-7071] port 'dl1_rxtriggeresc' of module 'bd_8a97_phy_0' is unconnected for instance 'phy' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_8a97.v:204]
WARNING: [Synth 8-7071] port 'dl1_rxdataesc' of module 'bd_8a97_phy_0' is unconnected for instance 'phy' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_8a97.v:204]
WARNING: [Synth 8-7071] port 'dl1_rxvalidesc' of module 'bd_8a97_phy_0' is unconnected for instance 'phy' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_8a97.v:204]
WARNING: [Synth 8-7071] port 'dl1_errsyncesc' of module 'bd_8a97_phy_0' is unconnected for instance 'phy' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_8a97.v:204]
WARNING: [Synth 8-7023] instance 'phy' of module 'bd_8a97_phy_0' has 54 connections declared, but only 37 given [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_8a97.v:204]
INFO: [Synth 8-6157] synthesizing module 'bd_8a97_r_sync_0' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1_synth_1/.Xil/Vivado-14018-liyunzhi-ThinkPad-X1/realtime/bd_8a97_r_sync_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_8a97_r_sync_0' (2#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1_synth_1/.Xil/Vivado-14018-liyunzhi-ThinkPad-X1/realtime/bd_8a97_r_sync_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_8a97_r_sync_0' is unconnected for instance 'r_sync' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_8a97.v:242]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_8a97_r_sync_0' is unconnected for instance 'r_sync' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_8a97.v:242]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'bd_8a97_r_sync_0' is unconnected for instance 'r_sync' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_8a97.v:242]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_8a97_r_sync_0' is unconnected for instance 'r_sync' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_8a97.v:242]
WARNING: [Synth 8-7023] instance 'r_sync' of module 'bd_8a97_r_sync_0' has 10 connections declared, but only 6 given [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_8a97.v:242]
INFO: [Synth 8-6157] synthesizing module 'bd_8a97_rx_0' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1_synth_1/.Xil/Vivado-14018-liyunzhi-ThinkPad-X1/realtime/bd_8a97_rx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_8a97_rx_0' (3#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1_synth_1/.Xil/Vivado-14018-liyunzhi-ThinkPad-X1/realtime/bd_8a97_rx_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_8a97_vfb_0_0' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1_synth_1/.Xil/Vivado-14018-liyunzhi-ThinkPad-X1/realtime/bd_8a97_vfb_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_8a97_vfb_0_0' (4#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1_synth_1/.Xil/Vivado-14018-liyunzhi-ThinkPad-X1/realtime/bd_8a97_vfb_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_8a97' (5#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_8a97.v:10]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1' (6#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/synth/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1.v:62]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2811.906 ; gain = 86.684 ; free physical = 410 ; free virtual = 2358
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2833.719 ; gain = 108.496 ; free physical = 168 ; free virtual = 2022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2833.719 ; gain = 108.496 ; free physical = 167 ; free virtual = 2022
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2833.719 ; gain = 0.000 ; free physical = 165 ; free virtual = 1984
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_0/bd_8a97_r_sync_0/bd_4a56_r_sync_0_in_context.xdc] for cell 'inst/r_sync'
Finished Parsing XDC File [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_0/bd_8a97_r_sync_0/bd_4a56_r_sync_0_in_context.xdc] for cell 'inst/r_sync'
Parsing XDC File [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_1/bd_8a97_rx_0/bd_8a97_rx_0_in_context.xdc] for cell 'inst/rx'
Finished Parsing XDC File [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_1/bd_8a97_rx_0/bd_8a97_rx_0_in_context.xdc] for cell 'inst/rx'
Parsing XDC File [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_8a97_phy_0/bd_8a97_phy_0_in_context.xdc] for cell 'inst/phy'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2929.469 ; gain = 0.000 ; free physical = 3138 ; free virtual = 4723
Finished Parsing XDC File [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_8a97_phy_0/bd_8a97_phy_0_in_context.xdc] for cell 'inst/phy'
Parsing XDC File [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_3/bd_8a97_vfb_0_0/bd_8a97_vfb_0_0_in_context.xdc] for cell 'inst/vfb_0'
Finished Parsing XDC File [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_3/bd_8a97_vfb_0_0/bd_8a97_vfb_0_0_in_context.xdc] for cell 'inst/vfb_0'
Parsing XDC File [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1_fixed_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1_fixed_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2929.469 ; gain = 0.000 ; free physical = 3138 ; free virtual = 4723
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2929.469 ; gain = 0.000 ; free physical = 3137 ; free virtual = 4722
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2929.469 ; gain = 204.246 ; free physical = 4971 ; free virtual = 6568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2929.469 ; gain = 204.246 ; free physical = 4971 ; free virtual = 6568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_clk_n. (constraint file  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_8a97_phy_0/bd_8a97_phy_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_clk_n. (constraint file  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_8a97_phy_0/bd_8a97_phy_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_clk_p. (constraint file  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_8a97_phy_0/bd_8a97_phy_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_clk_p. (constraint file  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_8a97_phy_0/bd_8a97_phy_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_n[0]. (constraint file  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_8a97_phy_0/bd_8a97_phy_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_n[0]. (constraint file  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_8a97_phy_0/bd_8a97_phy_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_n[1]. (constraint file  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_8a97_phy_0/bd_8a97_phy_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_n[1]. (constraint file  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_8a97_phy_0/bd_8a97_phy_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_p[0]. (constraint file  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_8a97_phy_0/bd_8a97_phy_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_p[0]. (constraint file  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_8a97_phy_0/bd_8a97_phy_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_p[1]. (constraint file  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_8a97_phy_0/bd_8a97_phy_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_p[1]. (constraint file  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_8a97_phy_0/bd_8a97_phy_0_in_context.xdc, line 15).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/r_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/phy. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vfb_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2929.469 ; gain = 204.246 ; free physical = 4970 ; free virtual = 6567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2929.469 ; gain = 204.246 ; free physical = 4961 ; free virtual = 6567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2929.469 ; gain = 204.246 ; free physical = 4976 ; free virtual = 6587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3371.961 ; gain = 646.738 ; free physical = 2641 ; free virtual = 4542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3371.961 ; gain = 646.738 ; free physical = 2640 ; free virtual = 4541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3390.992 ; gain = 665.770 ; free physical = 2630 ; free virtual = 4532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3396.930 ; gain = 671.707 ; free physical = 2512 ; free virtual = 4431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3396.930 ; gain = 671.707 ; free physical = 2512 ; free virtual = 4431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3396.930 ; gain = 671.707 ; free physical = 2512 ; free virtual = 4431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3396.930 ; gain = 671.707 ; free physical = 2511 ; free virtual = 4431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3396.930 ; gain = 671.707 ; free physical = 2511 ; free virtual = 4431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3396.930 ; gain = 671.707 ; free physical = 2511 ; free virtual = 4431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |bd_8a97_phy_0    |         1|
|2     |bd_8a97_r_sync_0 |         1|
|3     |bd_8a97_rx_0     |         1|
|4     |bd_8a97_vfb_0_0  |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |bd_8a97_phy    |     1|
|2     |bd_8a97_r_sync |     1|
|3     |bd_8a97_rx     |     1|
|4     |bd_8a97_vfb_0  |     1|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3396.930 ; gain = 671.707 ; free physical = 2511 ; free virtual = 4431
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3396.930 ; gain = 575.957 ; free physical = 2536 ; free virtual = 4455
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3396.938 ; gain = 671.707 ; free physical = 2535 ; free virtual = 4455
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3396.938 ; gain = 0.000 ; free physical = 2525 ; free virtual = 4445
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3435.555 ; gain = 0.000 ; free physical = 2511 ; free virtual = 4430
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 28576d74
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 3447.523 ; gain = 902.305 ; free physical = 2621 ; free virtual = 4543
INFO: [Common 17-1381] The checkpoint '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1_synth_1/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1, cache-ID = 766d4edc3abb9f1e
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1_synth_1/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1_utilization_synth.rpt -pb kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 18 23:49:15 2021...
