
---------- Begin Simulation Statistics ----------
simSeconds                                   0.014911                       # Number of seconds simulated (Second)
simTicks                                  14910584823                       # Number of ticks simulated (Tick)
finalTick                                 14910584823                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     11.93                       # Real time elapsed on the host (Second)
hostTickRate                               1250310283                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    5368824                       # Number of bytes of host memory used (Byte)
simInsts                                     10890747                       # Number of instructions simulated (Count)
simOps                                       18421916                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   913225                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1544738                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         44776531                       # Number of cpu cycles simulated (Cycle)
system.cpu.numUsrCycles                             0                       # Number of user mode cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.bitmapStores                             0                       # Number of bitmap store requests (Count)
system.cpu.lookupFull                               0                       # Number of time lookup table is full (Count)
system.cpu.evictStores                              0                       # Number of eviction store requests (Count)
system.cpu.redundantStores                          0                       # Number of redundant store requests (Count)
system.cpu.watermarkStores                          0                       # Number of high watermark store requests (Count)
system.cpu.stackStores                              5                       # Number of stack demand store (Count)
system.cpu.flushStores                              0                       # Number of flush store (Count)
system.cpu.dcache.demandHits::cpu.data        7526414                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           7526414                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       7526414                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          7526414                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        20625                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           20625                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        20625                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          20625                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1379299320                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1379299320                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1379299320                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1379299320                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      7547039                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       7547039                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      7547039                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      7547039                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.002733                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.002733                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.002733                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.002733                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 66875.118545                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 66875.118545                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 66875.118545                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 66875.118545                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        18539                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             18539                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        20625                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        20625                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        20625                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        20625                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data         1808                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total         1808                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1365563070                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1365563070                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1365563070                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1365563070                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::cpu.data    156285225                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total    156285225                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002733                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002733                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002733                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002733                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 66209.118545                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 66209.118545                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 66209.118545                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 66209.118545                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::cpu.data 86440.943031                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 86440.943031                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.dcache.replacements                  19135                       # number of replacements (Count)
system.cpu.dcache.CleanInvalidReq.missLatency::cpu.data      8254737                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.missLatency::total      8254737                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.mshrMisses::cpu.data          308                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMisses::total          308                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::cpu.data      8049609                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::total      8049609                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::cpu.data 26135.094156                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::total 26135.094156                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.missLatency::cpu.data     17510805                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.missLatency::total     17510805                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.avgMissLatency::cpu.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.mshrMisses::cpu.data          651                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::total          651                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::cpu.data     17077239                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::total     17077239                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::cpu.data 26232.317972                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::total 26232.317972                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data      5263739                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         5263739                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         1011                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          1011                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     51574041                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     51574041                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      5264750                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      5264750                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000192                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000192                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 51012.899110                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 51012.899110                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         1011                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         1011                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::cpu.data          682                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total          682                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     50900715                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     50900715                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::cpu.data    156285225                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total    156285225                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000192                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000192                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 50346.899110                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 50346.899110                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::cpu.data 229157.221408                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 229157.221408                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2262675                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2262675                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        19614                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        19614                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1327725279                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1327725279                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2282289                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2282289                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.008594                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.008594                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 67692.733711                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 67692.733711                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        19614                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        19614                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data         1126                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total         1126                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1314662355                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1314662355                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.008594                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.008594                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 67026.733711                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 67026.733711                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           495.448300                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              7277419                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              19446                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             374.237324                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              449883                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   495.448300                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.967672                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.967672                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           60                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          233                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          219                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           60403942                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          60403942                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker          346                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total          346                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker          346                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total          346                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker           76                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total           76                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker           76                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total           76                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker       812853                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total       812853                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker       812853                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total       812853                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker          422                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total          422                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker          422                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total          422                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.180095                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.180095                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.180095                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.180095                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 10695.434211                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 10695.434211                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 10695.434211                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 10695.434211                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.writebacks::writebacks           39                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.writebacks::total           39                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker           76                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total           76                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker           76                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total           76                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker       762237                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total       762237                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker       762237                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total       762237                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.180095                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.180095                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.180095                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.180095                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 10029.434211                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 10029.434211                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 10029.434211                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 10029.434211                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements           52                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker          267                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total          267                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker           65                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total           65                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker       770895                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total       770895                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker          332                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total          332                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.195783                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.195783                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 11859.923077                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 11859.923077                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker           65                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total           65                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker       727605                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total       727605                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.195783                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.195783                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 11193.923077                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 11193.923077                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.hits::cpu.mmu.dtb.walker           79                       # number of WriteReq hits (Count)
system.cpu.dtb_walker_cache.WriteReq.hits::total           79                       # number of WriteReq hits (Count)
system.cpu.dtb_walker_cache.WriteReq.misses::cpu.mmu.dtb.walker           11                       # number of WriteReq misses (Count)
system.cpu.dtb_walker_cache.WriteReq.misses::total           11                       # number of WriteReq misses (Count)
system.cpu.dtb_walker_cache.WriteReq.missLatency::cpu.mmu.dtb.walker        41958                       # number of WriteReq miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.missLatency::total        41958                       # number of WriteReq miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.accesses::cpu.mmu.dtb.walker           90                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.WriteReq.accesses::total           90                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.WriteReq.missRate::cpu.mmu.dtb.walker     0.122222                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.missRate::total     0.122222                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.avgMissLatency::cpu.mmu.dtb.walker  3814.363636                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.avgMissLatency::total  3814.363636                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.mshrMisses::cpu.mmu.dtb.walker           11                       # number of WriteReq MSHR misses (Count)
system.cpu.dtb_walker_cache.WriteReq.mshrMisses::total           11                       # number of WriteReq MSHR misses (Count)
system.cpu.dtb_walker_cache.WriteReq.mshrMissLatency::cpu.mmu.dtb.walker        34632                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.mshrMissLatency::total        34632                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.mshrMissRate::cpu.mmu.dtb.walker     0.122222                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.mshrMissRate::total     0.122222                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.avgMshrMissLatency::cpu.mmu.dtb.walker  3148.363636                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.avgMshrMissLatency::total  3148.363636                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse     7.281128                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs          187                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs           52                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     3.596154                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick       367965                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker     7.281128                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.455070                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.455070                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           13                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.812500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses          909                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses          909                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts     10890747                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numUsrInsts            0                       # Number of user space instructions committed (Count)
system.cpu.exec_context.thread_0.numOps      18421916                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses     18342152                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns       144856                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts       992810                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts     18342152                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads     30865519                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites     14844776                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads      5834392                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites      7096719                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads      9907174                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites         2916                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs      7549820                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts      5265433                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts      2284387                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles     44776531                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches      1212417                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass        70959      0.39%      0.39% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu     10801119     58.63%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            4      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv           14      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     59.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead      5265433     28.58%     87.60% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite      2284387     12.40%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total     18421916                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst       13289954                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          13289954                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      13289954                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         13289954                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          378                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             378                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          378                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            378                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     26012628                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     26012628                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     26012628                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     26012628                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     13290332                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      13290332                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     13290332                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     13290332                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000028                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000028                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000028                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000028                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 68816.476190                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 68816.476190                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 68816.476190                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 68816.476190                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                 5                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          378                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          378                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          378                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          378                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     25760880                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     25760880                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     25760880                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     25760880                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000028                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000028                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000028                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000028                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 68150.476190                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 68150.476190                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 68150.476190                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 68150.476190                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                      5                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     13289954                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        13289954                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          378                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           378                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     26012628                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     26012628                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     13290332                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     13290332                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000028                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000028                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 68816.476190                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 68816.476190                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          378                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          378                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     25760880                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     25760880                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000028                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000028                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 68150.476190                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 68150.476190                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           187.589313                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                  952                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  6                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             158.666667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              298701                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   187.589313                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.366385                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.366385                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          372                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           30                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          219                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           94                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.726562                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          106323034                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         106323034                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           10                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           10                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           10                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           10                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           17                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           17                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           17                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           17                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       291042                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       291042                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       291042                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       291042                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker           27                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total           27                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker           27                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total           27                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.629630                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.629630                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.629630                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.629630                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 17120.117647                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 17120.117647                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 17120.117647                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 17120.117647                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.writebacks::writebacks            6                       # number of writebacks (Count)
system.cpu.itb_walker_cache.writebacks::total            6                       # number of writebacks (Count)
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           17                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           17                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           17                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           17                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       279720                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       279720                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       279720                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       279720                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.629630                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.629630                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.629630                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.629630                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 16454.117647                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 16454.117647                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 16454.117647                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 16454.117647                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            9                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           17                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           17                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       291042                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       291042                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker           17                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total           17                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 17120.117647                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 17120.117647                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           17                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           17                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       279720                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       279720                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 16454.117647                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 16454.117647                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.WriteReq.hits::cpu.mmu.itb.walker           10                       # number of WriteReq hits (Count)
system.cpu.itb_walker_cache.WriteReq.hits::total           10                       # number of WriteReq hits (Count)
system.cpu.itb_walker_cache.WriteReq.accesses::cpu.mmu.itb.walker           10                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.WriteReq.accesses::total           10                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse     0.837639                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           24                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           15                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     1.600000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick        84915                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker     0.837639                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.052352                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.052352                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            2                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.125000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses           71                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses           71                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.demandHits::cpu.mmu.dtb.walker           39                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.mmu.itb.walker            9                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.inst            14                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data           202                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total              264                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.mmu.dtb.walker           39                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.mmu.itb.walker            9                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.inst           14                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data          202                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total             264                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.mmu.dtb.walker           10                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.mmu.itb.walker            4                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.inst          364                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data        19755                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total          20133                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.mmu.dtb.walker           10                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.mmu.itb.walker            4                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst          364                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data        19755                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total         20133                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.mmu.dtb.walker       508158                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.mmu.itb.walker       228438                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.inst     25462512                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data   1350263052                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total   1376462160                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.mmu.dtb.walker       508158                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.mmu.itb.walker       228438                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst     25462512                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data   1350263052                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total   1376462160                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.mmu.dtb.walker           49                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.mmu.itb.walker           13                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.inst          378                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data        19957                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total        20397                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.mmu.dtb.walker           49                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.mmu.itb.walker           13                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst          378                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data        19957                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total        20397                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.mmu.dtb.walker     0.204082                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.mmu.itb.walker     0.307692                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.inst     0.962963                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.989878                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.987057                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.mmu.dtb.walker     0.204082                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.mmu.itb.walker     0.307692                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst     0.962963                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.989878                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.987057                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.mmu.dtb.walker 50815.800000                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.mmu.itb.walker 57109.500000                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.inst 69951.956044                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 68350.445558                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::total 68368.457756                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.mmu.dtb.walker 50815.800000                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.mmu.itb.walker 57109.500000                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst 69951.956044                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 68350.445558                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::total 68368.457756                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks        10791                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total            10791                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrMisses::cpu.mmu.dtb.walker           10                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.mmu.itb.walker            4                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.inst          364                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data        19755                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total        20133                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.mmu.dtb.walker           10                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.mmu.itb.walker            4                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst          364                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data        19755                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total        20133                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrUncacheable::cpu.data         1808                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.overallMshrUncacheable::total         1808                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.mmu.dtb.walker       478188                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.mmu.itb.walker       216450                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst     24371604                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data   1291057317                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total   1316123559                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.mmu.dtb.walker       478188                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.mmu.itb.walker       216450                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst     24371604                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data   1291057317                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total   1316123559                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::cpu.data    153559953                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::total    153559953                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.204082                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.mmu.itb.walker     0.307692                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.inst     0.962963                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.989878                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.987057                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.204082                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.mmu.itb.walker     0.307692                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst     0.962963                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.989878                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.987057                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 47818.800000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 54112.500000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst 66954.956044                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data 65353.445558                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 65371.457756                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 47818.800000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 54112.500000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst 66954.956044                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data 65353.445558                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 65371.457756                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::cpu.data 84933.602323                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::total 84933.602323                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.l2cache.replacements                 11649                       # number of replacements (Count)
system.cpu.l2cache.CleanInvalidReq.missLatency::cpu.data      7793865                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.missLatency::total      7793865                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.mshrMisses::cpu.data          308                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMisses::total          308                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::cpu.data      6921405                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::total      6921405                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::cpu.data 22472.094156                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::total 22472.094156                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.missLatency::cpu.data     16643673                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.missLatency::total     16643673                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.avgMissLatency::cpu.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.mshrMisses::cpu.data          651                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.l2cache.CleanSharedReq.mshrMisses::total          651                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.l2cache.CleanSharedReq.mshrMissLatency::cpu.data     14692626                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.mshrMissLatency::total     14692626                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.l2cache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.l2cache.CleanSharedReq.avgMshrMissLatency::cpu.data 22569.317972                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.avgMshrMissLatency::total 22569.317972                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.hits::cpu.inst           14                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.hits::total           14                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.misses::cpu.inst          364                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total          364                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::cpu.inst     25462512                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total     25462512                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::cpu.inst          378                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total          378                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::cpu.inst     0.962963                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total     0.962963                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 69951.956044                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total 69951.956044                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrMisses::cpu.inst          364                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total          364                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst     24371604                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total     24371604                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.962963                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total     0.962963                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 66954.956044                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total 66954.956044                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::cpu.data          125                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total          125                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data        18822                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total        18822                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data   1300293405                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total   1300293405                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.data        18947                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total        18947                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.993403                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.993403                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data 69083.700191                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 69083.700191                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data        18822                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total        18822                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data   1243883871                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total   1243883871                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.993403                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.993403                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 66086.700191                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 66086.700191                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.mshrUncacheable::cpu.data          682                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrUncacheable::total          682                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::cpu.data    153559953                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::total    153559953                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::cpu.data 225161.221408                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::total 225161.221408                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.mmu.dtb.walker           39                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.mmu.itb.walker            9                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.data           77                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total          125                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.mmu.dtb.walker           10                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.mmu.itb.walker            4                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data          933                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total          947                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.mmu.dtb.walker       508158                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.mmu.itb.walker       228438                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data     49969647                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total     50706243                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.mmu.dtb.walker           49                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.mmu.itb.walker           13                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data         1010                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total         1072                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.mmu.dtb.walker     0.204082                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.mmu.itb.walker     0.307692                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.923762                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.883396                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 50815.800000                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 57109.500000                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 53558.035370                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 53544.079197                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker           10                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            4                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data          933                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total          947                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker       478188                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       216450                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     47173446                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total     47868084                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.204082                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.307692                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.923762                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.883396                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 47818.800000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 54112.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 50561.035370                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 50547.079197                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.hits::cpu.mmu.dtb.walker            3                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::cpu.data          667                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::total          670                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.misses::cpu.mmu.dtb.walker            1                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.misses::total            1                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.missLatency::cpu.mmu.dtb.walker         7326                       # number of UpgradeReq miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.missLatency::total         7326                       # number of UpgradeReq miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.accesses::cpu.mmu.dtb.walker            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::cpu.data          667                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total          671                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.missRate::cpu.mmu.dtb.walker     0.250000                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.missRate::total     0.001490                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMissLatency::cpu.mmu.dtb.walker         7326                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMissLatency::total         7326                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.mshrMisses::cpu.mmu.dtb.walker            1                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMisses::total            1                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::cpu.mmu.dtb.walker         4329                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::total         4329                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissRate::cpu.mmu.dtb.walker     0.250000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.mshrMissRate::total     0.001490                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::cpu.mmu.dtb.walker         4329                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::total         4329                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.WriteClean.hits::writebacks          957                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.hits::total          957                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.accesses::writebacks          957                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteClean.accesses::total          957                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::cpu.data         1126                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::total         1126                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WritebackClean.hits::writebacks            5                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.hits::total            5                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.accesses::writebacks            5                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackClean.accesses::total            5                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.hits::writebacks        18584                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total        18584                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks        18584                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total        18584                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         6262.546380                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs               25889                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs             11955                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              2.165537                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick              81585                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks     4.012835                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.mmu.dtb.walker     3.223732                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.mmu.itb.walker     1.482391                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst   120.673797                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data  6133.153626                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.000490                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.mmu.dtb.walker     0.000394                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.mmu.itb.walker     0.000181                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.014731                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.748676                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       0.764471                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1024         8192                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0           37                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1          258                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2         4286                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3         3611                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses            694883                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses           694883                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                 5264775                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 2283779                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        18                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        71                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                13290337                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         5                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.toL2Bus.transDist::ReadReq             682                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadResp           2153                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteReq           1126                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteResp          1126                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackDirty        29375                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackClean            5                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteClean          959                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanEvict         1471                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeReq          678                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeResp          678                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExReq         18947                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExResp        18947                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadCleanReq          378                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadSharedReq         1093                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanSharedReq          651                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanSharedResp          651                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidReq          308                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidResp          308                       # Transaction distribution (Count)
system.cpu.toL2Bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port          761                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port        66877                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port           39                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port          181                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount::total              67858                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port        24512                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port      2528354                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port         1216                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port         5632                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize::total             2559714                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.snoops                       11678                       # Total snoops (Count)
system.cpu.toL2Bus.snoopTraffic                691968                       # Total snoop traffic (Byte)
system.cpu.toL2Bus.snoopFanout::samples         35513                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::mean         0.010644                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::stdev        0.102621                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::0               35135     98.94%     98.94% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::1                 378      1.06%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::2                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::3                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::4                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::total           35513                       # Request fanout histogram (Count)
system.cpu.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.toL2Bus.reqLayer0.occupancy       28053585                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer0.occupancy        377622                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer1.occupancy      21308670                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer2.occupancy         16983                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer3.occupancy         68598                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.snoop_filter.totRequests        41256                       # Total number of requests made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleRequests        20836                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiRequests           31                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.totSnoops          340                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleSnoops          340                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                   675                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  675                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                  666                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                 666                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.com_1.pio         2652                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.pci_host.pio           18                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total         2682                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                     2682                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio            6                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.com_1.pio         1326                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.pci_host.pio           34                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total         1366                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1366                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer10.occupancy             3014015                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer15.occupancy               14703                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer3.occupancy                13833                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy             2016000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu.mmu.dtb.walker            3                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu.mmu.itb.walker            1                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu.inst                      1                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu.data                     98                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                       103                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu.mmu.dtb.walker            3                       # number of overall hits (Count)
system.l3.overallHits::cpu.mmu.itb.walker            1                       # number of overall hits (Count)
system.l3.overallHits::cpu.inst                     1                       # number of overall hits (Count)
system.l3.overallHits::cpu.data                    98                       # number of overall hits (Count)
system.l3.overallHits::total                      103                       # number of overall hits (Count)
system.l3.demandMisses::cpu.mmu.dtb.walker            7                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.inst                  363                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.data                19657                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                   20030                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu.mmu.dtb.walker            7                       # number of overall misses (Count)
system.l3.overallMisses::cpu.mmu.itb.walker            3                       # number of overall misses (Count)
system.l3.overallMisses::cpu.inst                 363                       # number of overall misses (Count)
system.l3.overallMisses::cpu.data               19657                       # number of overall misses (Count)
system.l3.overallMisses::total                  20030                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu.mmu.dtb.walker       445554                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.mmu.itb.walker       204462                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.inst        23760216                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.data      1257642765                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total         1282052997                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu.mmu.dtb.walker       445554                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.mmu.itb.walker       204462                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.inst       23760216                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.data     1257642765                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total        1282052997                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu.mmu.dtb.walker           10                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.mmu.itb.walker            4                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.inst                364                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.data              19755                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                 20133                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu.mmu.dtb.walker           10                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.mmu.itb.walker            4                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.inst               364                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.data             19755                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total                20133                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu.mmu.dtb.walker     0.700000                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.mmu.itb.walker     0.750000                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.inst           0.997253                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.data           0.995039                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.994884                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu.mmu.dtb.walker     0.700000                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.mmu.itb.walker     0.750000                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.inst          0.997253                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.data          0.995039                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.994884                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu.mmu.dtb.walker 63650.571429                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.mmu.itb.walker        68154                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.inst 65455.140496                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.data 63979.384698                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    64006.639890                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.mmu.dtb.walker 63650.571429                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.mmu.itb.walker        68154                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.inst 65455.140496                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.data 63979.384698                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   64006.639890                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks                    2                       # number of writebacks (Count)
system.l3.writebacks::total                         2                       # number of writebacks (Count)
system.l3.demandMshrMisses::cpu.mmu.dtb.walker            7                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.inst              363                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.data            19657                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total               20030                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu.mmu.dtb.walker            7                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.inst             363                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.data           19657                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total              20030                       # number of overall MSHR misses (Count)
system.l3.overallMshrUncacheable::cpu.data         1808                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::total          1808                       # number of overall MSHR uncacheable misses (Count)
system.l3.demandMshrMissLatency::cpu.mmu.dtb.walker       409359                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.mmu.itb.walker       188906                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.inst     21883369                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.data   1156190432                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total     1178672066                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.mmu.dtb.walker       409359                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.mmu.itb.walker       188906                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.inst     21883369                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.data   1156190432                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total    1178672066                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrUncacheableLatency::cpu.data    147995703                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::total    147995703                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.demandMshrMissRate::cpu.mmu.dtb.walker     0.700000                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.mmu.itb.walker     0.750000                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.inst       0.997253                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.data       0.995039                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.994884                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu.mmu.dtb.walker     0.700000                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.mmu.itb.walker     0.750000                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.inst      0.997253                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.data      0.995039                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.994884                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 58479.857143                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.mmu.itb.walker 62968.666667                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.inst 60284.763085                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.data 58818.254668                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 58845.335297                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 58479.857143                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.mmu.itb.walker 62968.666667                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.inst 60284.763085                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.data 58818.254668                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 58845.335297                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::cpu.data 81856.030420                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::total 81856.030420                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.replacements                              3                       # number of replacements (Count)
system.l3.CleanInvalidReq.missLatency::cpu.data      6100893                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.missLatency::total      6100893                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.mshrMisses::cpu.data          308                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMisses::total          308                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMissLatency::cpu.data      4511855                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissLatency::total      4511855                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.avgMshrMissLatency::cpu.data 14648.879870                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMshrMissLatency::total 14648.879870                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.CleanSharedReq.missLatency::cpu.data     12958362                       # number of CleanSharedReq miss ticks (Tick)
system.l3.CleanSharedReq.missLatency::total     12958362                       # number of CleanSharedReq miss ticks (Tick)
system.l3.CleanSharedReq.avgMissLatency::cpu.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.l3.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.l3.CleanSharedReq.mshrMisses::cpu.data          651                       # number of CleanSharedReq MSHR misses (Count)
system.l3.CleanSharedReq.mshrMisses::total          651                       # number of CleanSharedReq MSHR misses (Count)
system.l3.CleanSharedReq.mshrMissLatency::cpu.data      9597557                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.l3.CleanSharedReq.mshrMissLatency::total      9597557                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.l3.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.l3.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.l3.CleanSharedReq.avgMshrMissLatency::cpu.data 14742.791091                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.l3.CleanSharedReq.avgMshrMissLatency::total 14742.791091                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu.data                 75                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                    75                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu.data            18747                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total               18747                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu.data   1212145308                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total     1212145308                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu.data          18822                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total             18822                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu.data       0.996015                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.996015                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu.data 64658.095055                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 64658.095055                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu.data        18747                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total           18747                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu.data   1115390147                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total   1115390147                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu.data     0.996015                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.996015                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu.data 59496.994026                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 59496.994026                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadReq.mshrUncacheable::cpu.data          682                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::total          682                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheableLatency::cpu.data    147995703                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::total    147995703                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.avgMshrUncacheableLatency::cpu.data 217002.497067                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::total 217002.497067                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu.mmu.dtb.walker            3                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu.mmu.itb.walker            1                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu.inst              1                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu.data             23                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total                28                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu.mmu.dtb.walker            7                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.inst          363                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.data          910                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total            1283                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu.mmu.dtb.walker       445554                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.mmu.itb.walker       204462                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.inst     23760216                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.data     45497457                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total     69907689                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu.mmu.dtb.walker           10                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.mmu.itb.walker            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.inst          364                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.data          933                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total          1311                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu.mmu.dtb.walker     0.700000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.mmu.itb.walker     0.750000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.inst     0.997253                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.data     0.975348                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.978642                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 63650.571429                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        68154                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.inst 65455.140496                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.data 49997.205495                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 54487.676539                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker            7                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.inst          363                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.data          910                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total         1283                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker       409359                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       188906                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.inst     21883369                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.data     40800285                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total     63281919                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.700000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.750000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.inst     0.997253                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.data     0.975348                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.978642                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 58479.857143                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 62968.666667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.inst 60284.763085                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.data 44835.478022                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 49323.397506                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu.mmu.dtb.walker            1                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                    1                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.accesses::cpu.mmu.dtb.walker            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total                1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.WriteClean.hits::writebacks             959                       # number of WriteClean hits (Count)
system.l3.WriteClean.hits::total                  959                       # number of WriteClean hits (Count)
system.l3.WriteClean.accesses::writebacks          959                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.accesses::total              959                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.mshrMisses::writebacks          959                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMisses::total            959                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMissRate::writebacks            1                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteClean.mshrMissRate::total            1                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteReq.mshrUncacheable::cpu.data         1126                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::total         1126                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WritebackDirty.hits::writebacks        10791                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total            10791                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks        10791                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total        10791                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                  8379.256012                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                          947                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                        311                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       3.045016                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       76000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks       0.030070                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.mmu.dtb.walker     6.334533                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.mmu.itb.walker     2.999971                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.inst       184.967767                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.data      8184.923672                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.mmu.dtb.walker     0.000193                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.mmu.itb.walker     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.inst             0.005645                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.data             0.249784                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.255715                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          19720                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                   35                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                  252                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                 4278                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                 9315                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                 5840                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024         0.601807                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                     554031                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                    554031                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples         7.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       363.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     19348.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000759090                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               44317                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       20030                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        961                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     20030                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      961                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    309                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                   951                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       3.89                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 20030                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  961                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   19721                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::64                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::65                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::66                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::67                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::68                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::69                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::70                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::71                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::72                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::73                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::74                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::75                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::76                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::77                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::78                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::79                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::80                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::81                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::82                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::83                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::84                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::85                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::86                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::87                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::88                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::89                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::90                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::91                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::92                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::93                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::94                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::95                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::96                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::97                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::98                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::99                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::100                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::101                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::102                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::103                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::104                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::105                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::106                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::107                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::108                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::109                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::110                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::111                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::112                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::113                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::114                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::115                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::116                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::117                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::118                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::119                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::120                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::121                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::122                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::123                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::124                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::125                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::126                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::127                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::128                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::129                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::130                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::131                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::132                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::133                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::134                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::135                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::136                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::137                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::138                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::139                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::140                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::141                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::142                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::143                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::144                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::145                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::146                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::147                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::148                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::149                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::150                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::151                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::152                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::153                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::154                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::155                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::156                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::157                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::158                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::159                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::160                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::161                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::162                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::163                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::164                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::165                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::166                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::167                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::168                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::169                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::170                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::171                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::172                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::173                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::174                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::175                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                   19776                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 1281920                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                61504                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              85973824.31456357                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              4124854.97585100                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   14910502905                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     710328.37                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        23232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      1238272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 30045.769855314276                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 12876.758509420404                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 1558087.779639868997                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 83046507.880088657141                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker            7                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          363                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        19657                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          961                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker       179084                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker        90960                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      9903966                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    511815137                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     25583.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     30320.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     27283.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     26037.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        23232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      1252672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        1276544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        23232                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        23232                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        61504                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        61504                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          363                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        19573                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           19946                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          961                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            961                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker        30046                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker        12877                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst        1558088                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       84012265                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          85613275                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1558088                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1558088                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      4124855                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          4124855                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      4124855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker        30046                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker        12877                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1558088                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      84012265                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         89738130                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                19637                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          853                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          985                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1041                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          903                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          835                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          774                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          747                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          640                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          640                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          655                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          641                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          650                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          528                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22          514                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23          516                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24          514                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25          517                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26          513                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          515                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               174256083                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              65430484                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          517746487                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 8873.86                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26365.86                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               17486                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            89.05                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         2149                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   584.755700                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   515.500693                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   226.365919                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127           99      4.61%      4.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           96      4.47%      9.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           97      4.51%     13.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          137      6.38%     19.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          665     30.94%     50.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          786     36.58%     87.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           16      0.74%     88.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            8      0.37%     88.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          245     11.40%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         2149                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               1256768                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               84.286969                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.44                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.44                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               89.05                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    3995121.312000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    5303169.883200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   48069788.390400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2652998156.087965                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 6247671539.356915                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 4933159130.726388                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  13891196905.756659                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   931.633271                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   7516153368                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    670250000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   6724181455                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    2713314.240000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    3607316.496000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   34529654.611200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2652998156.087965                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 4979510974.569712                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 5907564988.415948                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  13580924404.420633                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   910.824395                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9012263388                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    670250000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5228071435                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.nvm.bytesRead::cpu.data         5376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesRead::total            5376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.numReads::cpu.data            84                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.numReads::total               84                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.bwRead::cpu.data          360549                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwRead::total             360549                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::cpu.data         360549                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::total            360549                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.readBursts                    84                       # Number of NVM read bursts (Count)
system.mem_ctrls.nvm.writeBursts                    0                       # Number of NVM write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::0            24                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::1             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::2             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::3             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::4             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::5             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::6             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::7             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::8             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::9             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::10            4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::11            4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::12            4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::13            4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::14            4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::15            4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.totQLat                  1912500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.nvm.totBusLat                1260000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.nvm.totMemAccLat             4242660                       # Total ticks spent from burst creation until serviced by the NVM (Tick)
system.mem_ctrls.nvm.avgQLat                 22767.86                       # Average queueing delay per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgBusLat               15000.00                       # Average bus latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgMemAccLat            50507.86                       # Average memory access latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgRdBW                     0.36                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.avgWrBW                     0.00                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.peakBW                   4266.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.nvm.busUtil                     0.01                       # NVM Data bus utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilRead                 0.01                       # NVM Data bus read utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilWrite                0.00                       # NVM Data bus write utilization in percentage (Ratio)
system.mem_ctrls.nvm.pendingReads::samples           84                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::0               84    100.00%    100.00% # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::total           84                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.bytesPerBank::samples           34                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::mean     73.411765                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::gmean    69.437690                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::stdev    35.694085                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::64-65           31     91.18%     91.18% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::128-129            2      5.88%     97.06% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::256-257            1      2.94%    100.00% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::total           34                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  682                       # Transaction distribution (Count)
system.membus.transDist::ReadResp                1965                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                1126                       # Transaction distribution (Count)
system.membus.transDist::WriteResp               1126                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty             2                       # Transaction distribution (Count)
system.membus.transDist::WriteClean               959                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 7                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              18747                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             18747                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1283                       # Transaction distribution (Count)
system.membus.transDist::CleanSharedReq           651                       # Transaction distribution (Count)
system.membus.transDist::CleanInvalidReq          308                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.bridge.cpu_side_port         2682                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.cpu.interrupts.pio          934                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port        41987                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total        45603                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   45603                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.bridge.cpu_side_port         1366                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.cpu.interrupts.pio         1868                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port      1343424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total      1346658                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1346658                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                7                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              22804                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    22804    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                22804                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             2312449                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy             1167889                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer3.occupancy            35594300                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy          112377853                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          20998                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          968                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.transDist::ReadReq                 682                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadResp               1993                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteReq               1126                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteResp              1126                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty        10793                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteClean              959                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict              533                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq                8                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp               1                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq             18822                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp            18822                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq          1311                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanSharedReq          651                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanSharedResp          651                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidReq          308                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidResp          308                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port        58091                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port      2043746                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                              10                       # Total snoops (Count)
system.tol3bus.snoopTraffic                       128                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples             22911                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.000044                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.006607                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                   22910    100.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                       1      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total               22911                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED  14910584823                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy           19916397                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy          21488141                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests         32423                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests        12291                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops               1                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.003754                       # Number of seconds simulated (Second)
simTicks                                   3754192383                       # Number of ticks simulated (Tick)
finalTick                                 18665229753                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      2.96                       # Real time elapsed on the host (Second)
hostTickRate                               1267316283                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    5370872                       # Number of bytes of host memory used (Byte)
simInsts                                     13266937                       # Number of instructions simulated (Count)
simOps                                       22270807                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  4478454                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    7517796                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         11273851                       # Number of cpu cycles simulated (Cycle)
system.cpu.numUsrCycles                             0                       # Number of user mode cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.bitmapStores                          7322                       # Number of bitmap store requests (Count)
system.cpu.lookupFull                            6849                       # Number of time lookup table is full (Count)
system.cpu.evictStores                          70376                       # Number of eviction store requests (Count)
system.cpu.redundantStores                      63070                       # Number of redundant store requests (Count)
system.cpu.watermarkStores                          0                       # Number of high watermark store requests (Count)
system.cpu.stackStores                         344776                       # Number of stack demand store (Count)
system.cpu.flushStores                             16                       # Number of flush store (Count)
system.cpu.dcache.demandHits::cpu.mmu.dtb.walker        72269                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::cpu.data        1410699                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1482968                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.mmu.dtb.walker        72269                       # number of overall hits (Count)
system.cpu.dcache.overallHits::cpu.data       1410699                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1482968                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.mmu.dtb.walker         5445                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::cpu.data        62722                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           68167                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.mmu.dtb.walker         5445                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::cpu.data        62722                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          68167                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.mmu.dtb.walker     36811818                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::cpu.data    736200729                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    773012547                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.mmu.dtb.walker     36811818                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    736200729                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    773012547                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.mmu.dtb.walker        77714                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::cpu.data      1473421                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1551135                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.mmu.dtb.walker        77714                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1473421                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1551135                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.mmu.dtb.walker     0.070065                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::cpu.data     0.042569                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.043947                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.mmu.dtb.walker     0.070065                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.042569                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.043947                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.mmu.dtb.walker  6760.664463                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::cpu.data 11737.519993                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 11339.981912                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.mmu.dtb.walker  6760.664463                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 11737.519993                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 11339.981912                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        63854                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             63854                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.mmu.dtb.walker         3581                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          3581                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.mmu.dtb.walker         3581                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         3581                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.mmu.dtb.walker         1864                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        62722                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        64586                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.mmu.dtb.walker         1864                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        62722                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        64586                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data          426                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total          426                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.mmu.dtb.walker     13192794                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::cpu.data    694427877                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    707620671                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.mmu.dtb.walker     13192794                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    694427877                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    707620671                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.mmu.dtb.walker     0.023985                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.042569                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.041638                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.mmu.dtb.walker     0.023985                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.042569                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.041638                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker  7077.679185                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 11071.519993                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 10956.254777                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker  7077.679185                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 11071.519993                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 10956.254777                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  64123                       # number of replacements (Count)
system.cpu.dcache.CleanInvalidReq.missLatency::cpu.data      7617708                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.missLatency::total      7617708                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.mshrMisses::cpu.data          284                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMisses::total          284                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::cpu.data      7428564                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::total      7428564                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::cpu.data 26156.915493                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::total 26156.915493                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.missLatency::cpu.data       607725                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.missLatency::total       607725                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.avgMissLatency::cpu.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.mshrMisses::cpu.data           23                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::total           23                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::cpu.data       592407                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::total       592407                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::cpu.data 25756.826087                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::total 25756.826087                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.mmu.dtb.walker        64949                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1072730                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1137679                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.mmu.dtb.walker         5443                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         9393                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         14836                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.mmu.dtb.walker     36805824                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::cpu.data     63351252                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    100157076                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.mmu.dtb.walker        70392                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::cpu.data      1082123                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1152515                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.mmu.dtb.walker     0.077324                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.008680                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.012873                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker  6762.047400                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data  6744.517407                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total  6750.948773                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.mmu.dtb.walker         3581                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         3581                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.mmu.dtb.walker         1862                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         9393                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        11255                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker     13188132                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     57095514                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     70283646                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.026452                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.008680                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.009766                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker  7082.777658                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data  6078.517407                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total  6244.659796                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.mmu.dtb.walker         7320                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::cpu.data       337969                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         345289                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.mmu.dtb.walker            2                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        53329                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        53331                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.mmu.dtb.walker         5994                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::cpu.data    672849477                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    672855471                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.mmu.dtb.walker         7322                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data       391298                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       398620                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.mmu.dtb.walker     0.000273                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.136287                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.133789                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.mmu.dtb.walker         2997                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 12616.952821                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 12616.592057                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.mmu.dtb.walker            2                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        53329                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        53331                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data          426                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total          426                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.mmu.dtb.walker         4662                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    637332363                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    637337025                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.mmu.dtb.walker     0.000273                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.136287                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.133789                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.mmu.dtb.walker         2331                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 11950.952821                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 11950.592057                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.901482                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1775024                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              64539                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              27.503122                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.mmu.dtb.walker    16.537692                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.data   495.363790                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.mmu.dtb.walker     0.032300                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.967507                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999808                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           48                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          459                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           12476075                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          12476075                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker         3851                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total         3851                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker         3851                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total         3851                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker          835                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total          835                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker          835                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total          835                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker      3688641                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total      3688641                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker      3688641                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total      3688641                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker         4686                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total         4686                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker         4686                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total         4686                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.178190                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.178190                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.178190                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.178190                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker  4417.534132                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total  4417.534132                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker  4417.534132                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total  4417.534132                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.writebacks::writebacks          491                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.writebacks::total          491                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker          835                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total          835                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker          835                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total          835                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker      3132531                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total      3132531                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker      3132531                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total      3132531                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.178190                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.178190                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.178190                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.178190                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker  3751.534132                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total  3751.534132                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker  3751.534132                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total  3751.534132                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements          552                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker         3735                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total         3735                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker          687                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total          687                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker      3329001                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total      3329001                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker         4422                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total         4422                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.155360                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.155360                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker  4845.707424                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total  4845.707424                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker          687                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total          687                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker      2871459                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total      2871459                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.155360                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.155360                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker  4179.707424                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total  4179.707424                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.hits::cpu.mmu.dtb.walker          116                       # number of WriteReq hits (Count)
system.cpu.dtb_walker_cache.WriteReq.hits::total          116                       # number of WriteReq hits (Count)
system.cpu.dtb_walker_cache.WriteReq.misses::cpu.mmu.dtb.walker          148                       # number of WriteReq misses (Count)
system.cpu.dtb_walker_cache.WriteReq.misses::total          148                       # number of WriteReq misses (Count)
system.cpu.dtb_walker_cache.WriteReq.missLatency::cpu.mmu.dtb.walker       359640                       # number of WriteReq miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.missLatency::total       359640                       # number of WriteReq miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.accesses::cpu.mmu.dtb.walker          264                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.WriteReq.accesses::total          264                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.WriteReq.missRate::cpu.mmu.dtb.walker     0.560606                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.missRate::total     0.560606                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.avgMissLatency::cpu.mmu.dtb.walker         2430                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.avgMissLatency::total         2430                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.mshrMisses::cpu.mmu.dtb.walker          148                       # number of WriteReq MSHR misses (Count)
system.cpu.dtb_walker_cache.WriteReq.mshrMisses::total          148                       # number of WriteReq MSHR misses (Count)
system.cpu.dtb_walker_cache.WriteReq.mshrMissLatency::cpu.mmu.dtb.walker       261072                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.mshrMissLatency::total       261072                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.mshrMissRate::cpu.mmu.dtb.walker     0.560606                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.mshrMissRate::total     0.560606                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.avgMshrMissLatency::cpu.mmu.dtb.walker         1764                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.avgMshrMissLatency::total         1764                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.866345                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs         4403                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs          684                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     6.437135                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.866345                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.991647                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.991647                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses        10059                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses        10059                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts      2375866                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numUsrInsts            0                       # Number of user space instructions committed (Count)
system.cpu.exec_context.thread_0.numOps       3848292                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses      3838730                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns         9376                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts       162123                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts      3838730                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads      6782358                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites      3371891                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads       941596                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites      1595793                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads      1823942                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites         5244                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs      1474158                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts      1082125                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts       392033                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles     11273851                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches       175618                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass         4961      0.13%      0.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu      2267262     58.91%     59.04% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult       102043      2.65%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     61.69% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead      1082125     28.12%     89.81% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite       392033     10.19%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total      3848424                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst        3183192                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3183192                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3183192                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3183192                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           60                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              60                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           60                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             60                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      3461202                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      3461202                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      3461202                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      3461202                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      3183252                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3183252                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3183252                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3183252                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000019                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000019                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000019                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000019                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 57686.700000                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 57686.700000                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 57686.700000                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 57686.700000                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                 1                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           60                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      3421242                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      3421242                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      3421242                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      3421242                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000019                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000019                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000019                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000019                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 57020.700000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 57020.700000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 57020.700000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 57020.700000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                      1                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3183192                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3183192                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           60                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            60                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      3461202                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      3461202                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      3183252                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3183252                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000019                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000019                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 57686.700000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 57686.700000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      3421242                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      3421242                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000019                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 57020.700000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 57020.700000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           401.093875                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                  811                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  2                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             405.500000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   401.093875                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.783386                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.783386                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          431                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           21                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          201                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          200                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.841797                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           25466076                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          25466076                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            2                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.125000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.125000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            2                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.125000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.demandHits::cpu.mmu.dtb.walker         2360                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data         54363                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total            56723                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.mmu.dtb.walker         2360                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data        54363                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total           56723                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.mmu.dtb.walker           33                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.inst           60                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data         8174                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total           8267                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.mmu.dtb.walker           33                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst           60                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data         8174                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total          8267                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.mmu.dtb.walker       331668                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.inst      3381282                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data    470905956                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total    474618906                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.mmu.dtb.walker       331668                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst      3381282                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data    470905956                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total    474618906                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.mmu.dtb.walker         2393                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.inst           60                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data        62537                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total        64990                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.mmu.dtb.walker         2393                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst           60                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data        62537                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total        64990                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.mmu.dtb.walker     0.013790                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.130707                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.127204                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.mmu.dtb.walker     0.013790                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.130707                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.127204                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.mmu.dtb.walker 10050.545455                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.inst 56354.700000                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 57610.222168                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::total 57411.262368                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.mmu.dtb.walker 10050.545455                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst 56354.700000                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 57610.222168                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::total 57411.262368                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks         7865                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total             7865                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrMisses::cpu.mmu.dtb.walker           33                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data         8174                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total         8267                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.mmu.dtb.walker           33                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst           60                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data         8174                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total         8267                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrUncacheable::cpu.data          426                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.overallMshrUncacheable::total          426                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.mmu.dtb.walker       232767                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst      3201462                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data    446408478                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total    449842707                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.mmu.dtb.walker       232767                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst      3201462                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data    446408478                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total    449842707                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.013790                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.130707                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.127204                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.013790                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.130707                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.127204                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker  7053.545455                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst 53357.700000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data 54613.222168                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 54414.262368                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker  7053.545455                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst 53357.700000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data 54613.222168                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 54414.262368                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.replacements                  7993                       # number of replacements (Count)
system.cpu.l2cache.CleanInvalidReq.missLatency::cpu.data      7239420                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.missLatency::total      7239420                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.mshrMisses::cpu.data          284                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMisses::total          284                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::cpu.data      6388272                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::total      6388272                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::cpu.data 22493.915493                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::total 22493.915493                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.missLatency::cpu.data       577089                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.missLatency::total       577089                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.avgMissLatency::cpu.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.mshrMisses::cpu.data           23                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.l2cache.CleanSharedReq.mshrMisses::total           23                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.l2cache.CleanSharedReq.mshrMissLatency::cpu.data       508158                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.mshrMissLatency::total       508158                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.l2cache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.l2cache.CleanSharedReq.avgMshrMissLatency::cpu.data 22093.826087                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.avgMshrMissLatency::total 22093.826087                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.misses::cpu.inst           60                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total           60                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::cpu.inst      3381282                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total      3381282                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::cpu.inst           60                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total           60                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 56354.700000                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total 56354.700000                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrMisses::cpu.inst           60                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total           60                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst      3201462                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total      3201462                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 53357.700000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total 53357.700000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::cpu.data        45598                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total        45598                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data         7554                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total         7554                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data    449761455                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total    449761455                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.data        53152                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total        53152                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.142121                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.142121                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data 59539.509531                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 59539.509531                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data         7554                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total         7554                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data    427122117                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total    427122117                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.142121                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.142121                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 56542.509531                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 56542.509531                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.mmu.dtb.walker         2360                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.data         8765                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total        11125                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.mmu.dtb.walker           33                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data          620                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total          653                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.mmu.dtb.walker       331668                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data     21144501                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total     21476169                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.mmu.dtb.walker         2393                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data         9385                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total        11778                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.mmu.dtb.walker     0.013790                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.066063                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.055442                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 10050.545455                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 34104.033871                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 32888.467075                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker           33                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data          620                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total          653                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker       232767                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     19286361                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total     19519128                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.013790                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.066063                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.055442                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker  7053.545455                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 31107.033871                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 29891.467075                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.hits::cpu.mmu.dtb.walker           18                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::cpu.data           45                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::total           63                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.accesses::cpu.mmu.dtb.walker           18                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::cpu.data           45                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total           63                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.WriteClean.hits::writebacks          307                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.hits::total          307                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.accesses::writebacks          307                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteClean.accesses::total          307                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::cpu.data          426                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::total          426                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WritebackClean.hits::writebacks            1                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.hits::total            1                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.accesses::writebacks            1                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackClean.accesses::total            1                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.hits::writebacks        64345                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total        64345                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks        64345                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total        64345                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         8191.997352                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs               19255                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs              8277                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              2.326326                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks     5.060369                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.mmu.dtb.walker    17.986276                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst    45.751106                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data  8123.199601                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.000618                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.mmu.dtb.walker     0.002196                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.005585                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.991602                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1024         8192                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0           25                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1           53                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3         8080                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::4           30                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses           2092805                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses          2092805                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                 1083218                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  392307                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      1095                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        12                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 3183252                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.toL2Bus.transDist::ReadResp          12002                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteReq            426                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteResp           426                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackDirty        72210                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackClean            1                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteClean          307                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanEvict          467                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeReq          195                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeResp          195                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExReq         53284                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExResp        53284                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadCleanReq           60                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadSharedReq        11942                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanSharedReq           23                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanSharedResp           23                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidReq          284                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidResp          284                       # Transaction distribution (Count)
system.cpu.toL2Bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port          121                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port       194928                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port         1934                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount::total             196983                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port         3904                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port      8229544                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port        65408                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize::total             8298856                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.snoops                        8430                       # Total snoops (Count)
system.cpu.toL2Bus.snoopTraffic                522304                       # Total snoop traffic (Byte)
system.cpu.toL2Bus.snoopFanout::samples         74216                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::mean         0.007438                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::stdev        0.085922                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::0               73664     99.26%     99.26% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::1                 552      0.74%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::2                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::3                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::4                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::total           74216                       # Request fanout histogram (Count)
system.cpu.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.toL2Bus.reqLayer0.occupancy       86889357                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer0.occupancy         59940                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer1.occupancy      64734201                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer3.occupancy        741241                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.snoop_filter.totRequests       130464                       # Total number of requests made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleRequests        65310                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiRequests          206                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.totSnoops           82                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleSnoops           82                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu.mmu.dtb.walker           33                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu.inst                      7                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu.data                   1011                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                      1051                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu.mmu.dtb.walker           33                       # number of overall hits (Count)
system.l3.overallHits::cpu.inst                     7                       # number of overall hits (Count)
system.l3.overallHits::cpu.data                  1011                       # number of overall hits (Count)
system.l3.overallHits::total                     1051                       # number of overall hits (Count)
system.l3.demandMisses::cpu.inst                   53                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.data                 7163                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                    7216                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu.inst                  53                       # number of overall misses (Count)
system.l3.overallMisses::cpu.data                7163                       # number of overall misses (Count)
system.l3.overallMisses::total                   7216                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu.inst         3064266                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.data       427410162                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total          430474428                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu.inst        3064266                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.data      427410162                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total         430474428                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu.mmu.dtb.walker           33                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.inst                 60                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.data               8174                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                  8267                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu.mmu.dtb.walker           33                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.inst                60                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.data              8174                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total                 8267                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu.inst           0.883333                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.data           0.876315                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.872868                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu.inst          0.883333                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.data          0.876315                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.872868                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu.inst 57816.339623                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.data 59669.155661                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    59655.547118                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.inst 57816.339623                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.data 59669.155661                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   59655.547118                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks                   43                       # number of writebacks (Count)
system.l3.writebacks::total                        43                       # number of writebacks (Count)
system.l3.demandMshrMisses::cpu.inst               53                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.data             7163                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total                7216                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu.inst              53                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.data            7163                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total               7216                       # number of overall MSHR misses (Count)
system.l3.overallMshrUncacheable::cpu.data          426                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::total           426                       # number of overall MSHR uncacheable misses (Count)
system.l3.demandMshrMissLatency::cpu.inst      2790378                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.data    390446550                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total      393236928                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.inst      2790378                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.data    390446550                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total     393236928                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu.inst       0.883333                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.data       0.876315                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.872868                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu.inst      0.883333                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.data      0.876315                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.872868                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu.inst 52648.641509                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.data 54508.802178                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 54495.139690                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.inst 52648.641509                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.data 54508.802178                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 54495.139690                       # average overall mshr miss latency ((Cycle/Count))
system.l3.replacements                             53                       # number of replacements (Count)
system.l3.CleanInvalidReq.missLatency::cpu.data      5631696                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.missLatency::total      5631696                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.mshrMisses::cpu.data          284                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMisses::total          284                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMissLatency::cpu.data      4164551                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissLatency::total      4164551                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.avgMshrMissLatency::cpu.data 14663.911972                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMshrMissLatency::total 14663.911972                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.CleanSharedReq.missLatency::cpu.data       446886                       # number of CleanSharedReq miss ticks (Tick)
system.l3.CleanSharedReq.missLatency::total       446886                       # number of CleanSharedReq miss ticks (Tick)
system.l3.CleanSharedReq.avgMissLatency::cpu.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.l3.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.l3.CleanSharedReq.mshrMisses::cpu.data           23                       # number of CleanSharedReq MSHR misses (Count)
system.l3.CleanSharedReq.mshrMisses::total           23                       # number of CleanSharedReq MSHR misses (Count)
system.l3.CleanSharedReq.mshrMissLatency::cpu.data       327994                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.l3.CleanSharedReq.mshrMissLatency::total       327994                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.l3.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.l3.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.l3.CleanSharedReq.avgMshrMissLatency::cpu.data 14260.608696                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.l3.CleanSharedReq.avgMshrMissLatency::total 14260.608696                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu.data                807                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                   807                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu.data             6747                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total                6747                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu.data    410243679                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total      410243679                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu.data           7554                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total              7554                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu.data       0.893169                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.893169                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu.data 60803.865273                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 60803.865273                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu.data         6747                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total            6747                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu.data    375427316                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total    375427316                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu.data     0.893169                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.893169                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu.data 55643.592115                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 55643.592115                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu.mmu.dtb.walker           33                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu.inst              7                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu.data            204                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total               244                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu.inst           53                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.data          416                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total             469                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu.inst      3064266                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.data     17166483                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total     20230749                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu.mmu.dtb.walker           33                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.inst           60                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.data          620                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total           713                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu.inst     0.883333                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.data     0.670968                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.657784                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu.inst 57816.339623                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.data 41265.584135                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 43135.925373                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrMisses::cpu.inst           53                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.data          416                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total          469                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu.inst      2790378                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.data     15019234                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total     17809612                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu.inst     0.883333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.data     0.670968                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.657784                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.inst 52648.641509                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.data 36103.927885                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 37973.586354                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.WriteClean.hits::writebacks             307                       # number of WriteClean hits (Count)
system.l3.WriteClean.hits::total                  307                       # number of WriteClean hits (Count)
system.l3.WriteClean.accesses::writebacks          307                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.accesses::total              307                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.mshrMisses::writebacks          307                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMisses::total            307                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMissRate::writebacks            1                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteClean.mshrMissRate::total            1                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteReq.mshrUncacheable::cpu.data          426                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::total          426                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WritebackDirty.hits::writebacks         7865                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total             7865                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks         7865                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total         7865                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 25253.724529                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                          951                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                        337                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       2.821958                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks              1                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.mmu.dtb.walker            7                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.mmu.itb.walker            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.inst       382.562587                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.data     24860.161942                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.000031                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.mmu.dtb.walker     0.000214                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.mmu.itb.walker     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.inst             0.011675                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.data             0.758672                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.770683                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          26600                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                   10                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                   39                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                17467                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                 9084                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024         0.811768                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                     276128                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                    276128                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples        45.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        53.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      6879.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000754704                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               15197                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        7216                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        350                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      7216                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      350                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    284                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                   305                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      37.76                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  7216                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  350                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    6932                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::64                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::65                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::66                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::67                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::68                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::69                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::70                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::71                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::72                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::73                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::74                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::75                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::76                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::77                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::78                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::79                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::80                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::81                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::82                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::83                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::84                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::85                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::86                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::87                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::88                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::89                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::90                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::91                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::92                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::93                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::94                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::95                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::96                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::97                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::98                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::99                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::100                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::101                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::102                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::103                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::104                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::105                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::106                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::107                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::108                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::109                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::110                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::111                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::112                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::113                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::114                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::115                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::116                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::117                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::118                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::119                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::120                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::121                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::122                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::123                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::124                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::125                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::126                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::127                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::128                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::129                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::130                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::131                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::132                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::133                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::134                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::135                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::136                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::137                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::138                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::139                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::140                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::141                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::142                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::143                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::144                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::145                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::146                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::147                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::148                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::149                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::150                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::151                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::152                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::153                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::154                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::155                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::156                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::157                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::158                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::159                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::160                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::161                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::162                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::163                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::164                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::165                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::166                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::167                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::168                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::169                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::170                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::171                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::172                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::173                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::174                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::175                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                   18176                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  461824                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                22400                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              123015539.13200191                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              5966662.79049344                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    3753683559                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     496125.24                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst         3392                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       440256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 903523.222560435301                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 117270495.245155364275                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst           53                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         7163                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          350                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      1040356                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    158859612                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     19629.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     22177.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst         3392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       457216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         460608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         3392                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         3392                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        22336                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        22336                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst           53                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         7144                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            7197                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          349                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            349                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         903523                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      121788111                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         122691635                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       903523                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        903523                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      5949615                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          5949615                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      5949615                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        903523                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     121788111                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        128641250                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 6913                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          204                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          209                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          214                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          228                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          220                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          199                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          230                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          315                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          276                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          216                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          221                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          210                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          204                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          211                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          205                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          199                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          209                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          209                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          214                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          218                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20          208                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21          204                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22          203                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23          204                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24          207                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25          218                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26          219                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          217                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          206                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29          201                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30          213                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          202                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                38113212                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              23034116                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          159035408                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 5513.27                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           23005.27                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                6288                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.96                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          625                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   707.993600                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   516.955275                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   392.542305                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127           49      7.84%      7.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          100     16.00%     23.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           31      4.96%     28.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           27      4.32%     33.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           18      2.88%     36.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           27      4.32%     40.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           12      1.92%     42.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           17      2.72%     44.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          344     55.04%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          625                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                442432                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              117.850114                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.61                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.61                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               90.96                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    1007356.896000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    1339268.078400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   14982900.441600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 667752016.310403                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 570028373.409599                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 2012748562.406409                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  3267858477.542403                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   870.455785                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3074767843                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    168700000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    511177087                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    941863.104000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    1252194.921600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   14099573.913600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 667752016.310403                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 539984379.815995                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 2035833212.851209                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  3259863240.916803                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   868.326103                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3110720653                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    168700000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    475224277                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.nvm.bytesRead::cpu.data         1216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesRead::total            1216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesWritten::writebacks           64                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.nvm.bytesWritten::total           64                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.nvm.numReads::cpu.data            19                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.numReads::total               19                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.numWrites::writebacks            1                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.nvm.numWrites::total               1                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.nvm.bwRead::cpu.data          323905                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwRead::total             323905                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwWrite::writebacks        17048                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwWrite::total             17048                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::writebacks        17048                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::cpu.data         323905                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::total            340952                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.readBursts                    19                       # Number of NVM read bursts (Count)
system.mem_ctrls.nvm.writeBursts                    0                       # Number of NVM write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::0             7                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::1             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::2             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::3             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.totQLat                   337500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.nvm.totBusLat                 285000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.nvm.totMemAccLat              864560                       # Total ticks spent from burst creation until serviced by the NVM (Tick)
system.mem_ctrls.nvm.avgQLat                 17763.16                       # Average queueing delay per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgBusLat               15000.00                       # Average bus latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgMemAccLat            45503.16                       # Average memory access latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgRdBW                     0.32                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.avgWrBW                     0.00                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.peakBW                   4266.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.nvm.busUtil                     0.01                       # NVM Data bus utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilRead                 0.01                       # NVM Data bus read utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilWrite                0.00                       # NVM Data bus write utilization in percentage (Ratio)
system.mem_ctrls.nvm.pendingReads::samples           19                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::0               19    100.00%    100.00% # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::total           19                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.bytesPerBank::samples            6                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::mean    202.666667                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::gmean   184.607945                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::stdev    74.818892                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::64-65            1     16.67%     16.67% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::192-193            2     33.33%     50.00% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::256-257            3     50.00%    100.00% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::total            6                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 469                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 426                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                426                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            43                       # Transaction distribution (Count)
system.membus.transDist::WriteClean               307                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                 1                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               132                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               6747                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              6747                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            469                       # Transaction distribution (Count)
system.membus.transDist::CleanSharedReq            23                       # Transaction distribution (Count)
system.membus.transDist::CleanInvalidReq          284                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.cpu.interrupts.pio          852                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port        15222                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total        16074                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   16074                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.cpu.interrupts.pio         1704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port       484224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total       485928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   485928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                              132                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               8081                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     8081    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 8081                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer1.occupancy             1066155                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer3.occupancy            11329960                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy           39932032                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           7699                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          483                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.transDist::ReadResp                713                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteReq                426                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteResp               426                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty         7908                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteClean              307                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict               71                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq              132                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq              7554                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp             7554                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq           713                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanSharedReq           23                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanSharedResp           23                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidReq          284                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidResp          284                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port        26365                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port      1053800                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                             185                       # Total snoops (Count)
system.tol3bus.snoopTraffic                      2752                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples              9185                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.000980                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.031289                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                    9176     99.90%     99.90% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                       9      0.10%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total                9185                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED   3754644930                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy           11322999                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy           8502822                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests         16632                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests         8366                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops               9                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops            9                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.103893                       # Number of seconds simulated (Second)
simTicks                                 103893070599                       # Number of ticks simulated (Tick)
finalTick                                122558692959                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     10.24                       # Real time elapsed on the host (Second)
hostTickRate                              10145317923                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    5370872                       # Number of bytes of host memory used (Byte)
simInsts                                     21656675                       # Number of instructions simulated (Count)
simOps                                       39416678                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  2114793                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    3849070                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        311991203                       # Number of cpu cycles simulated (Cycle)
system.cpu.numUsrCycles                             0                       # Number of user mode cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.bitmapStores                             0                       # Number of bitmap store requests (Count)
system.cpu.lookupFull                               0                       # Number of time lookup table is full (Count)
system.cpu.evictStores                              0                       # Number of eviction store requests (Count)
system.cpu.redundantStores                          0                       # Number of redundant store requests (Count)
system.cpu.watermarkStores                          0                       # Number of high watermark store requests (Count)
system.cpu.stackStores                              0                       # Number of stack demand store (Count)
system.cpu.flushStores                              0                       # Number of flush store (Count)
system.cpu.dcache.demandHits::cpu.data        3836608                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3836608                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3836608                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3836608                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          110                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             110                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          110                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            110                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data      1581750                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total      1581750                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data      1581750                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total      1581750                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      3836718                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3836718                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3836718                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3836718                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.000029                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.000029                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.000029                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.000029                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 14379.545455                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 14379.545455                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 14379.545455                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 14379.545455                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks           99                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total                99                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          110                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          110                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          110                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          110                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data       409851                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total       409851                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data      1508490                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total      1508490                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data      1508490                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total      1508490                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::cpu.data  95024000214                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total  95024000214                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000029                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000029                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000029                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000029                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 13713.545455                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 13713.545455                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 13713.545455                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 13713.545455                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::cpu.data 231850.111904                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 231850.111904                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.dcache.replacements                     99                       # number of replacements (Count)
system.cpu.dcache.CleanInvalidReq.missLatency::cpu.data        53613                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.missLatency::total        53613                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.mshrMisses::cpu.data            2                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMisses::total            2                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::cpu.data        52281                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::total        52281                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::cpu.data 26140.500000                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::total 26140.500000                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data      2154589                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2154589                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data           26                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total            26                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data       714618                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total       714618                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2154615                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2154615                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000012                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000012                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 27485.307692                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 27485.307692                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data           26                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total           26                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::cpu.data       409741                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total       409741                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data       697302                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total       697302                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::cpu.data  95024000214                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total  95024000214                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000012                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000012                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 26819.307692                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 26819.307692                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::cpu.data 231912.354912                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 231912.354912                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1682019                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1682019                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           84                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           84                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data       867132                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total       867132                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1682103                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1682103                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000050                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000050                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data        10323                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total        10323                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           84                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           84                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data          110                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total          110                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data       811188                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total       811188                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000050                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000050                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data         9657                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total         9657                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.999999                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              3880624                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs                613                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            6330.544861                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.mmu.dtb.walker           13                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.data   498.999999                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.mmu.dtb.walker     0.025391                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.974609                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          510                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           30693861                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          30693861                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker            6                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total            6                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker            6                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total            6                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker        32967                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total        32967                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker        32967                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total        32967                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker            6                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total            6                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker            6                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total            6                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker  5494.500000                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total  5494.500000                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker  5494.500000                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total  5494.500000                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.writebacks::writebacks            3                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.writebacks::total            3                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker            6                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total            6                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker            6                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total            6                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker        28971                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total        28971                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker        28971                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total        28971                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker  4828.500000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total  4828.500000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker  4828.500000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total  4828.500000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            6                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker            6                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total            6                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker        32967                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total        32967                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker  5494.500000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total  5494.500000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker            6                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total            6                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker        28971                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total        28971                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker  4828.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total  4828.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs          524                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs           22                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs    23.818182                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::4           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses           18                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses           18                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts      8389414                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numUsrInsts            0                       # Number of user space instructions committed (Count)
system.cpu.exec_context.thread_0.numOps      17145272                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses     16324976                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns       820085                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts       430920                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts     16324976                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads     28016429                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites     13391610                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads      2974377                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites      2584332                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads      6748766                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites           59                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs      4246571                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts      2564356                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts      1682215                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles    311991203                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches      1251157                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass          197      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu     12898486     75.23%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult           18      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     75.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead      2564356     14.96%     90.19% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite      1682215      9.81%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total     17145272                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst        9662147                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           9662147                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       9662147                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          9662147                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           44                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              44                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           44                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             44                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      2846484                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      2846484                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      2846484                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      2846484                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      9662191                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       9662191                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      9662191                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      9662191                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 64692.818182                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 64692.818182                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 64692.818182                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 64692.818182                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           15                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                15                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           44                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           44                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           44                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           44                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      2817180                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      2817180                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      2817180                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      2817180                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 64026.818182                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 64026.818182                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 64026.818182                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 64026.818182                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                     15                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      9662147                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         9662147                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           44                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            44                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      2846484                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      2846484                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      9662191                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      9662191                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 64692.818182                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 64692.818182                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           44                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           44                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      2817180                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      2817180                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 64026.818182                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 64026.818182                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           459.978269                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             26134817                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                475                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           55020.667368                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   459.978269                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.898395                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.898395                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          460                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          458                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.898438                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           77297572                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          77297572                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total            3                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker            3                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total            3                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker        35631                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total        35631                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker        35631                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total        35631                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total            3                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total            3                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker        11877                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total        11877                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker        11877                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total        11877                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu.itb_walker_cache.writebacks::total            2                       # number of writebacks (Count)
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total            3                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker        33633                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total        33633                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker        33633                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total        33633                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker        11211                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total        11211                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker        11211                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total        11211                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            3                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker            3                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total            3                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker        35631                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total        35631                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker        11877                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total        11877                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker            3                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total            3                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker        33633                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total        33633                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker        11211                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total        11211                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            2                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            6                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            5                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     1.200000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.125000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.125000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            2                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.125000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses            9                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            9                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.demandHits::cpu.mmu.dtb.walker            6                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.inst             4                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data             4                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total               14                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.mmu.dtb.walker            6                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.inst            4                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data            4                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total              14                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.inst           40                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data           96                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total            139                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.mmu.itb.walker            3                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst           40                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data           96                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total           139                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.mmu.itb.walker        29970                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.inst      2774556                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data      1407591                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total      4212117                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.mmu.itb.walker        29970                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst      2774556                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data      1407591                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total      4212117                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.mmu.dtb.walker            6                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.inst           44                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data          100                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total          153                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.mmu.dtb.walker            6                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst           44                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data          100                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total          153                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.inst     0.909091                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.960000                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.908497                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst     0.909091                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.960000                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.908497                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.mmu.itb.walker         9990                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.inst 69363.900000                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 14662.406250                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::total        30303                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.mmu.itb.walker         9990                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst 69363.900000                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 14662.406250                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::total        30303                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks          152                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total              152                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.inst           40                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data           96                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total          139                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst           40                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data           96                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total          139                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrUncacheable::cpu.data       409851                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.overallMshrUncacheable::total       409851                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.mmu.itb.walker        20979                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst      2654676                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data      1119879                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total      3795534                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.mmu.itb.walker        20979                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst      2654676                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data      1119879                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total      3795534                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::cpu.data  93386675178                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::total  93386675178                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.inst     0.909091                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.960000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.908497                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst     0.909091                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.960000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.908497                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker         6993                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst 66366.900000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data 11665.406250                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total        27306                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker         6993                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst 66366.900000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data 11665.406250                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total        27306                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::cpu.data 227855.184391                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::total 227855.184391                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.l2cache.replacements                   154                       # number of replacements (Count)
system.cpu.l2cache.CleanInvalidReq.missLatency::cpu.data        50949                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.missLatency::total        50949                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.mshrMisses::cpu.data            2                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMisses::total            2                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::cpu.data        44955                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::total        44955                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::cpu.data 22477.500000                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::total 22477.500000                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.hits::cpu.inst            4                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.hits::total            4                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.misses::cpu.inst           40                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total           40                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::cpu.inst      2774556                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total      2774556                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::cpu.inst           44                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total           44                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::cpu.inst     0.909091                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total     0.909091                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 69363.900000                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total 69363.900000                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrMisses::cpu.inst           40                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total           40                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst      2654676                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total      2654676                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.909091                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total     0.909091                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 66366.900000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total 66366.900000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::cpu.data            1                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total            1                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data           74                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total           74                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data       739260                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total       739260                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.data           75                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total           75                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.986667                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.986667                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data         9990                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total         9990                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data           74                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total           74                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data       517482                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total       517482                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.986667                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.986667                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data         6993                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total         6993                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.mshrUncacheable::cpu.data       409741                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrUncacheable::total       409741                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::cpu.data  93386675178                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::total  93386675178                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::cpu.data 227916.354912                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::total 227916.354912                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.mmu.dtb.walker            6                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.data            3                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total            9                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data           22                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total           25                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.mmu.itb.walker        29970                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data       668331                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total       698301                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.mmu.dtb.walker            6                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data           25                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total           34                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.880000                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.735294                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker         9990                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 30378.681818                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 27932.040000                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data           22                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total           25                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker        20979                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data       602397                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total       623376                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.880000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.735294                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker         6993                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 27381.681818                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 24935.040000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.hits::cpu.data            9                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::total            9                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.accesses::cpu.data            9                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total            9                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.WriteClean.hits::writebacks            2                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.hits::total            2                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.accesses::writebacks            2                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteClean.accesses::total            2                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::cpu.data          110                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::total          110                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WritebackClean.hits::writebacks           15                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.hits::total           15                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.accesses::writebacks           15                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackClean.accesses::total           15                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.hits::writebacks          104                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total          104                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks          104                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total          104                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         8191.999999                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs              127592                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs              8348                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs             15.284140                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks    19.983669                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.mmu.dtb.walker           23                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.mmu.itb.walker     2.994437                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst    97.968593                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data  8048.053300                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.002439                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.mmu.dtb.walker     0.002808                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.mmu.itb.walker     0.000366                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.011959                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.982428                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1024         8192                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::4         8188                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses              4748                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses             4748                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                 2154616                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1682109                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         1                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 9662192                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.toL2Bus.transDist::ReadReq          409741                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadResp         409820                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteReq            110                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteResp           110                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackDirty          256                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackClean           15                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteClean            2                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanEvict            6                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeReq            9                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeResp            9                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExReq            75                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExResp           75                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadCleanReq           44                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadSharedReq           35                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidReq            2                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidResp            2                       # Transaction distribution (Count)
system.cpu.toL2Bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port          103                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port       820026                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port            9                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port           18                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount::total             820156                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port         3776                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port       422724                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize::total              427396                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.snoops                         155                       # Total snoops (Count)
system.cpu.toL2Bus.snoopTraffic                  9792                       # Total snoop traffic (Byte)
system.cpu.toL2Bus.snoopFanout::samples        410170                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::mean         0.000022                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::stdev        0.004684                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::0              410161    100.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::1                   9      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::2                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::3                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::4                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::total          410170                       # Request fanout histogram (Count)
system.cpu.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.toL2Bus.reqLayer0.occupancy      136694169                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer0.occupancy         43956                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer1.occupancy     273028698                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer2.occupancy          2997                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer3.occupancy          5994                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.snoop_filter.totRequests          288                       # Total number of requests made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleRequests          139                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.totSnoops            3                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleSnoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                409741                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp               409741                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                  107                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                 107                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.com_1.pio       819696                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total       819696                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                   819696                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.com_1.pio       409848                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total       409848                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                    409848                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer10.occupancy           508180286                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy           819589000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu.mmu.itb.walker            3                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu.inst                      1                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu.data                     86                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                        90                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu.mmu.itb.walker            3                       # number of overall hits (Count)
system.l3.overallHits::cpu.inst                     1                       # number of overall hits (Count)
system.l3.overallHits::cpu.data                    86                       # number of overall hits (Count)
system.l3.overallHits::total                       90                       # number of overall hits (Count)
system.l3.demandMisses::cpu.inst                   39                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.data                   10                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                      49                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu.inst                  39                       # number of overall misses (Count)
system.l3.overallMisses::cpu.data                  10                       # number of overall misses (Count)
system.l3.overallMisses::total                     49                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu.inst         2582748                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.data          501498                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total            3084246                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu.inst        2582748                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.data         501498                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total           3084246                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.inst                 40                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.data                 96                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                   139                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.inst                40                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.data                96                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total                  139                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu.inst           0.975000                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.data           0.104167                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.352518                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu.inst          0.975000                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.data          0.104167                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.352518                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu.inst 66224.307692                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.data 50149.800000                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    62943.795918                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.inst 66224.307692                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.data 50149.800000                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   62943.795918                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks                    4                       # number of writebacks (Count)
system.l3.writebacks::total                         4                       # number of writebacks (Count)
system.l3.demandMshrMisses::cpu.inst               39                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.data               10                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total                  49                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu.inst              39                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.data              10                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total                 49                       # number of overall MSHR misses (Count)
system.l3.overallMshrUncacheable::cpu.data       409851                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::total        409851                       # number of overall MSHR uncacheable misses (Count)
system.l3.demandMshrMissLatency::cpu.inst      2381650                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.data       450006                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total        2831656                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.inst      2381650                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.data       450006                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total       2831656                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrUncacheableLatency::cpu.data  90044057465                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::total  90044057465                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.demandMshrMissRate::cpu.inst       0.975000                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.data       0.104167                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.352518                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu.inst      0.975000                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.data      0.104167                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.352518                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu.inst 61067.948718                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.data 45000.600000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 57788.897959                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.inst 61067.948718                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.data 45000.600000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 57788.897959                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::cpu.data 219699.494365                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::total 219699.494365                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.replacements                              4                       # number of replacements (Count)
system.l3.CleanInvalidReq.missLatency::cpu.data        39627                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.missLatency::total        39627                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.mshrMisses::cpu.data            2                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMisses::total            2                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMissLatency::cpu.data        29387                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissLatency::total        29387                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.avgMshrMissLatency::cpu.data 14693.500000                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMshrMissLatency::total 14693.500000                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu.data                 74                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                    74                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.accesses::cpu.data             74                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total                74                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadReq.mshrUncacheable::cpu.data       409741                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::total       409741                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheableLatency::cpu.data  90044057465                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::total  90044057465                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.avgMshrUncacheableLatency::cpu.data 219758.475391                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::total 219758.475391                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu.mmu.itb.walker            3                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu.inst              1                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu.data             12                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total                16                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu.inst           39                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.data           10                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total              49                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu.inst      2582748                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.data       501498                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total      3084246                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.inst           40                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.data           22                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total            65                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu.inst     0.975000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.data     0.454545                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.753846                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu.inst 66224.307692                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.data 50149.800000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 62943.795918                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrMisses::cpu.inst           39                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.data           10                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total           49                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu.inst      2381650                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.data       450006                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total      2831656                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu.inst     0.975000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.data     0.454545                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.753846                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.inst 61067.948718                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.data 45000.600000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 57788.897959                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.WriteClean.hits::writebacks               2                       # number of WriteClean hits (Count)
system.l3.WriteClean.hits::total                    2                       # number of WriteClean hits (Count)
system.l3.WriteClean.accesses::writebacks            2                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.accesses::total                2                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.mshrMisses::writebacks            2                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMisses::total              2                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMissRate::writebacks            1                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteClean.mshrMissRate::total            1                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteReq.mshrUncacheable::cpu.data          110                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::total          110                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WritebackDirty.hits::writebacks          152                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total              152                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks          152                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total          152                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 26642.968497                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                        48581                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                      26649                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       1.822995                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks       0.000694                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.mmu.dtb.walker            7                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.mmu.itb.walker            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.inst       447.969438                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.data     26184.998365                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.mmu.dtb.walker     0.000214                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.mmu.itb.walker     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.inst             0.013671                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.data             0.799103                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.813079                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          26643                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::4                26643                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024         0.813080                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                       4769                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                      4769                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        39.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000572466                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               26784                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                          49                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          6                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                        49                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        6                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      59.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                    49                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    6                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                      45                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::64                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::65                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::66                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::67                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::68                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::69                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::70                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::71                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::72                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::73                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::74                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::75                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::76                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::77                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::78                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::79                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::80                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::81                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::82                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::83                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::84                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::85                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::86                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::87                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::88                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::89                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::90                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::91                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::92                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::93                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::94                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::95                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::96                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::97                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::98                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::99                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::100                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::101                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::102                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::103                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::104                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::105                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::106                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::107                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::108                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::109                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::110                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::111                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::112                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::113                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::114                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::115                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::116                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::117                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::118                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::119                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::120                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::121                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::122                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::123                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::124                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::125                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::126                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::127                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::128                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::129                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::130                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::131                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::132                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::133                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::134                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::135                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::136                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::137                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::138                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::139                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::140                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::141                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::142                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::143                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::144                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::145                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::146                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::147                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::148                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::149                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::150                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::151                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::152                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::153                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::154                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::155                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::156                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::157                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::158                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::159                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::160                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::161                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::162                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::163                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::164                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::165                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::166                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::167                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::168                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::169                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::170                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::171                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::172                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::173                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::174                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::175                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                    3136                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                  384                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              30184.88126224                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              3696.10790966                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                     193683123                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    3521511.33                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst         2496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 24024.701412800718                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 3696.107909661649                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst           39                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks            6                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      1094195                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data       161592                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28056.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     16159.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst         2496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total           3136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         2496                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         2496                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks          384                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total          384                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst           39                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total              49                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks            6                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total              6                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst          24025                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data           6160                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total             30185                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst        24025                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total         24025                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks         3696                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total             3696                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks         3696                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst         24025                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data          6160                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total            33881                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                   45                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                  468647                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat                149940                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat            1255787                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10414.38                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27906.38                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                  31                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            68.89                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples           16                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean          188                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   134.781151                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   180.216166                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127            7     43.75%     43.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191            2     12.50%     56.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255            4     25.00%     81.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447            1      6.25%     87.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511            1      6.25%     93.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::704-767            1      6.25%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total           16                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                  2880                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                0.027721                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               68.89                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    43662.528000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    66341.452800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   189284.256000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 18486479057.353199                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 3835677143.189563                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 64874209884.008247                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  87196665372.810196                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   839.292408                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  99198583334                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4670400000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     24479872                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 18486479057.353199                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 3815284283.597551                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 64889878973.864243                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  87191642314.837402                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   839.244059                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  99223063206                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4670400000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.nvm.readBursts                     0                       # Number of NVM read bursts (Count)
system.mem_ctrls.nvm.writeBursts                    0                       # Number of NVM write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.totQLat                        0                       # Total ticks spent queuing (Tick)
system.mem_ctrls.nvm.totBusLat                      0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.nvm.totMemAccLat                   0                       # Total ticks spent from burst creation until serviced by the NVM (Tick)
system.mem_ctrls.nvm.avgQLat                      nan                       # Average queueing delay per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgBusLat                    nan                       # Average bus latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgMemAccLat                 nan                       # Average memory access latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgRdBW                     0.00                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.avgWrBW                     0.00                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.peakBW                   4266.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.nvm.busUtil                     0.00                       # NVM Data bus utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilRead                 0.00                       # NVM Data bus read utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilWrite                0.00                       # NVM Data bus write utilization in percentage (Ratio)
system.mem_ctrls.nvm.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq               409741                       # Transaction distribution (Count)
system.membus.transDist::ReadResp              409790                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 110                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                110                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty             4                       # Transaction distribution (Count)
system.membus.transDist::WriteClean                 2                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq             49                       # Transaction distribution (Count)
system.membus.transDist::CleanInvalidReq            2                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.bridge.cpu_side_port       819696                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.cpu.interrupts.pio            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port          106                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total       819808                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  819808                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.bridge.cpu_side_port       409848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.cpu.interrupts.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port         3520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total       413380                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   413380                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             409902                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   409902    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               409902                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           721576714                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy                7489                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer3.occupancy              109803                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy          819858213                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests             55                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            6                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.transDist::ReadReq              409741                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadResp             409806                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteReq                110                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteResp               110                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty          156                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteClean                2                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq                74                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp               74                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq            65                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidReq            2                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidResp            2                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port       820138                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port       428612                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                               4                       # Total snoops (Count)
system.tol3bus.snoopTraffic                       256                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples            409996                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                  409996    100.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total              409996                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 103893463206                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy          136717812                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy         409097675                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests           293                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests          154                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
