Protel Design System Design Rule Check
PCB File : D:\Project_2\Hardware\SmartSwitchV3\SmartSwitchV3.PcbDoc
Date     : 1/29/2023
Time     : 12:37:04 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=59.055mil) (InNetClass('TP')),(All)
   Violation between Clearance Constraint: (10.429mil < 59.055mil) Between Pad IC3-1(3708.189mil,2357.658mil) on Top Layer And Track (3708.189mil,2382.658mil)(3917.658mil,2382.658mil) on Top Layer 
   Violation between Clearance Constraint: (35.429mil < 59.055mil) Between Pad IC3-1(3708.189mil,2357.658mil) on Top Layer And Track (3708.189mil,2407.657mil)(3840.157mil,2407.657mil) on Top Layer 
   Violation between Clearance Constraint: (10.429mil < 59.055mil) Between Pad IC3-2(3708.189mil,2382.658mil) on Top Layer And Track (3708.189mil,2357.658mil)(3897.342mil,2357.658mil) on Top Layer 
   Violation between Clearance Constraint: (10.429mil < 59.055mil) Between Pad IC3-2(3708.189mil,2382.658mil) on Top Layer And Track (3708.189mil,2407.657mil)(3840.157mil,2407.657mil) on Top Layer 
   Violation between Clearance Constraint: (35.429mil < 59.055mil) Between Pad IC3-2(3708.189mil,2382.658mil) on Top Layer And Track (3708.189mil,2432.657mil)(3782.657mil,2432.657mil) on Top Layer 
   Violation between Clearance Constraint: (53.674mil < 59.055mil) Between Pad IC3-2(3708.189mil,2382.658mil) on Top Layer And Track (3782.657mil,2432.657mil)(3862.5mil,2512.5mil) on Top Layer 
   Violation between Clearance Constraint: (35.429mil < 59.055mil) Between Pad IC3-3(3708.189mil,2407.657mil) on Top Layer And Track (3708.189mil,2357.658mil)(3897.342mil,2357.658mil) on Top Layer 
   Violation between Clearance Constraint: (10.429mil < 59.055mil) Between Pad IC3-3(3708.189mil,2407.657mil) on Top Layer And Track (3708.189mil,2382.658mil)(3917.658mil,2382.658mil) on Top Layer 
   Violation between Clearance Constraint: (10.429mil < 59.055mil) Between Pad IC3-3(3708.189mil,2407.657mil) on Top Layer And Track (3708.189mil,2432.657mil)(3782.657mil,2432.657mil) on Top Layer 
   Violation between Clearance Constraint: (39.394mil < 59.055mil) Between Pad IC3-3(3708.189mil,2407.657mil) on Top Layer And Track (3782.657mil,2432.657mil)(3862.5mil,2512.5mil) on Top Layer 
   Violation between Clearance Constraint: (38.926mil < 59.055mil) Between Pad IC3-4(3708.189mil,2432.657mil) on Top Layer And Track (3547.5mil,2592.5mil)(3657.342mil,2482.658mil) on Top Layer 
   Violation between Clearance Constraint: (34.429mil < 59.055mil) Between Pad IC3-4(3708.189mil,2432.657mil) on Top Layer And Track (3657.342mil,2482.658mil)(3708.189mil,2482.658mil) on Top Layer 
   Violation between Clearance Constraint: (35.429mil < 59.055mil) Between Pad IC3-4(3708.189mil,2432.657mil) on Top Layer And Track (3708.189mil,2382.658mil)(3917.658mil,2382.658mil) on Top Layer 
   Violation between Clearance Constraint: (10.429mil < 59.055mil) Between Pad IC3-4(3708.189mil,2432.657mil) on Top Layer And Track (3708.189mil,2407.657mil)(3840.157mil,2407.657mil) on Top Layer 
   Violation between Clearance Constraint: (35.429mil < 59.055mil) Between Pad IC3-5(3708.189mil,2457.657mil) on Top Layer And Track (3708.189mil,2407.657mil)(3840.157mil,2407.657mil) on Top Layer 
   Violation between Clearance Constraint: (10.429mil < 59.055mil) Between Pad IC3-5(3708.189mil,2457.657mil) on Top Layer And Track (3708.189mil,2432.657mil)(3782.657mil,2432.657mil) on Top Layer 
   Violation between Clearance Constraint: (39.394mil < 59.055mil) Between Pad IC3-5(3708.189mil,2457.657mil) on Top Layer And Track (3782.657mil,2432.657mil)(3862.5mil,2512.5mil) on Top Layer 
   Violation between Clearance Constraint: (35.429mil < 59.055mil) Between Pad IC3-6(3708.189mil,2482.658mil) on Top Layer And Track (3708.189mil,2432.657mil)(3782.657mil,2432.657mil) on Top Layer 
   Violation between Clearance Constraint: (53.674mil < 59.055mil) Between Pad IC3-6(3708.189mil,2482.658mil) on Top Layer And Track (3782.657mil,2432.657mil)(3862.5mil,2512.5mil) on Top Layer 
   Violation between Clearance Constraint: (36mil < 59.055mil) Between Track (3657.342mil,2482.658mil)(3708.189mil,2482.658mil) on Top Layer And Track (3708.189mil,2432.657mil)(3782.657mil,2432.657mil) on Top Layer 
   Violation between Clearance Constraint: (12mil < 59.055mil) Between Track (3708.189mil,2357.658mil)(3897.342mil,2357.658mil) on Top Layer And Track (3708.189mil,2382.658mil)(3917.658mil,2382.658mil) on Top Layer 
   Violation between Clearance Constraint: (37mil < 59.055mil) Between Track (3708.189mil,2357.658mil)(3897.342mil,2357.658mil) on Top Layer And Track (3708.189mil,2407.657mil)(3840.157mil,2407.657mil) on Top Layer 
   Violation between Clearance Constraint: (37mil < 59.055mil) Between Track (3708.189mil,2357.658mil)(3897.342mil,2357.658mil) on Top Layer And Track (3840.157mil,2407.657mil)(3925mil,2492.5mil) on Top Layer 
   Violation between Clearance Constraint: (19.213mil < 59.055mil) Between Track (3708.189mil,2357.658mil)(3897.342mil,2357.658mil) on Top Layer And Track (3917.658mil,2382.658mil)(3980mil,2445mil) on Top Layer 
   Violation between Clearance Constraint: (12mil < 59.055mil) Between Track (3708.189mil,2382.658mil)(3917.658mil,2382.658mil) on Top Layer And Track (3708.189mil,2407.657mil)(3840.157mil,2407.657mil) on Top Layer 
   Violation between Clearance Constraint: (37mil < 59.055mil) Between Track (3708.189mil,2382.658mil)(3917.658mil,2382.658mil) on Top Layer And Track (3708.189mil,2432.657mil)(3782.657mil,2432.657mil) on Top Layer 
   Violation between Clearance Constraint: (12mil < 59.055mil) Between Track (3708.189mil,2382.658mil)(3917.658mil,2382.658mil) on Top Layer And Track (3897.342mil,2357.658mil)(3982.5mil,2272.5mil) on Top Layer 
   Violation between Clearance Constraint: (12mil < 59.055mil) Between Track (3708.189mil,2407.657mil)(3840.157mil,2407.657mil) on Top Layer And Track (3708.189mil,2432.657mil)(3782.657mil,2432.657mil) on Top Layer 
   Violation between Clearance Constraint: (12mil < 59.055mil) Between Track (3708.189mil,2407.657mil)(3840.157mil,2407.657mil) on Top Layer And Track (3782.657mil,2432.657mil)(3862.5mil,2512.5mil) on Top Layer 
   Violation between Clearance Constraint: (49.7mil < 59.055mil) Between Track (3708.189mil,2432.657mil)(3782.657mil,2432.657mil) on Top Layer And Track (3840.157mil,2407.657mil)(3925mil,2492.5mil) on Top Layer 
   Violation between Clearance Constraint: (45.336mil < 59.055mil) Between Track (3782.657mil,2432.657mil)(3862.5mil,2512.5mil) on Top Layer And Track (3840.157mil,2407.657mil)(3925mil,2492.5mil) on Top Layer 
   Violation between Clearance Constraint: (46mil < 59.055mil) Between Track (3782.657mil,2432.657mil)(3862.5mil,2512.5mil) on Top Layer And Track (3925mil,2492.5mil)(3925mil,3572.5mil) on Top Layer 
   Violation between Clearance Constraint: (41.836mil < 59.055mil) Between Track (3840.157mil,2407.657mil)(3925mil,2492.5mil) on Top Layer And Track (3862.5mil,2512.5mil)(3862.5mil,4530mil) on Top Layer 
   Violation between Clearance Constraint: (38.5mil < 59.055mil) Between Track (3840.157mil,2407.657mil)(3925mil,2492.5mil) on Top Layer And Track (3980mil,2445mil)(3980mil,2600mil) on Top Layer 
   Violation between Clearance Constraint: (42.5mil < 59.055mil) Between Track (3862.5mil,2512.5mil)(3862.5mil,4530mil) on Top Layer And Track (3925mil,3572.5mil)(4028.86mil,3676.36mil) on Top Layer 
   Violation between Clearance Constraint: (19.213mil < 59.055mil) Between Track (3897.342mil,2357.658mil)(3982.5mil,2272.5mil) on Top Layer And Track (3917.658mil,2382.658mil)(3980mil,2445mil) on Top Layer 
   Violation between Clearance Constraint: (35mil < 59.055mil) Between Track (3925mil,2492.5mil)(3925mil,3572.5mil) on Top Layer And Track (3980mil,2445mil)(3980mil,2600mil) on Top Layer 
   Violation between Clearance Constraint: (35mil < 59.055mil) Between Track (3925mil,2492.5mil)(3925mil,3572.5mil) on Top Layer And Track (3980mil,2600mil)(4100.652mil,2720.652mil) on Top Layer 
Rule Violations :38

Processing Rule : Clearance Constraint (Gap=20mil) (InNetClass('AC')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=5mil) (InNet('D_N')),(InNet('D_P'))
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=15mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=100mil) (Preferred=20mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (122.047mil > 100mil) Pad Designator8-10(1503.728mil,4645mil) on Multi-Layer Actual Hole Size = 122.047mil
   Violation between Hole Size Constraint: (122.047mil > 100mil) Pad Designator9-10(1503.728mil,1147.618mil) on Multi-Layer Actual Hole Size = 122.047mil
Rule Violations :2

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (8.858mil < 10mil) Between Pad Designator10-10(5055mil,4645mil) on Multi-Layer And Pad Designator10-2(4975.276mil,4645mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.487mil < 10mil) Between Pad Designator10-10(5055mil,4645mil) on Multi-Layer And Pad Designator10-2(4997.913mil,4589.882mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (9.174mil < 10mil) Between Pad Designator10-10(5055mil,4645mil) on Multi-Layer And Pad Designator10-2(4997.913mil,4701.102mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (9.843mil < 10mil) Between Pad Designator10-10(5055mil,4645mil) on Multi-Layer And Pad Designator10-2(5055mil,4564.291mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.858mil < 10mil) Between Pad Designator10-10(5055mil,4645mil) on Multi-Layer And Pad Designator10-2(5055mil,4724.724mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (7.903mil < 10mil) Between Pad Designator10-10(5055mil,4645mil) on Multi-Layer And Pad Designator10-2(5111.272mil,4589.882mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.857mil < 10mil) Between Pad Designator10-10(5055mil,4645mil) on Multi-Layer And Pad Designator10-2(5111.272mil,4701.474mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (7.874mil < 10mil) Between Pad Designator10-10(5055mil,4645mil) on Multi-Layer And Pad Designator10-2(5133.74mil,4645mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.858mil < 10mil) Between Pad Designator11-10(5056.228mil,1148.526mil) on Multi-Layer And Pad Designator11-2(4976.504mil,1148.526mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.487mil < 10mil) Between Pad Designator11-10(5056.228mil,1148.526mil) on Multi-Layer And Pad Designator11-2(4999.142mil,1093.408mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (9.174mil < 10mil) Between Pad Designator11-10(5056.228mil,1148.526mil) on Multi-Layer And Pad Designator11-2(4999.142mil,1204.629mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (9.843mil < 10mil) Between Pad Designator11-10(5056.228mil,1148.526mil) on Multi-Layer And Pad Designator11-2(5056.228mil,1067.818mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.858mil < 10mil) Between Pad Designator11-10(5056.228mil,1148.526mil) on Multi-Layer And Pad Designator11-2(5056.228mil,1228.251mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (7.903mil < 10mil) Between Pad Designator11-10(5056.228mil,1148.526mil) on Multi-Layer And Pad Designator11-2(5112.5mil,1093.408mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.857mil < 10mil) Between Pad Designator11-10(5056.228mil,1148.526mil) on Multi-Layer And Pad Designator11-2(5112.5mil,1205mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (7.874mil < 10mil) Between Pad Designator11-10(5056.228mil,1148.526mil) on Multi-Layer And Pad Designator11-2(5134.968mil,1148.526mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.858mil < 10mil) Between Pad Designator8-10(1503.728mil,4645mil) on Multi-Layer And Pad Designator8-2(1424.004mil,4645mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.487mil < 10mil) Between Pad Designator8-10(1503.728mil,4645mil) on Multi-Layer And Pad Designator8-2(1446.642mil,4589.882mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (9.174mil < 10mil) Between Pad Designator8-10(1503.728mil,4645mil) on Multi-Layer And Pad Designator8-2(1446.642mil,4701.102mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (9.843mil < 10mil) Between Pad Designator8-10(1503.728mil,4645mil) on Multi-Layer And Pad Designator8-2(1503.728mil,4564.291mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.858mil < 10mil) Between Pad Designator8-10(1503.728mil,4645mil) on Multi-Layer And Pad Designator8-2(1503.728mil,4724.724mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (7.903mil < 10mil) Between Pad Designator8-10(1503.728mil,4645mil) on Multi-Layer And Pad Designator8-2(1560mil,4589.882mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.857mil < 10mil) Between Pad Designator8-10(1503.728mil,4645mil) on Multi-Layer And Pad Designator8-2(1560mil,4701.474mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (7.874mil < 10mil) Between Pad Designator8-10(1503.728mil,4645mil) on Multi-Layer And Pad Designator8-2(1582.468mil,4645mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.858mil < 10mil) Between Pad Designator9-10(1503.728mil,1147.618mil) on Multi-Layer And Pad Designator9-2(1424.004mil,1147.618mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.487mil < 10mil) Between Pad Designator9-10(1503.728mil,1147.618mil) on Multi-Layer And Pad Designator9-2(1446.642mil,1092.5mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (9.174mil < 10mil) Between Pad Designator9-10(1503.728mil,1147.618mil) on Multi-Layer And Pad Designator9-2(1446.642mil,1203.72mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (9.843mil < 10mil) Between Pad Designator9-10(1503.728mil,1147.618mil) on Multi-Layer And Pad Designator9-2(1503.728mil,1066.909mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.858mil < 10mil) Between Pad Designator9-10(1503.728mil,1147.618mil) on Multi-Layer And Pad Designator9-2(1503.728mil,1227.342mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (7.903mil < 10mil) Between Pad Designator9-10(1503.728mil,1147.618mil) on Multi-Layer And Pad Designator9-2(1560mil,1092.5mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.857mil < 10mil) Between Pad Designator9-10(1503.728mil,1147.618mil) on Multi-Layer And Pad Designator9-2(1560mil,1204.092mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (7.874mil < 10mil) Between Pad Designator9-10(1503.728mil,1147.618mil) on Multi-Layer And Pad Designator9-2(1582.468mil,1147.618mil) on Multi-Layer 
Rule Violations :32

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC3-1(3708.189mil,2357.658mil) on Top Layer And Pad IC3-2(3708.189mil,2382.658mil) on Top Layer [Top Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC3-10(3501.102mil,2507.657mil) on Top Layer And Pad IC3-11(3501.102mil,2482.657mil) on Top Layer [Top Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC3-11(3501.102mil,2482.657mil) on Top Layer And Pad IC3-12(3501.102mil,2457.657mil) on Top Layer [Top Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC3-13(3501.102mil,2432.657mil) on Top Layer And Pad IC3-14(3501.102mil,2407.657mil) on Top Layer [Top Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC3-14(3501.102mil,2407.657mil) on Top Layer And Pad IC3-15(3501.102mil,2382.657mil) on Top Layer [Top Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC3-2(3708.189mil,2382.658mil) on Top Layer And Pad IC3-3(3708.189mil,2407.657mil) on Top Layer [Top Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC3-4(3708.189mil,2432.657mil) on Top Layer And Pad IC3-5(3708.189mil,2457.657mil) on Top Layer [Top Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.859mil < 10mil) Between Pad IC3-5(3708.189mil,2457.657mil) on Top Layer And Pad IC3-6(3708.189mil,2482.658mil) on Top Layer [Top Solder] Mask Sliver [0.859mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC3-7(3708.189mil,2507.657mil) on Top Layer And Pad IC3-8(3708.189mil,2532.657mil) on Top Layer [Top Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.814mil < 10mil) Between Pad R19-1(2200mil,3185.001mil) on Bottom Layer And Via (2200mil,3232.5mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.814mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.814mil < 10mil) Between Pad R21-1(2200mil,2305.001mil) on Bottom Layer And Via (2200mil,2352.5mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.814mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-1(3749.646mil,1317.913mil) on Top Layer And Pad U3-2(3749.646mil,1367.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-10(3749.646mil,1767.914mil) on Top Layer And Pad U3-11(3749.646mil,1817.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-10(3749.646mil,1767.914mil) on Top Layer And Pad U3-9(3749.646mil,1717.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-12(3749.646mil,1867.913mil) on Top Layer And Pad U3-13(3749.646mil,1917.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-13(3749.646mil,1917.913mil) on Top Layer And Pad U3-14(3749.646mil,1967.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-15(3640mil,2007.284mil) on Top Layer And Pad U3-16(3590mil,2007.284mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-16(3590mil,2007.284mil) on Top Layer And Pad U3-17(3540mil,2007.284mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-17(3540mil,2007.284mil) on Top Layer And Pad U3-18(3490mil,2007.284mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-19(3440mil,2007.284mil) on Top Layer And Pad U3-20(3390mil,2007.284mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-20(3390mil,2007.284mil) on Top Layer And Pad U3-21(3340mil,2007.284mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-22(3290mil,2007.284mil) on Top Layer And Pad U3-23(3240mil,2007.284mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-23(3240mil,2007.284mil) on Top Layer And Pad U3-24(3190mil,2007.284mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-25(3080.354mil,1967.913mil) on Top Layer And Pad U3-26(3080.354mil,1917.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-26(3080.354mil,1917.913mil) on Top Layer And Pad U3-27(3080.354mil,1867.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-28(3080.354mil,1817.913mil) on Top Layer And Pad U3-29(3080.354mil,1767.914mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-29(3080.354mil,1767.914mil) on Top Layer And Pad U3-30(3080.354mil,1717.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-3(3749.646mil,1417.913mil) on Top Layer And Pad U3-4(3749.646mil,1467.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-31(3080.354mil,1667.913mil) on Top Layer And Pad U3-32(3080.354mil,1617.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-32(3080.354mil,1617.913mil) on Top Layer And Pad U3-33(3080.354mil,1567.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-34(3080.354mil,1517.913mil) on Top Layer And Pad U3-35(3080.354mil,1467.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-35(3080.354mil,1467.913mil) on Top Layer And Pad U3-36(3080.354mil,1417.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-37(3080.354mil,1367.913mil) on Top Layer And Pad U3-38(3080.354mil,1317.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-4(3749.646mil,1467.913mil) on Top Layer And Pad U3-5(3749.646mil,1517.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-6(3749.646mil,1567.913mil) on Top Layer And Pad U3-7(3749.646mil,1617.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U3-7(3749.646mil,1617.913mil) on Top Layer And Pad U3-8(3749.646mil,1667.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad USB2-2(1826.653mil,1170.315mil) on Top Layer And Pad USB2-3(1852.244mil,1170.315mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad USB2-3(1852.244mil,1170.315mil) on Top Layer And Pad USB2-4(1877.835mil,1170.315mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3172.5mil,1371.5mil) from Top Layer to Bottom Layer And Via (3172.5mil,1424.5mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
Rule Violations :39

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (3.748mil < 10mil) Between Arc (1495.5mil,1355mil) on Top Overlay And Pad Q1-1(1532.713mil,1355.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (1503.728mil,1147.618mil) on Top Overlay And Pad Designator9-10(1503.728mil,1147.618mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (1503.728mil,1147.618mil) on Top Overlay And Pad Designator9-10(1503.728mil,1147.618mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (1503.728mil,1147.618mil) on Top Overlay And Pad Designator9-10(1503.728mil,1147.618mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (1503.728mil,1147.618mil) on Top Overlay And Pad Designator9-10(1503.728mil,1147.618mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (1503.728mil,1147.618mil) on Top Overlay And Pad Designator9-10(1503.728mil,1147.618mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (1503.728mil,1147.618mil) on Top Overlay And Pad Designator9-10(1503.728mil,1147.618mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (1503.728mil,1147.618mil) on Top Overlay And Pad Designator9-10(1503.728mil,1147.618mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (1503.728mil,1147.618mil) on Top Overlay And Pad Designator9-10(1503.728mil,1147.618mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.257mil < 10mil) Between Arc (1783.37mil,1702.004mil) on Top Overlay And Pad U4-9(1734.764mil,1685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.258mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.322mil < 10mil) Between Arc (1785.339mil,1319.965mil) on Top Overlay And Pad U4-16(1734.764mil,1335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.322mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.226mil < 10mil) Between Arc (1908.594mil,1316.032mil) on Top Overlay And Pad U4-1(1955.236mil,1335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.226mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.603mil < 10mil) Between Arc (1908.594mil,1703.968mil) on Top Overlay And Pad U4-8(1955.236mil,1685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.603mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2370.63mil,4417.205mil) on Top Overlay And Pad L1-2(2311.575mil,4417.205mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2370.63mil,4692.795mil) on Top Overlay And Pad L1-4(2311.575mil,4692.795mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.039mil < 10mil) Between Arc (2441.181mil,2276.26mil) on Top Overlay And Pad RL4-5(2440mil,2355mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.039mil < 10mil) Between Arc (2441.181mil,3152.401mil) on Top Overlay And Pad RL2-5(2440mil,3231.142mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2449.37mil,4417.205mil) on Top Overlay And Pad L1-1(2508.425mil,4417.205mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Arc (2620mil,4135mil) on Top Overlay And Pad D2-1(2620mil,4135mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (5055mil,4645mil) on Top Overlay And Pad Designator10-10(5055mil,4645mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (5055mil,4645mil) on Top Overlay And Pad Designator10-10(5055mil,4645mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (5055mil,4645mil) on Top Overlay And Pad Designator10-10(5055mil,4645mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (5055mil,4645mil) on Top Overlay And Pad Designator10-10(5055mil,4645mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (5055mil,4645mil) on Top Overlay And Pad Designator10-10(5055mil,4645mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (5055mil,4645mil) on Top Overlay And Pad Designator10-10(5055mil,4645mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (5055mil,4645mil) on Top Overlay And Pad Designator10-10(5055mil,4645mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (5055mil,4645mil) on Top Overlay And Pad Designator10-10(5055mil,4645mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (5056.228mil,1148.526mil) on Top Overlay And Pad Designator11-10(5056.228mil,1148.526mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (5056.228mil,1148.526mil) on Top Overlay And Pad Designator11-10(5056.228mil,1148.526mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (5056.228mil,1148.526mil) on Top Overlay And Pad Designator11-10(5056.228mil,1148.526mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (5056.228mil,1148.526mil) on Top Overlay And Pad Designator11-10(5056.228mil,1148.526mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (5056.228mil,1148.526mil) on Top Overlay And Pad Designator11-10(5056.228mil,1148.526mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (5056.228mil,1148.526mil) on Top Overlay And Pad Designator11-10(5056.228mil,1148.526mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (5056.228mil,1148.526mil) on Top Overlay And Pad Designator11-10(5056.228mil,1148.526mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (5056.228mil,1148.526mil) on Top Overlay And Pad Designator11-10(5056.228mil,1148.526mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad B1-1(2406.614mil,1077.5mil) on Top Layer And Track (2200mil,1027.5mil)(2440mil,1027.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad B1-1(2406.614mil,1077.5mil) on Top Layer And Track (2200mil,1127.5mil)(2440mil,1127.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.795mil < 10mil) Between Pad B1-1(2406.614mil,1077.5mil) on Top Layer And Track (2440mil,1027.5mil)(2440mil,1127.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.795mil < 10mil) Between Pad B1-2(2233.386mil,1077.5mil) on Top Layer And Track (2200mil,1027.5mil)(2200mil,1127.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad B1-2(2233.386mil,1077.5mil) on Top Layer And Track (2200mil,1027.5mil)(2440mil,1027.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad B1-2(2233.386mil,1077.5mil) on Top Layer And Track (2200mil,1127.5mil)(2440mil,1127.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad B2-1(2758.228mil,1077.5mil) on Top Layer And Track (2551.614mil,1027.5mil)(2791.614mil,1027.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad B2-1(2758.228mil,1077.5mil) on Top Layer And Track (2551.614mil,1127.5mil)(2791.614mil,1127.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.795mil < 10mil) Between Pad B2-1(2758.228mil,1077.5mil) on Top Layer And Track (2791.614mil,1027.5mil)(2791.614mil,1127.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.795mil < 10mil) Between Pad B2-2(2585mil,1077.5mil) on Top Layer And Track (2551.614mil,1027.5mil)(2551.614mil,1127.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad B2-2(2585mil,1077.5mil) on Top Layer And Track (2551.614mil,1027.5mil)(2791.614mil,1027.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad B2-2(2585mil,1077.5mil) on Top Layer And Track (2551.614mil,1127.5mil)(2791.614mil,1127.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C11-2(2087.5mil,1580mil) on Top Layer And Track (2054.5mil,1465.002mil)(2054.5mil,1605.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C11-2(2087.5mil,1580mil) on Top Layer And Track (2054.5mil,1605.002mil)(2121.5mil,1605.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C11-2(2087.5mil,1580mil) on Top Layer And Track (2062.5mil,1518mil)(2062.5mil,1552mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C11-2(2087.5mil,1580mil) on Top Layer And Track (2112.5mil,1518mil)(2112.5mil,1552mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C11-2(2087.5mil,1580mil) on Top Layer And Track (2121.5mil,1465.002mil)(2121.5mil,1605.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-2(3485mil,4330mil) on Multi-Layer And Track (3385mil,4170mil)(3575mil,4360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-2(3485mil,4330mil) on Multi-Layer And Track (3385mil,4215mil)(3565mil,4395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-2(3485mil,4330mil) on Multi-Layer And Track (3385mil,4260mil)(3550mil,4425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.676mil < 10mil) Between Pad C1-2(3485mil,4330mil) on Multi-Layer And Track (3385mil,4305mil)(3530mil,4450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.676mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C12-2(2630mil,2707.501mil) on Top Layer And Track (2604.998mil,2674.501mil)(2604.998mil,2741.501mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C12-2(2630mil,2707.501mil) on Top Layer And Track (2604.998mil,2674.501mil)(2744.998mil,2674.501mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C12-2(2630mil,2707.501mil) on Top Layer And Track (2604.998mil,2741.501mil)(2744.999mil,2741.501mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C12-2(2630mil,2707.501mil) on Top Layer And Track (2658mil,2682.5mil)(2692mil,2682.501mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C12-2(2630mil,2707.501mil) on Top Layer And Track (2658mil,2732.501mil)(2692mil,2732.501mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C14-1(2629.997mil,2240mil) on Top Layer And Track (2604.998mil,2206mil)(2604.998mil,2273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C14-1(2629.997mil,2240mil) on Top Layer And Track (2604.998mil,2206mil)(2744.998mil,2206mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C14-1(2629.997mil,2240mil) on Top Layer And Track (2604.998mil,2273mil)(2744.998mil,2273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C14-1(2629.997mil,2240mil) on Top Layer And Track (2657.997mil,2215mil)(2691.997mil,2215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C14-1(2629.997mil,2240mil) on Top Layer And Track (2657.997mil,2265mil)(2691.996mil,2265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C14-2(2719.997mil,2240mil) on Top Layer And Track (2604.998mil,2206mil)(2744.998mil,2206mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C14-2(2719.997mil,2240mil) on Top Layer And Track (2604.998mil,2273mil)(2744.998mil,2273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C14-2(2719.997mil,2240mil) on Top Layer And Track (2657.997mil,2215mil)(2691.997mil,2215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C14-2(2719.997mil,2240mil) on Top Layer And Track (2657.997mil,2265mil)(2691.996mil,2265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C14-2(2719.997mil,2240mil) on Top Layer And Track (2744.998mil,2206mil)(2744.998mil,2273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C15-1(2629.997mil,2155mil) on Top Layer And Track (2604.998mil,2121mil)(2604.998mil,2188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C15-1(2629.997mil,2155mil) on Top Layer And Track (2604.998mil,2121mil)(2744.998mil,2121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C15-1(2629.997mil,2155mil) on Top Layer And Track (2604.998mil,2188mil)(2744.998mil,2188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C15-1(2629.997mil,2155mil) on Top Layer And Track (2657.997mil,2130mil)(2691.997mil,2130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C15-1(2629.997mil,2155mil) on Top Layer And Track (2657.997mil,2180mil)(2691.997mil,2180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C15-2(2719.997mil,2155mil) on Top Layer And Track (2604.998mil,2121mil)(2744.998mil,2121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C15-2(2719.997mil,2155mil) on Top Layer And Track (2604.998mil,2188mil)(2744.998mil,2188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C15-2(2719.997mil,2155mil) on Top Layer And Track (2657.997mil,2130mil)(2691.997mil,2130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C15-2(2719.997mil,2155mil) on Top Layer And Track (2657.997mil,2180mil)(2691.997mil,2180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C15-2(2719.997mil,2155mil) on Top Layer And Track (2744.998mil,2121mil)(2744.998mil,2188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C16-1(4277.5mil,4692.5mil) on Top Layer And Track (4172.14mil,4635.223mil)(4271.135mil,4734.218mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C16-1(4277.5mil,4692.5mil) on Top Layer And Track (4215.982mil,4666.337mil)(4240.023mil,4690.379mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C16-1(4277.5mil,4692.5mil) on Top Layer And Track (4219.516mil,4587.847mil)(4318.511mil,4686.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C16-1(4277.5mil,4692.5mil) on Top Layer And Track (4251.337mil,4630.982mil)(4275.379mil,4655.023mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C16-1(4277.5mil,4692.5mil) on Top Layer And Track (4271.135mil,4734.218mil)(4318.511mil,4686.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C17-1(4277.5mil,3740mil) on Top Layer And Track (4172.14mil,3682.723mil)(4271.135mil,3781.718mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C17-1(4277.5mil,3740mil) on Top Layer And Track (4215.982mil,3713.837mil)(4240.023mil,3737.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C17-1(4277.5mil,3740mil) on Top Layer And Track (4219.516mil,3635.347mil)(4318.511mil,3734.342mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C17-1(4277.5mil,3740mil) on Top Layer And Track (4251.337mil,3678.482mil)(4275.379mil,3702.523mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C17-1(4277.5mil,3740mil) on Top Layer And Track (4271.135mil,3781.718mil)(4318.511mil,3734.342mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C17-2(4213.86mil,3676.36mil) on Top Layer And Track (4172.14mil,3682.723mil)(4219.516mil,3635.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C17-2(4213.86mil,3676.36mil) on Top Layer And Track (4172.14mil,3682.723mil)(4271.135mil,3781.718mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C17-2(4213.86mil,3676.36mil) on Top Layer And Track (4215.982mil,3713.837mil)(4240.023mil,3737.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C17-2(4213.86mil,3676.36mil) on Top Layer And Track (4219.516mil,3635.347mil)(4318.511mil,3734.342mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C17-2(4213.86mil,3676.36mil) on Top Layer And Track (4251.337mil,3678.482mil)(4275.379mil,3702.523mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C19-1(3345mil,2500mil) on Top Layer And Track (3312mil,2475.002mil)(3379mil,2475.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C19-1(3345mil,2500mil) on Top Layer And Track (3312mil,2615.002mil)(3312mil,2475.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C19-1(3345mil,2500mil) on Top Layer And Track (3320mil,2528mil)(3320mil,2562mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C19-1(3345mil,2500mil) on Top Layer And Track (3370mil,2528mil)(3370mil,2562mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C19-1(3345mil,2500mil) on Top Layer And Track (3379mil,2475.001mil)(3379mil,2615.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C20-2(4215mil,2720mil) on Top Layer And Track (4173.279mil,2726.363mil)(4220.656mil,2678.987mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C20-2(4215mil,2720mil) on Top Layer And Track (4173.279mil,2726.363mil)(4272.275mil,2825.358mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C20-2(4215mil,2720mil) on Top Layer And Track (4217.121mil,2757.477mil)(4241.163mil,2781.518mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C20-2(4215mil,2720mil) on Top Layer And Track (4220.656mil,2678.987mil)(4319.651mil,2777.981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C20-2(4215mil,2720mil) on Top Layer And Track (4252.477mil,2722.121mil)(4276.518mil,2746.163mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-1(3060mil,4280mil) on Multi-Layer And Track (2795mil,4245mil)(3025mil,4245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-1(3060mil,4280mil) on Multi-Layer And Track (2795mil,4315mil)(3025mil,4315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C21-1(4278.64mil,1823.64mil) on Top Layer And Track (4173.279mil,1766.363mil)(4272.275mil,1865.358mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C21-1(4278.64mil,1823.64mil) on Top Layer And Track (4217.121mil,1797.477mil)(4241.163mil,1821.518mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C21-1(4278.64mil,1823.64mil) on Top Layer And Track (4220.656mil,1718.987mil)(4319.651mil,1817.982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C21-1(4278.64mil,1823.64mil) on Top Layer And Track (4252.477mil,1762.121mil)(4276.518mil,1786.163mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C21-1(4278.64mil,1823.64mil) on Top Layer And Track (4272.275mil,1865.358mil)(4319.651mil,1817.982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C21-2(4215mil,1760mil) on Top Layer And Track (4173.279mil,1766.363mil)(4220.656mil,1718.987mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C21-2(4215mil,1760mil) on Top Layer And Track (4173.279mil,1766.363mil)(4272.275mil,1865.358mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C21-2(4215mil,1760mil) on Top Layer And Track (4217.121mil,1797.477mil)(4241.163mil,1821.518mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C21-2(4215mil,1760mil) on Top Layer And Track (4220.656mil,1718.987mil)(4319.651mil,1817.982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C21-2(4215mil,1760mil) on Top Layer And Track (4252.477mil,1762.121mil)(4276.518mil,1786.163mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-2(2760mil,4280mil) on Multi-Layer And Track (2795mil,4245mil)(3025mil,4245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-2(2760mil,4280mil) on Multi-Layer And Track (2795mil,4315mil)(3025mil,4315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-2(3125.541mil,3297.3mil) on Multi-Layer And Track (3056.644mil,3171.3mil)(3209.644mil,3324.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-2(3125.541mil,3297.3mil) on Multi-Layer And Track (3056.644mil,3211.3mil)(3201.644mil,3356.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-2(3125.541mil,3297.3mil) on Multi-Layer And Track (3056.644mil,3251.3mil)(3187.644mil,3382.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-2(3125.541mil,3297.3mil) on Multi-Layer And Track (3056.644mil,3292.3mil)(3169.644mil,3405.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-2(2717.7mil,2980.541mil) on Multi-Layer And Track (2609.7mil,3024.644mil)(2722.7mil,2911.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-2(2717.7mil,2980.541mil) on Multi-Layer And Track (2632.7mil,3042.644mil)(2763.7mil,2911.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-2(2717.7mil,2980.541mil) on Multi-Layer And Track (2658.7mil,3056.644mil)(2803.7mil,2911.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-2(2717.7mil,2980.541mil) on Multi-Layer And Track (2690.7mil,3064.644mil)(2843.7mil,2911.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-1(1805mil,4225mil) on Multi-Layer And Track (1840mil,4190mil)(2070mil,4190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-1(1805mil,4225mil) on Multi-Layer And Track (1840mil,4260mil)(2070mil,4260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-2(2105mil,4225mil) on Multi-Layer And Track (1840mil,4190mil)(2070mil,4190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-2(2105mil,4225mil) on Multi-Layer And Track (1840mil,4260mil)(2070mil,4260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C7-1(3481mil,3040.003mil) on Top Layer And Track (3447mil,2925.002mil)(3447mil,3065.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C7-1(3481mil,3040.003mil) on Top Layer And Track (3447mil,3065.002mil)(3514mil,3065.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C7-1(3481mil,3040.003mil) on Top Layer And Track (3456mil,2978.003mil)(3456mil,3012.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C7-1(3481mil,3040.003mil) on Top Layer And Track (3506mil,2978.003mil)(3506mil,3012.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C7-1(3481mil,3040.003mil) on Top Layer And Track (3514mil,2925.002mil)(3514mil,3065.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C7-2(3481mil,2950.003mil) on Top Layer And Track (3447mil,2925.002mil)(3447mil,3065.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C7-2(3481mil,2950.003mil) on Top Layer And Track (3447mil,2925.002mil)(3514mil,2925.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C7-2(3481mil,2950.003mil) on Top Layer And Track (3456mil,2978.003mil)(3456mil,3012.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C7-2(3481mil,2950.003mil) on Top Layer And Track (3506mil,2978.003mil)(3506mil,3012.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C7-2(3481mil,2950.003mil) on Top Layer And Track (3514mil,2925.002mil)(3514mil,3065.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C9-2(3427.5mil,1460mil) on Bottom Layer And Track (3393.5mil,1345.002mil)(3393.5mil,1485.002mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C9-2(3427.5mil,1460mil) on Bottom Layer And Track (3393.5mil,1485.002mil)(3460.5mil,1485.002mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C9-2(3427.5mil,1460mil) on Bottom Layer And Track (3402.5mil,1398mil)(3402.5mil,1432mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C9-2(3427.5mil,1460mil) on Bottom Layer And Track (3452.5mil,1398mil)(3452.5mil,1432mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C9-2(3427.5mil,1460mil) on Bottom Layer And Track (3460.5mil,1345.002mil)(3460.5mil,1485.002mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.511mil < 10mil) Between Pad D1-1(2647.396mil,3396.518mil) on Top Layer And Track (2565.188mil,3379.364mil)(2577.159mil,3391.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.511mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.98mil < 10mil) Between Pad D1-1(2647.396mil,3396.518mil) on Top Layer And Track (2577.159mil,3391.335mil)(2665.964mil,3480.141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.98mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad D1-2(2779.062mil,3267.68mil) on Top Layer And Track (2690.529mil,3254.39mil)(2790.939mil,3354.799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.776mil < 10mil) Between Pad D1-2(2779.062mil,3267.68mil) on Top Layer And Track (2763.178mil,3181.374mil)(2863.954mil,3282.151mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.776mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-1(2620mil,4135mil) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-1(2620mil,4135mil) on Multi-Layer And Track (2570mil,4170mil)(2660mil,4170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.515mil < 10mil) Between Pad D2-1(2620mil,4135mil) on Multi-Layer And Track (2620mil,4210mil)(2660mil,4170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.515mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(2615mil,4240mil) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(2615mil,4240mil) on Multi-Layer And Track (2570mil,4170mil)(2610mil,4210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(2615mil,4240mil) on Multi-Layer And Track (2570mil,4210mil)(2660mil,4210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(2615mil,4240mil) on Multi-Layer And Track (2610mil,4210mil)(2620mil,4210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(2615mil,4240mil) on Multi-Layer And Track (2615mil,4210mil)(2615mil,4220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(2615mil,4240mil) on Multi-Layer And Track (2620mil,4210mil)(2660mil,4170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D4-1(2325mil,3001.26mil) on Bottom Layer And Track (2325mil,3060.315mil)(2325mil,3068.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D4-2(2325mil,3158.74mil) on Bottom Layer And Track (2260mil,3220mil)(2315mil,3220mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D4-2(2325mil,3158.74mil) on Bottom Layer And Track (2305.315mil,3068.189mil)(2325mil,3095.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D4-2(2325mil,3158.74mil) on Bottom Layer And Track (2305.315mil,3095.748mil)(2344.685mil,3095.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D4-2(2325mil,3158.74mil) on Bottom Layer And Track (2315mil,3220mil)(2315mil,3227.638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D4-2(2325mil,3158.74mil) on Bottom Layer And Track (2325mil,3095.748mil)(2325mil,3099.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D4-2(2325mil,3158.74mil) on Bottom Layer And Track (2325mil,3095.748mil)(2340.748mil,3068.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D4-2(2325mil,3158.74mil) on Bottom Layer And Track (2335mil,3220mil)(2335mil,3227.638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D4-2(2325mil,3158.74mil) on Bottom Layer And Track (2335mil,3220mil)(2390mil,3220mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D6-1(2325mil,2121.26mil) on Bottom Layer And Track (2325mil,2180.315mil)(2325mil,2188.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D6-2(2325mil,2278.74mil) on Bottom Layer And Track (2260mil,2340mil)(2315mil,2340mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D6-2(2325mil,2278.74mil) on Bottom Layer And Track (2305.315mil,2188.189mil)(2325mil,2215.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D6-2(2325mil,2278.74mil) on Bottom Layer And Track (2305.315mil,2215.748mil)(2344.685mil,2215.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D6-2(2325mil,2278.74mil) on Bottom Layer And Track (2315mil,2340mil)(2315mil,2347.638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D6-2(2325mil,2278.74mil) on Bottom Layer And Track (2325mil,2215.748mil)(2325mil,2219.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D6-2(2325mil,2278.74mil) on Bottom Layer And Track (2325mil,2215.748mil)(2340.748mil,2188.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D6-2(2325mil,2278.74mil) on Bottom Layer And Track (2335mil,2340mil)(2335mil,2347.638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D6-2(2325mil,2278.74mil) on Bottom Layer And Track (2335mil,2340mil)(2390mil,2340mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-3(3610mil,3845mil) on Multi-Layer And Track (3575mil,3595mil)(3575mil,3995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-8(3310mil,3645mil) on Multi-Layer And Track (3345mil,3595mil)(3345mil,3995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-1(2508.425mil,4417.205mil) on Multi-Layer And Track (2489.904mil,4417.205mil)(2508.425mil,4417.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-2(2311.575mil,4417.205mil) on Multi-Layer And Track (2311.575mil,4417.205mil)(2331.655mil,4417.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-4(2311.575mil,4692.795mil) on Multi-Layer And Track (2311.575mil,4692.795mil)(2330.096mil,4692.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L2-1(3075.905mil,3035.236mil) on Top Layer And Track (2932.205mil,3056.89mil)(3036.535mil,3056.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L2-1(3075.905mil,3035.236mil) on Top Layer And Track (3115.276mil,3056.89mil)(3219.606mil,3056.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L2-2(3075.905mil,2791.142mil) on Top Layer And Track (2932.205mil,2769.488mil)(3036.535mil,2769.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L2-2(3075.905mil,2791.142mil) on Top Layer And Track (3115.276mil,2769.488mil)(3219.606mil,2769.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-1(3391.5mil,2865mil) on Top Layer And Track (3356.5mil,2775mil)(3356.5mil,2865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-1(3391.5mil,2865mil) on Top Layer And Track (3356.5mil,2865mil)(3361.5mil,2865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-1(3391.5mil,2865mil) on Top Layer And Track (3421.5mil,2865mil)(3426.5mil,2865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-1(3391.5mil,2865mil) on Top Layer And Track (3426.5mil,2775mil)(3426.5mil,2865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-2(3391.5mil,2775mil) on Top Layer And Track (3356.5mil,2775mil)(3356.5mil,2865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-2(3391.5mil,2775mil) on Top Layer And Track (3356.5mil,2775mil)(3361.5mil,2775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-2(3391.5mil,2775mil) on Top Layer And Track (3421.5mil,2775mil)(3426.5mil,2775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-2(3391.5mil,2775mil) on Top Layer And Track (3426.5mil,2775mil)(3426.5mil,2865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-1(4082.5mil,1512.5mil) on Top Layer And Track (4047.5mil,1422.5mil)(4047.5mil,1512.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-1(4082.5mil,1512.5mil) on Top Layer And Track (4047.5mil,1512.5mil)(4052.5mil,1512.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-1(4082.5mil,1512.5mil) on Top Layer And Track (4112.5mil,1512.5mil)(4117.5mil,1512.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-1(4082.5mil,1512.5mil) on Top Layer And Track (4117.5mil,1422.5mil)(4117.5mil,1512.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-2(4082.5mil,1422.5mil) on Top Layer And Track (4047.5mil,1422.5mil)(4047.5mil,1512.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-2(4082.5mil,1422.5mil) on Top Layer And Track (4047.5mil,1422.5mil)(4052.5mil,1422.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-2(4082.5mil,1422.5mil) on Top Layer And Track (4112.5mil,1422.5mil)(4117.5mil,1422.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-2(4082.5mil,1422.5mil) on Top Layer And Track (4117.5mil,1422.5mil)(4117.5mil,1512.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-1(4085mil,2372.5mil) on Top Layer And Track (4050mil,2372.5mil)(4050mil,2462.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-1(4085mil,2372.5mil) on Top Layer And Track (4050mil,2372.5mil)(4055mil,2372.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-1(4085mil,2372.5mil) on Top Layer And Track (4115mil,2372.5mil)(4120mil,2372.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-1(4085mil,2372.5mil) on Top Layer And Track (4120mil,2372.5mil)(4120mil,2462.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-2(4085mil,2462.5mil) on Top Layer And Track (4050mil,2372.5mil)(4050mil,2462.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-2(4085mil,2462.5mil) on Top Layer And Track (4050mil,2462.5mil)(4055mil,2462.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-2(4085mil,2462.5mil) on Top Layer And Track (4115mil,2462.5mil)(4120mil,2462.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-2(4085mil,2462.5mil) on Top Layer And Track (4120mil,2372.5mil)(4120mil,2462.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-1(4085mil,3332.5mil) on Top Layer And Track (4050mil,3332.5mil)(4050mil,3422.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-1(4085mil,3332.5mil) on Top Layer And Track (4050mil,3332.5mil)(4055mil,3332.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-1(4085mil,3332.5mil) on Top Layer And Track (4115mil,3332.5mil)(4120mil,3332.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-1(4085mil,3332.5mil) on Top Layer And Track (4120mil,3332.5mil)(4120mil,3422.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-2(4085mil,3422.5mil) on Top Layer And Track (4050mil,3332.5mil)(4050mil,3422.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-2(4085mil,3422.5mil) on Top Layer And Track (4050mil,3422.5mil)(4055mil,3422.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-2(4085mil,3422.5mil) on Top Layer And Track (4115mil,3422.5mil)(4120mil,3422.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-2(4085mil,3422.5mil) on Top Layer And Track (4120mil,3332.5mil)(4120mil,3422.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED5-1(4085mil,4285mil) on Top Layer And Track (4050mil,4285mil)(4050mil,4375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED5-1(4085mil,4285mil) on Top Layer And Track (4050mil,4285mil)(4055mil,4285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED5-1(4085mil,4285mil) on Top Layer And Track (4115mil,4285mil)(4120mil,4285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED5-1(4085mil,4285mil) on Top Layer And Track (4120mil,4285mil)(4120mil,4375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED5-2(4085mil,4375mil) on Top Layer And Track (4050mil,4285mil)(4050mil,4375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED5-2(4085mil,4375mil) on Top Layer And Track (4050mil,4375mil)(4055mil,4375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED5-2(4085mil,4375mil) on Top Layer And Track (4115mil,4375mil)(4120mil,4375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED5-2(4085mil,4375mil) on Top Layer And Track (4120mil,4285mil)(4120mil,4375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.366mil < 10mil) Between Pad Q1-1(1532.713mil,1355.598mil) on Top Layer And Track (1431.5mil,1334mil)(1528.5mil,1334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(1532.713mil,1355.598mil) on Top Layer And Track (1528.5mil,1334mil)(1528.5mil,1452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.768mil < 10mil) Between Pad Q1-2(1532.5mil,1430mil) on Top Layer And Track (1431.5mil,1452mil)(1528.5mil,1452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-2(1532.5mil,1430mil) on Top Layer And Track (1528.5mil,1334mil)(1528.5mil,1452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q2-3(1434.074mil,1557.402mil) on Top Layer And Track (1431.287mil,1498.402mil)(1431.287mil,1616.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R10-1(2367.501mil,1182.5mil) on Top Layer And Track (2252.5mil,1149.5mil)(2392.5mil,1149.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R10-1(2367.501mil,1182.5mil) on Top Layer And Track (2252.5mil,1216.5mil)(2392.5mil,1216.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-1(2367.501mil,1182.5mil) on Top Layer And Track (2305.502mil,1157.5mil)(2339.501mil,1157.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-1(2367.501mil,1182.5mil) on Top Layer And Track (2305.502mil,1207.5mil)(2339.502mil,1207.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R10-1(2367.501mil,1182.5mil) on Top Layer And Track (2392.5mil,1216.5mil)(2392.5mil,1149.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.983mil < 10mil) Between Pad R1-1(2825mil,4120mil) on Multi-Layer And Track (2875mil,4120mil)(2930mil,4120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-1(2715.001mil,1182.5mil) on Top Layer And Track (2600mil,1149.5mil)(2740mil,1149.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-1(2715.001mil,1182.5mil) on Top Layer And Track (2600mil,1216.5mil)(2740mil,1216.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-1(2715.001mil,1182.5mil) on Top Layer And Track (2653.001mil,1157.5mil)(2687.002mil,1157.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-1(2715.001mil,1182.5mil) on Top Layer And Track (2653.002mil,1207.5mil)(2687.002mil,1207.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R11-1(2715.001mil,1182.5mil) on Top Layer And Track (2740mil,1216.5mil)(2740mil,1149.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.258mil < 10mil) Between Pad R1-2(3031.732mil,4120mil) on Multi-Layer And Track (2930.118mil,4120mil)(2986.457mil,4120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.258mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-1(1617.5mil,1600.002mil) on Top Layer And Track (1583.5mil,1485mil)(1583.5mil,1625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R12-1(1617.5mil,1600.002mil) on Top Layer And Track (1583.5mil,1625mil)(1650.5mil,1625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-1(1617.5mil,1600.002mil) on Top Layer And Track (1592.5mil,1538.002mil)(1592.5mil,1572.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-1(1617.5mil,1600.002mil) on Top Layer And Track (1642.5mil,1538.002mil)(1642.5mil,1572.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-1(1617.5mil,1600.002mil) on Top Layer And Track (1650.5mil,1485mil)(1650.5mil,1625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-2(1617.5mil,1510.002mil) on Top Layer And Track (1583.5mil,1485mil)(1583.5mil,1625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R12-2(1617.5mil,1510.002mil) on Top Layer And Track (1583.5mil,1485mil)(1650.5mil,1485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.816mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-2(1617.5mil,1510.002mil) on Top Layer And Track (1592.5mil,1538.002mil)(1592.5mil,1572.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-2(1617.5mil,1510.002mil) on Top Layer And Track (1642.5mil,1538.002mil)(1642.5mil,1572.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-2(1617.5mil,1510.002mil) on Top Layer And Track (1650.5mil,1485mil)(1650.5mil,1625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-1(4082.5mil,1422.502mil) on Bottom Layer And Track (4049.5mil,1307.5mil)(4049.5mil,1447.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R13-1(4082.5mil,1422.502mil) on Bottom Layer And Track (4049.5mil,1447.5mil)(4116.5mil,1447.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-1(4082.5mil,1422.502mil) on Bottom Layer And Track (4057.5mil,1360.502mil)(4057.5mil,1394.502mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-1(4082.5mil,1422.502mil) on Bottom Layer And Track (4107.5mil,1360.502mil)(4107.5mil,1394.502mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R13-1(4082.5mil,1422.502mil) on Bottom Layer And Track (4116.5mil,1307.5mil)(4116.5mil,1447.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R14-2(4085mil,2554.998mil) on Bottom Layer And Track (4118mil,2440mil)(4118mil,2580mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R15-1(1617.5mil,1440.002mil) on Top Layer And Track (1583.5mil,1325mil)(1583.5mil,1465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R15-1(1617.5mil,1440.002mil) on Top Layer And Track (1583.5mil,1465mil)(1650.5mil,1465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-1(1617.5mil,1440.002mil) on Top Layer And Track (1592.5mil,1378.002mil)(1592.5mil,1412.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-1(1617.5mil,1440.002mil) on Top Layer And Track (1642.5mil,1412.002mil)(1642.5mil,1378.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R15-1(1617.5mil,1440.002mil) on Top Layer And Track (1650.5mil,1325mil)(1650.5mil,1465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R15-2(1617.5mil,1350.002mil) on Top Layer And Track (1583.5mil,1325mil)(1583.5mil,1465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R15-2(1617.5mil,1350.002mil) on Top Layer And Track (1583.5mil,1325mil)(1650.5mil,1325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-2(1617.5mil,1350.002mil) on Top Layer And Track (1592.5mil,1378.002mil)(1592.5mil,1412.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-2(1617.5mil,1350.002mil) on Top Layer And Track (1642.5mil,1412.002mil)(1642.5mil,1378.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R15-2(1617.5mil,1350.002mil) on Top Layer And Track (1650.5mil,1325mil)(1650.5mil,1465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R17-1(4085mil,4374.998mil) on Bottom Layer And Track (4051mil,4350mil)(4051mil,4490mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R17-1(4085mil,4374.998mil) on Bottom Layer And Track (4051mil,4350mil)(4118mil,4350mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-1(4085mil,4374.998mil) on Bottom Layer And Track (4060mil,4402.998mil)(4060mil,4436.998mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-1(4085mil,4374.998mil) on Bottom Layer And Track (4110mil,4402.998mil)(4110mil,4436.998mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R17-1(4085mil,4374.998mil) on Bottom Layer And Track (4118mil,4350mil)(4118mil,4490mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R17-2(4085mil,4464.998mil) on Bottom Layer And Track (4051mil,4350mil)(4051mil,4490mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.816mil < 10mil) Between Pad R17-2(4085mil,4464.998mil) on Bottom Layer And Track (4051mil,4490mil)(4118mil,4490mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.816mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-2(4085mil,4464.998mil) on Bottom Layer And Track (4060mil,4402.998mil)(4060mil,4436.998mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-2(4085mil,4464.998mil) on Bottom Layer And Track (4110mil,4402.998mil)(4110mil,4436.998mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R17-2(4085mil,4464.998mil) on Bottom Layer And Track (4118mil,4350mil)(4118mil,4490mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R20-1(2200mil,2745.001mil) on Bottom Layer And Track (2167mil,2630mil)(2167mil,2770mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R20-1(2200mil,2745.001mil) on Bottom Layer And Track (2167mil,2770mil)(2234mil,2770mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-1(2200mil,2745.001mil) on Bottom Layer And Track (2175mil,2683.002mil)(2175mil,2717.002mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-1(2200mil,2745.001mil) on Bottom Layer And Track (2225mil,2683.002mil)(2225mil,2717.002mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R20-1(2200mil,2745.001mil) on Bottom Layer And Track (2234mil,2630mil)(2234mil,2770mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-1(3300mil,2865mil) on Top Layer And Track (3266mil,2749.999mil)(3266mil,2889.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R2-1(3300mil,2865mil) on Top Layer And Track (3266mil,2889.999mil)(3333mil,2889.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-1(3300mil,2865mil) on Top Layer And Track (3275mil,2803mil)(3275mil,2837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-1(3300mil,2865mil) on Top Layer And Track (3325mil,2803mil)(3325mil,2837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-1(3300mil,2865mil) on Top Layer And Track (3333mil,2749.999mil)(3333mil,2889.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R21-1(2200mil,2305.001mil) on Bottom Layer And Track (2167mil,2190mil)(2167mil,2330mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R21-1(2200mil,2305.001mil) on Bottom Layer And Track (2167mil,2330mil)(2234mil,2330mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-1(2200mil,2305.001mil) on Bottom Layer And Track (2175mil,2243.002mil)(2175mil,2277.002mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-1(2200mil,2305.001mil) on Bottom Layer And Track (2225mil,2243.002mil)(2225mil,2277.002mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-1(2200mil,2305.001mil) on Bottom Layer And Track (2234mil,2190mil)(2234mil,2330mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R21-2(2200mil,2215.002mil) on Bottom Layer And Track (2167mil,2190mil)(2167mil,2330mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R21-2(2200mil,2215.002mil) on Bottom Layer And Track (2167mil,2190mil)(2234mil,2190mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-2(2200mil,2215.002mil) on Bottom Layer And Track (2175mil,2243.002mil)(2175mil,2277.002mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-2(2200mil,2215.002mil) on Bottom Layer And Track (2225mil,2243.002mil)(2225mil,2277.002mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-2(2200mil,2215.002mil) on Bottom Layer And Track (2234mil,2190mil)(2234mil,2330mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-2(3300mil,2775mil) on Top Layer And Track (3266mil,2749.999mil)(3266mil,2889.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R2-2(3300mil,2775mil) on Top Layer And Track (3266mil,2749.999mil)(3333mil,2749.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-2(3300mil,2775mil) on Top Layer And Track (3275mil,2803mil)(3275mil,2837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-2(3300mil,2775mil) on Top Layer And Track (3325mil,2803mil)(3325mil,2837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-2(3300mil,2775mil) on Top Layer And Track (3333mil,2749.999mil)(3333mil,2889.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R3-1(1987.498mil,4367.503mil) on Top Layer And Track (1953.498mil,4329.503mil)(1953.498mil,4406.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-1(1987.498mil,4367.503mil) on Top Layer And Track (1953.498mil,4329.503mil)(2151.498mil,4329.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R3-1(1987.498mil,4367.503mil) on Top Layer And Track (1953.498mil,4406.503mil)(2151.498mil,4406.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-1(1987.498mil,4367.503mil) on Top Layer And Track (2021.498mil,4337.503mil)(2083.498mil,4337.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-1(1987.498mil,4367.503mil) on Top Layer And Track (2021.498mil,4397.503mil)(2083.498mil,4397.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-2(2117.498mil,4367.503mil) on Top Layer And Track (1953.498mil,4329.503mil)(2151.498mil,4329.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R3-2(2117.498mil,4367.503mil) on Top Layer And Track (1953.498mil,4406.503mil)(2151.498mil,4406.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-2(2117.498mil,4367.503mil) on Top Layer And Track (2021.498mil,4337.503mil)(2083.498mil,4337.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-2(2117.498mil,4367.503mil) on Top Layer And Track (2021.498mil,4397.503mil)(2083.498mil,4397.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R3-2(2117.498mil,4367.503mil) on Top Layer And Track (2151.498mil,4329.503mil)(2151.498mil,4406.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R4-1(1779.998mil,4367.503mil) on Top Layer And Track (1745.998mil,4329.503mil)(1745.998mil,4406.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-1(1779.998mil,4367.503mil) on Top Layer And Track (1745.998mil,4329.503mil)(1943.998mil,4329.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-1(1779.998mil,4367.503mil) on Top Layer And Track (1745.998mil,4406.503mil)(1943.998mil,4406.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R4-1(1779.998mil,4367.503mil) on Top Layer And Track (1813.998mil,4337.503mil)(1875.998mil,4337.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R4-1(1779.998mil,4367.503mil) on Top Layer And Track (1813.998mil,4397.503mil)(1875.998mil,4397.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-2(1909.998mil,4367.503mil) on Top Layer And Track (1745.998mil,4329.503mil)(1943.998mil,4329.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-2(1909.998mil,4367.503mil) on Top Layer And Track (1745.998mil,4406.503mil)(1943.998mil,4406.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R4-2(1909.998mil,4367.503mil) on Top Layer And Track (1813.998mil,4337.503mil)(1875.998mil,4337.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R4-2(1909.998mil,4367.503mil) on Top Layer And Track (1813.998mil,4397.503mil)(1875.998mil,4397.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R4-2(1909.998mil,4367.503mil) on Top Layer And Track (1943.998mil,4329.503mil)(1943.998mil,4406.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R5-1(3300mil,3040.001mil) on Top Layer And Track (3266mil,2925mil)(3266mil,3065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R5-1(3300mil,3040.001mil) on Top Layer And Track (3266mil,3065mil)(3333mil,3065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-1(3300mil,3040.001mil) on Top Layer And Track (3275mil,2978.002mil)(3275mil,3012.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-1(3300mil,3040.001mil) on Top Layer And Track (3325mil,2978.002mil)(3325mil,3012.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-1(3300mil,3040.001mil) on Top Layer And Track (3333mil,2925mil)(3333mil,3065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R5-2(3300mil,2950.002mil) on Top Layer And Track (3266mil,2925mil)(3266mil,3065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R5-2(3300mil,2950.002mil) on Top Layer And Track (3266mil,2925mil)(3333mil,2925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-2(3300mil,2950.002mil) on Top Layer And Track (3275mil,2978.002mil)(3275mil,3012.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-2(3300mil,2950.002mil) on Top Layer And Track (3325mil,2978.002mil)(3325mil,3012.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-2(3300mil,2950.002mil) on Top Layer And Track (3333mil,2925mil)(3333mil,3065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-1(3390mil,2950mil) on Top Layer And Track (3357mil,2925.002mil)(3357mil,3065.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R6-1(3390mil,2950mil) on Top Layer And Track (3357mil,2925.002mil)(3424mil,2925.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-1(3390mil,2950mil) on Top Layer And Track (3365mil,2978mil)(3365mil,3012mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-1(3390mil,2950mil) on Top Layer And Track (3415mil,2978mil)(3415mil,3012mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-1(3390mil,2950mil) on Top Layer And Track (3424mil,2925.002mil)(3424mil,3065.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R7-1(3660mil,3040.001mil) on Top Layer And Track (3626mil,2925mil)(3626mil,3065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R7-1(3660mil,3040.001mil) on Top Layer And Track (3626mil,3065mil)(3693mil,3065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-1(3660mil,3040.001mil) on Top Layer And Track (3635mil,2978.002mil)(3635mil,3012.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-1(3660mil,3040.001mil) on Top Layer And Track (3685mil,2978.002mil)(3685mil,3012.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-1(3660mil,3040.001mil) on Top Layer And Track (3693mil,2925mil)(3693mil,3065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.983mil < 10mil) Between Pad R8-1(1860mil,3925mil) on Multi-Layer And Track (1905.315mil,3946.131mil)(1955.162mil,3969.375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-2(3570mil,3040mil) on Top Layer And Track (3537mil,2925.002mil)(3537mil,3065.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R9-2(3570mil,3040mil) on Top Layer And Track (3537mil,3065.002mil)(3604mil,3065.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-2(3570mil,3040mil) on Top Layer And Track (3545mil,2978mil)(3545mil,3012mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-2(3570mil,3040mil) on Top Layer And Track (3595mil,2978mil)(3595mil,3012mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-2(3570mil,3040mil) on Top Layer And Track (3604mil,2925.002mil)(3604mil,3065.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad RL1-1(1840mil,3370mil) on Multi-Layer And Track (1840mil,3432.992mil)(1840mil,3370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad RL1-4(2440mil,3370mil) on Multi-Layer And Track (2441.181mil,3371.181mil)(2441.181mil,3416.007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad RL2-2(1940mil,3231.142mil) on Multi-Layer And Track (1940mil,3231.142mil)(1940mil,3140.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad RL2-4(2440mil,2931.929mil) on Multi-Layer And Track (2441.181mil,2933.11mil)(2441.181mil,2977.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad RL2-5(2440mil,3231.142mil) on Multi-Layer And Track (2441.181mil,3187.103mil)(2441.181mil,3229.96mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad RL3-2(1940mil,2793.071mil) on Multi-Layer And Track (1940mil,2793.071mil)(1940mil,2702.519mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad RL4-1(1840mil,2055.787mil) on Multi-Layer And Track (1840mil,2055.787mil)(1840mil,2118.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad RL4-2(1940mil,2355mil) on Multi-Layer And Track (1940mil,2264.449mil)(1940mil,2355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad RL4-4(2440mil,2055.787mil) on Multi-Layer And Track (2441.181mil,2101.794mil)(2441.181mil,2056.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad RL4-5(2440mil,2355mil) on Multi-Layer And Track (2441.181mil,2310.962mil)(2441.181mil,2353.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-2(2746mil,4470mil) on Top Layer And Track (2775mil,4400mil)(2775mil,4750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U2-1(3327.677mil,3480mil) on Top Layer And Track (3382.795mil,3339.449mil)(3382.795mil,3520.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U2-3(3662.323mil,3380mil) on Top Layer And Track (3607.205mil,3339.449mil)(3607.205mil,3520.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U2-4(3662.323mil,3480mil) on Top Layer And Track (3607.205mil,3339.449mil)(3607.205mil,3520.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U4-1(1955.236mil,1335mil) on Top Layer And Track (1921.626mil,1705.937mil)(1921.626mil,1318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U4-10(1734.764mil,1635mil) on Top Layer And Track (1768.374mil,1318mil)(1768.374mil,1702mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U4-11(1734.764mil,1585mil) on Top Layer And Track (1768.374mil,1318mil)(1768.374mil,1702mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U4-12(1734.764mil,1535mil) on Top Layer And Track (1768.374mil,1318mil)(1768.374mil,1702mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U4-13(1734.764mil,1485mil) on Top Layer And Track (1768.374mil,1318mil)(1768.374mil,1702mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U4-14(1734.764mil,1435mil) on Top Layer And Track (1768.374mil,1318mil)(1768.374mil,1702mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U4-15(1734.764mil,1385mil) on Top Layer And Track (1768.374mil,1318mil)(1768.374mil,1702mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U4-16(1734.764mil,1335mil) on Top Layer And Track (1768.374mil,1318mil)(1768.374mil,1702mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U4-3(1955.236mil,1435mil) on Top Layer And Track (1921.626mil,1705.937mil)(1921.626mil,1318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U4-7(1955.236mil,1635mil) on Top Layer And Track (1921.626mil,1705.937mil)(1921.626mil,1318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U4-8(1955.236mil,1685mil) on Top Layer And Track (1921.626mil,1705.937mil)(1921.626mil,1318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U4-9(1734.764mil,1685mil) on Top Layer And Track (1768.374mil,1318mil)(1768.374mil,1702mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-1(2842.5mil,2334.449mil) on Top Layer And Track (2792.5mil,2300mil)(2792.5mil,2550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-2(2602.5mil,2425mil) on Top Layer And Track (2652.5mil,2300mil)(2652.5mil,2550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-2(2842.5mil,2425mil) on Top Layer And Track (2792.5mil,2300mil)(2792.5mil,2550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-3(2842.5mil,2515.551mil) on Top Layer And Track (2792.5mil,2300mil)(2792.5mil,2550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad USB2-1(1801.063mil,1170.315mil) on Top Layer And Track (1769.567mil,1181.142mil)(1781.378mil,1181.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.095mil < 10mil) Between Pad USB2-5(1722.323mil,1065mil) on Multi-Layer And Track (1698.701mil,1112.244mil)(1698.701mil,1120.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad USB2-5(1726.26mil,1161.457mil) on Top Layer And Track (1698.701mil,1112.244mil)(1698.701mil,1120.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad USB2-5(1726.26mil,1161.457mil) on Top Layer And Track (1769.567mil,1181.142mil)(1781.378mil,1181.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.268mil < 10mil) Between Pad USB2-5(1805mil,1065mil) on Top Layer And Track (1852.244mil,1074.842mil)(1852.244mil,1082.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad USB2-5(1978.228mil,1161.457mil) on Top Layer And Track (1923.11mil,1181.142mil)(1934.921mil,1181.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad USB2-5(1978.228mil,1161.457mil) on Top Layer And Track (2005.787mil,1112.244mil)(2005.787mil,1120.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.095mil < 10mil) Between Pad USB2-5(1982.165mil,1065mil) on Multi-Layer And Track (2005.787mil,1112.244mil)(2005.787mil,1120.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.095mil]
Rule Violations :389

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01