head	1.20;
access;
symbols;
locks
	nakashim:1.20; strict;
comment	@ * @;


1.20
date	2017.04.21.03.28.45;	author nakashim;	state Exp;
branches;
next	1.19;

1.19
date	2015.09.19.09.14.03;	author nakashim;	state Exp;
branches;
next	1.18;

1.18
date	2015.09.08.09.32.50;	author nakashim;	state Exp;
branches;
next	1.17;

1.17
date	2015.09.03.14.01.21;	author nakashim;	state Exp;
branches;
next	1.16;

1.16
date	2015.09.01.12.59.45;	author nakashim;	state Exp;
branches;
next	1.15;

1.15
date	2015.09.01.09.42.25;	author nakashim;	state Exp;
branches;
next	1.14;

1.14
date	2015.09.01.09.32.44;	author nakashim;	state Exp;
branches;
next	1.13;

1.13
date	2015.09.01.08.04.13;	author nakashim;	state Exp;
branches;
next	1.12;

1.12
date	2015.09.01.06.30.56;	author nakashim;	state Exp;
branches;
next	1.11;

1.11
date	2015.09.01.05.35.03;	author nakashim;	state Exp;
branches;
next	1.10;

1.10
date	2015.09.01.04.09.27;	author nakashim;	state Exp;
branches;
next	1.9;

1.9
date	2015.09.01.01.49.25;	author nakashim;	state Exp;
branches;
next	1.8;

1.8
date	2015.08.31.04.16.21;	author nakashim;	state Exp;
branches;
next	1.7;

1.7
date	2015.08.26.15.16.10;	author nakashim;	state Exp;
branches;
next	1.6;

1.6
date	2015.08.26.08.33.20;	author nakashim;	state Exp;
branches;
next	1.5;

1.5
date	2015.08.26.00.19.51;	author nakashim;	state Exp;
branches;
next	1.4;

1.4
date	2015.08.25.09.58.40;	author nakashim;	state Exp;
branches;
next	1.3;

1.3
date	2015.08.22.04.49.27;	author nakashim;	state Exp;
branches;
next	1.2;

1.2
date	2015.08.20.09.29.03;	author nakashim;	state Exp;
branches;
next	1.1;

1.1
date	2015.07.21.05.44.37;	author nakashim;	state Exp;
branches;
next	;


desc
@@


1.20
log
@*** empty log message ***
@
text
@
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/csim/RCS/st.c,v 1.19 2015/09/19 09:14:03 nakashim Exp nakashim $";

/* ARM Instruction Simulator           */
/*        Copyright (C) 2007 by NAIST. */
/*         Primary writer: Y.Nakashima */
/*                nakashim@@is.naist.jp */

/* st.c 2005/3/22 */

#include "csim.h"

insn_exec_st(tid, rob) Uint tid; struct rob *rob;
{
  Ull  s1, s2, s3, m0; /* source, through, middle(sft,shifter-carry), destination(alu) */
  Ull  D0[2];
  Uint addr, wb, wbaddr;
  Ull  mask[2];

  if (rob->sr[0].t) ex_srr(tid, NULL, &s1, rob, 0);
  if (rob->sr[1].t) ex_srr(tid, NULL, &s2, rob, 1);
  if (rob->sr[2].t) ex_srr(tid, NULL, &s3, rob, 2);
  if (rob->sr[3].t) ex_srr(tid, &D0[1], &D0[0], rob, 3);
  if (rob->ptw) { /* shift for partial_reg_read */
    switch (rob->opcd) {
    case 8:  /* VSTRB(8) */
    case 9:  /* VSTRH(16) */
    case 10: /* VSTRS(32) */
    case 11: /* VSTRD(64) */
      if (rob->idx >= 8) /* 15-8 */
	D0[0] = D0[1]>>((rob->idx-8)*8);
      else               /* 7-0 */
	D0[0] = D0[0]>>(rob->idx*8);
      break;
    }
  }

  /* Shifter */
  switch (rob->sop) {
  case 0: /* nop */
    m0 = s2;
    break;
  case 8: /* 0:uxtb */
    m0 = (Ull)(s2<<56)>>(56-s3);
    break;
  case 9: /* 1:uxth */
    m0 = (Ull)(s2<<48)>>(48-s3);
    break;
  case 10: /* 2:uxtw */
    m0 = (Ull)(s2<<32)>>(32-s3);
    break;
  case 11: /* 3:uxtx */
    m0 = (Ull)(s2<<s3);
    break;
  case 12: /* 4:sxtb */
    m0 = (Sll)(s2<<56)>>(56-s3);
    break;
  case 13: /* 5:sxth */
    m0 = (Sll)(s2<<48)>>(48-s3);
    break;
  case 14: /* 6:sxtw */
    m0 = (Sll)(s2<<32)>>(32-s3);
    break;
  case 15: /* 7:sxtx */
    m0 = (Sll)(s2<<s3);
    break;
  }

  if (!rob->plus) m0 = -(int)m0;
  addr   = s1 + ((rob->pre)?m0:0);
  wbaddr = s1 + m0;
  wb     = rob->wb;

  /* STORE */
  switch (rob->opcd) {
  case 0: /* STRB */
  case 8: /* VSTRB */
    mask[0] = 0x00000000000000ffLL;
    mask[1] = 0x0000000000000000LL;
    break;
  case 1: /* STRH */
  case 9: /* VSTRH */
    mask[0] = 0x000000000000ffffLL;
    mask[1] = 0x0000000000000000LL;
    break;
  case 2: /* STRW */
  case 7: /* STREX */
  case 10: /* VSTRS */
    mask[0] = 0x00000000ffffffffLL;
    mask[1] = 0x0000000000000000LL;
    break;
  case 3: /* STR */
  case 11: /* VSTRD */
    mask[0] = 0xffffffffffffffffLL;
    mask[1] = 0x0000000000000000LL;
    break;
  case 12: /* VSTRQ */
    mask[0] = 0xffffffffffffffffLL;
    mask[1] = 0xffffffffffffffffLL;
    break;
  default:
    return (ROB_EXECERR); /* error */
  }

  /* write cache */
  switch (o_ldst(tid, rob->type, rob->opcd, addr, mask, 0, D0, rob)) {
  case 0: /* d1hit normal end */
    if (wb && rob->dr[2].t) ex_drw(tid, 0LL, (Ull)wbaddr, rob, 2); /* update base */
    if (flag & TRACE_ARM) {
      printf(":%08.8x<-[%08.8x_%08.8x_%08.8x_%08.8x] ROB%03.3d.stbf", addr, (Uint)(D0[1]>>32), (Uint)D0[1], (Uint)(D0[0]>>32), (Uint)D0[0], rob-&c[tid2cid(tid)].rob[0]);
    }
    if (rob->type == 4 && rob->opcd == 7) /* strex */
      return (ROB_STREXWAIT); /* done */
    else
      return (ROB_COMPLETE); /* done */
#if 0
  case 1: /* d1mis l1rq busy */
    if (flag & TRACE_ARM) {
      printf(":%08.8x l1rq busy", addr);
    }
    t[tid].pa_i1waitcycle++;
    return (ROB_MAPPED); /* no change */
  case 2: /* d1mis l1rq enqueued */
    if (flag & TRACE_ARM) {
      printf(":%08.8x l1rq enqueued", addr);
    }
    t[tid].pa_d1mis++;
    return (ROB_ISSUED); /* error */
#endif
  case 3: /* error (ouf of range) */
    if (flag & TRACE_ARM) {
      printf(":%08.8x address out of range", addr);
    }
    return (ROB_EXECERR); /* error */
  }
}
@


1.19
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/st.c,v 1.18 2015/09/08 09:32:50 nakashim Exp nakashim $";
d11 1
a11 1
#include "bsim.h"
@


1.18
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/st.c,v 1.17 2015/09/03 14:01:21 nakashim Exp nakashim $";
d24 13
@


1.17
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/st.c,v 1.16 2015/09/01 12:59:45 nakashim Exp nakashim $";
d15 1
a15 1
  Ull  s1, s2; /* source, through, middle(sft,shifter-carry), destination(alu) */
d22 1
d25 34
a58 3
  if (!rob->plus) s2 = -(int)s2;
  addr   = s1 + ((rob->pre)?s2:0);
  wbaddr = s1 + s2;
@


1.16
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/st.c,v 1.15 2015/09/01 09:42:25 nakashim Exp nakashim $";
d27 1
d32 1
a32 1
    wb   = rob->wb;
d37 1
a37 1
    wb   = rob->wb;
d42 2
a43 1
    wb   = rob->wb;
d48 1
a48 1
    wb   = rob->wb;
d52 3
a54 4
  case 7: /* STREX */
    wb  = 0;
    mask[0] = 0x00000000ffffffffLL;
    mask[1] = 0x0000000000000000LL;
a55 12
  case 8: /* MSR 0000 */
    ex_drw(tid, 0LL, s2&0x00000000LL, rob, 3);
    return (ROB_COMPLETE); /* complete */
  case 9: /* MSR 0001 */
    ex_drw(tid, 0LL, s2&0x000000ffLL, rob, 3);
    return (ROB_COMPLETE); /* complete */
  case 10: /* MSR 1000 */
    ex_drw(tid, 0LL, s2&0xff000000LL, rob, 3);
    return (ROB_COMPLETE); /* complete */
  case 11: /* MSR 1001 */
    ex_drw(tid, 0LL, s2&0xff0000ffLL, rob, 3);
    return (ROB_COMPLETE); /* complete */
@


1.15
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/st.c,v 1.14 2015/09/01 09:32:44 nakashim Exp nakashim $";
d15 2
a16 2
  Ull  s1, s2, s3, sc, m0; /* source, through, middle(sft,shifter-carry), destination(alu) */
  Ull  T0, D0[2];
d22 5
a26 8
  if (rob->sr[2].t) ex_srr(tid, NULL, &s3, rob, 2);
  if (rob->sr[3].t) ex_srr(tid, NULL, D0, rob, 3);
  if (rob->sr[5].t) ex_srr(tid, NULL, &sc, rob, 5);

  m0 = s2;
  if (!rob->plus) m0 = -(int)m0;
  addr   = s1 + ((rob->pre)?m0:0);
  wbaddr = s1 + m0;
d31 4
a34 3
      wb   = rob->wb;
      mask[0] = 0x00000000000000ffLL;
      break;
d36 4
a39 3
      wb   = rob->wb;
      mask[0] = 0x000000000000ffffLL;
      break;
d41 4
a44 3
      wb   = rob->wb;
      mask[0] = 0x00000000ffffffffLL;
      break;
d46 4
a49 3
      wb   = rob->wb;
      mask[0] = 0xffffffffffffffffLL;
      break;
d53 1
d56 1
a56 1
    ex_drw(tid, 0LL, m0&0x00000000LL, rob, 3);
d59 1
a59 1
    ex_drw(tid, 0LL, m0&0x000000ffLL, rob, 3);
d62 1
a62 1
    ex_drw(tid, 0LL, m0&0xff000000LL, rob, 3);
d65 1
a65 1
    ex_drw(tid, 0LL, m0&0xff0000ffLL, rob, 3);
d76 1
a76 1
      printf(":%08.8x<-[%08.8x_%08.8x] ROB%03.3d.stbf", addr, (Uint)(D0[0]>>32), (Uint)D0[0], rob-&c[tid2cid(tid)].rob[0]);
@


1.14
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/st.c,v 1.13 2015/09/01 08:04:13 nakashim Exp nakashim $";
d13 1
a13 1
insn_exec_st(tid, exec, rob) Uint tid; int exec; struct rob *rob;
a19 7
  if (!exec) {
    if (rob->sr[3].t) ex_srr(tid, NULL, &T0, rob, 3); /* single(cld-dst,all-st-src) double(cld-dst0,all-st-src0) */
    if (rob->dr[1].t) ex_drw(tid, 0LL, T0, rob, 1);  /* single(all-ld-dst)         double(all-ld-dst0) */
    rob->stbf.t = 0; /* clear stbf_wait */
    return (ROB_COMPLETE); /* complete */
  }

@


1.13
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/st.c,v 1.12 2015/09/01 06:30:56 nakashim Exp nakashim $";
d21 1
a21 1
    if (rob->sr[3].t) T0 = ex_srr(tid, rob, 3); /* single(cld-dst,all-st-src) double(cld-dst0,all-st-src0) */
d27 5
a31 6
  if (rob->sr[0].t) s1     = ex_srr(tid, rob, 0);
  if (rob->sr[1].t) s2     = ex_srr(tid, rob, 1);
  if (rob->sr[2].t) s3     = ex_srr(tid, rob, 2);
  D0[0] = 0LL;
  if (rob->sr[3].t) D0[0]  = ex_srr(tid, rob, 3);
  if (rob->sr[5].t) sc     = ex_srr(tid, rob, 5)>>60;
@


1.12
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/st.c,v 1.11 2015/09/01 05:35:03 nakashim Exp nakashim $";
d22 1
a22 1
    if (rob->dr[1].t) ex_drw(tid, T0, rob, 1);  /* single(all-ld-dst)         double(all-ld-dst0) */
d62 1
a62 1
    ex_drw(tid, m0&0x00000000LL, rob, 3);
d65 1
a65 1
    ex_drw(tid, m0&0x000000ffLL, rob, 3);
d68 1
a68 1
    ex_drw(tid, m0&0xff000000LL, rob, 3);
d71 1
a71 1
    ex_drw(tid, m0&0xff0000ffLL, rob, 3);
d80 1
a80 1
    if (wb && rob->dr[2].t) ex_drw(tid, (Ull)wbaddr, rob, 2); /* update base */
@


1.11
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/st.c,v 1.10 2015/09/01 04:09:27 nakashim Exp nakashim $";
a22 1

@


1.10
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/st.c,v 1.9 2015/09/01 01:49:25 nakashim Exp nakashim $";
d21 1
a21 1
    if (rob->sr[6].t) T0 = ex_srr(tid, rob, 6); /* single(cld-dst,all-st-src) double(cld-dst0,all-st-src0) */
d29 2
a30 2
  if (rob->sr[2].t) s2     = ex_srr(tid, rob, 2);
  if (rob->sr[4].t) s3     = ex_srr(tid, rob, 4);
d32 2
a33 2
  if (rob->sr[6].t) D0[0]  = ex_srr(tid, rob, 6);
  if (rob->sr[8].t) sc     = ex_srr(tid, rob, 8)>>60;
@


1.9
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/st.c,v 1.8 2015/08/31 04:16:21 nakashim Exp nakashim $";
d16 1
a16 7
  union {
    Ull   ll;
    struct {
      Uint l;
      Uint h;
    } w;
  } T0, D0;
d18 1
a18 1
  Ull  mask;
d21 2
a22 2
    if (rob->sr[6].t) T0.ll = ex_srr(tid, rob, 6); /* single(cld-dst,all-st-src) double(cld-dst0,all-st-src0) */
    if (rob->dr[1].t) ex_drw(tid, T0.ll, rob, 1);  /* single(all-ld-dst)         double(all-ld-dst0) */
d31 2
a32 2
  D0.ll = 0LL;
  if (rob->sr[6].t) D0.ll  = ex_srr(tid, rob, 6);
d44 1
a44 1
      mask = 0x00000000000000ffLL;
d48 1
a48 1
      mask = 0x000000000000ffffLL;
d52 1
a52 1
      mask = 0x00000000ffffffffLL;
d56 1
a56 1
      mask = 0xffffffffffffffffLL;
d60 1
a60 1
    mask = 0x00000000ffffffffLL;
d79 1
a79 1
  switch (o_ldst(tid, rob->type, rob->opcd, addr, mask, 0, &D0, rob)) {
d83 1
a83 1
      printf(":%08.8x<-[%08.8x_%08.8x] ROB%03.3d.stbf", addr, D0.w.h, D0.w.l, rob-&c[tid2cid(tid)].rob[0]);
@


1.8
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/st.c,v 1.7 2015/08/26 15:16:10 nakashim Exp nakashim $";
d87 1
a87 2
    if (wb && rob->dr[2].t)
      ex_drw(tid, (Ull)wbaddr, rob, 2); /* update base */
@


1.7
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/st.c,v 1.6 2015/08/26 08:33:20 nakashim Exp nakashim $";
a63 1
  /* ¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú */
@


1.6
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/st.c,v 1.5 2015/08/26 00:19:51 nakashim Exp nakashim $";
d48 9
a56 2
  case 3: /* STR */
    if (rob->dbl==0) { /* single */
d59 2
a60 2
    }
    else { /* double */
d63 1
a63 2
    }
    break;
@


1.5
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/st.c,v 1.4 2015/08/25 09:58:40 nakashim Exp nakashim $";
d48 1
a48 1
  case 4: /* STR */
d59 1
a59 1
  case 6: /* STREX */
d87 1
a87 1
    if (rob->type == 4 && rob->opcd == 6) /* strex */
@


1.4
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/st.c,v 1.3 2015/08/22 04:49:27 nakashim Exp nakashim $";
d48 1
a48 11
  case 0: /* STR(literal) */
    if (rob->dbl==0) { /* single */
      wb   = rob->wb;
      mask = 0x00000000ffffffffLL;
    }
    else { /* double */
      wb   = rob->wb;
      mask = 0xffffffffffffffffLL;
    }
    break;
  case 1: /* STP */
@


1.3
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/st.c,v 1.2 2015/08/20 09:29:03 nakashim Exp nakashim $";
d74 1
a74 1
    ex_drw(tid, m0&0x00000000, rob, 3);
d77 1
a77 1
    ex_drw(tid, m0&0x000000ff, rob, 3);
d80 1
a80 1
    ex_drw(tid, m0&0xff000000, rob, 3);
d83 1
a83 1
    ex_drw(tid, m0&0xff0000ff, rob, 3);
d93 1
a93 1
      ex_drw(tid, wbaddr, rob, 2); /* update base */
@


1.2
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/st.c,v 1.1 2015/07/21 05:44:37 nakashim Exp nakashim $";
d39 1
a39 1
  if (rob->sr[8].t) sc     = ex_srr(tid, rob, 8)>>28;
@


1.1
log
@Initial revision
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm32/src/bsim/RCS/st.c,v 1.15 2014/10/28 05:47:07 nakashim Exp nakashim $";
a46 1
  /* ¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú */
d48 9
a56 3
  case 4: /* SW */ /* Non-aligned¤Î¾ì¹ç,addr²¼°Ì2bitÌµ»ë */
    wb   = (rob->wb || rob->pre==0);
    mask = 0x00000000ffffffffLL;    
d58 11
@
