git clone --depth 1 --no-tags https://github.com/devinjunanto/Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/295551668
git clone --depth 1 --no-tags https://github.com/MichaelPiran/ISAgroup01_LAB1.git f:/verilog_sva_gh_scraper/data/full_repos/301676563
git clone --depth 1 --no-tags https://github.com/Marchgen12/Lab-2.git f:/verilog_sva_gh_scraper/data/full_repos/301632129
git clone --depth 1 --no-tags https://github.com/erick576/EECS3201-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/294526768
git clone --depth 1 --no-tags https://github.com/Anthony-Woods/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/295755845
git clone --depth 1 --no-tags https://github.com/krishnajakodali/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/296024768
git clone --depth 1 --no-tags https://github.com/Al0ha0e/mips_homework.git f:/verilog_sva_gh_scraper/data/full_repos/295946995
git clone --depth 1 --no-tags https://github.com/rakesh631996/Coding.git f:/verilog_sva_gh_scraper/data/full_repos/302108995
git clone --depth 1 --no-tags https://github.com/marcoch7/Microelectronica.git f:/verilog_sva_gh_scraper/data/full_repos/295892663
git clone --depth 1 --no-tags https://github.com/llfl/vcs_lab_learning.git f:/verilog_sva_gh_scraper/data/full_repos/299564484
git clone --depth 1 --no-tags https://github.com/Andrew-Hany/computer_architecture_lab.git f:/verilog_sva_gh_scraper/data/full_repos/296634863
git clone --depth 1 --no-tags https://github.com/WilliamTaylor21/System-Synthesis-and-Modeling-project3.git f:/verilog_sva_gh_scraper/data/full_repos/299796589
git clone --depth 1 --no-tags https://github.com/aidan-therien/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/294251643
git clone --depth 1 --no-tags https://github.com/qingxiangwang/body-impedence.git f:/verilog_sva_gh_scraper/data/full_repos/293233892
git clone --depth 1 --no-tags https://github.com/XunDiYang/Pipeline_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/296108043
git clone --depth 1 --no-tags https://github.com/Sammy5430/Computer_Architecture_Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/296166113
git clone --depth 1 --no-tags https://github.com/mgtm98/Digital-Design-Stuff.git f:/verilog_sva_gh_scraper/data/full_repos/292932502
git clone --depth 1 --no-tags https://github.com/JorgeMunozTaylor/microelectronica_tarea1.git f:/verilog_sva_gh_scraper/data/full_repos/296507687
git clone --depth 1 --no-tags https://github.com/bguan2022/Multi-layer_Perceptron_ML_Acclerator.git f:/verilog_sva_gh_scraper/data/full_repos/296453660
git clone --depth 1 --no-tags https://github.com/NCKU-CAV/fv-project1.git f:/verilog_sva_gh_scraper/data/full_repos/295349921
git clone --depth 1 --no-tags https://github.com/LoganBrist/FPGA_LED_Matrix.git f:/verilog_sva_gh_scraper/data/full_repos/295831533
git clone --depth 1 --no-tags https://github.com/MohammadHashemi-ai/Design-a-circuit-that-calculates-average-of-the-smallest-data-and-the-largest-data-from-8-Bytes-data.git f:/verilog_sva_gh_scraper/data/full_repos/295700371
git clone --depth 1 --no-tags https://github.com/Nagharjun17/Edge_Detection_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/297024349
git clone --depth 1 --no-tags https://github.com/AsciiShell/hse_hlimds_labs.git f:/verilog_sva_gh_scraper/data/full_repos/296890009
git clone --depth 1 --no-tags https://github.com/vitorricoy/TP_OC1_Datapath_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/297150627
git clone --depth 1 --no-tags https://github.com/YanChengWeiTony/Project-Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/297717856
git clone --depth 1 --no-tags https://github.com/zhironchen/NCTU-Chip-Design-for-Communications-Systems-Spring-2020.git f:/verilog_sva_gh_scraper/data/full_repos/297983293
git clone --depth 1 --no-tags https://github.com/jzamitiz/Power_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/297825052
git clone --depth 1 --no-tags https://github.com/arthursl12/OC1_TP2.git f:/verilog_sva_gh_scraper/data/full_repos/298044147
git clone --depth 1 --no-tags https://github.com/PetrDYu/frequency_meter_alternative.git f:/verilog_sva_gh_scraper/data/full_repos/294831859
git clone --depth 1 --no-tags https://github.com/RoxanaTurcanu8/VGA-Snake-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/298789354
git clone --depth 1 --no-tags https://github.com/ibelingb/ecen5863_homework.git f:/verilog_sva_gh_scraper/data/full_repos/298725809
git clone --depth 1 --no-tags https://github.com/kanishkjeet911/VLSI_Challenge.git f:/verilog_sva_gh_scraper/data/full_repos/299055649
git clone --depth 1 --no-tags https://github.com/EshelG/Barcode39.git f:/verilog_sva_gh_scraper/data/full_repos/299429879
git clone --depth 1 --no-tags https://github.com/doubleBemol/embebidos-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/301917018
git clone --depth 1 --no-tags https://github.com/ChristianSF/Circuitos_Digitais.git f:/verilog_sva_gh_scraper/data/full_repos/301820290
git clone --depth 1 --no-tags https://github.com/lucianobajr/Computer-Organization-I.git f:/verilog_sva_gh_scraper/data/full_repos/298603024
git clone --depth 1 --no-tags https://github.com/henrytsui000/Logic_Design.git f:/verilog_sva_gh_scraper/data/full_repos/301330282
git clone --depth 1 --no-tags https://github.com/Gateway2745/CS-F342.git f:/verilog_sva_gh_scraper/data/full_repos/300660021
git clone --depth 1 --no-tags https://github.com/Fuldrer/Procesador.git f:/verilog_sva_gh_scraper/data/full_repos/293449241
git clone --depth 1 --no-tags https://github.com/jaguar1700AD/Verilog-code-of-a-circuit-for-doing-multiplication-using-repeated-addition.git f:/verilog_sva_gh_scraper/data/full_repos/293771413
git clone --depth 1 --no-tags https://github.com/UssashArafat/LIBRARY_CELL_LSI_10K.git f:/verilog_sva_gh_scraper/data/full_repos/293873156
git clone --depth 1 --no-tags https://github.com/h20190074/SHA-256.git f:/verilog_sva_gh_scraper/data/full_repos/294377655
git clone --depth 1 --no-tags https://github.com/tom0930/zedboard_16adc_ISE.git f:/verilog_sva_gh_scraper/data/full_repos/293077474
git clone --depth 1 --no-tags https://github.com/foxxy777/VCS-DC_low_power_test.git f:/verilog_sva_gh_scraper/data/full_repos/295104000
git clone --depth 1 --no-tags https://github.com/farlepet/subleq_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/300793548
git clone --depth 1 --no-tags https://github.com/SteveLRojas/8X-RIPTIDE.git f:/verilog_sva_gh_scraper/data/full_repos/301027696
git clone --depth 1 --no-tags https://github.com/alimz758/UCLA-CS152B---Digital-Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/300699583
git clone --depth 1 --no-tags https://github.com/vulkanbets/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/295044136
git clone --depth 1 --no-tags https://github.com/karkonium/brian-s-bot.git f:/verilog_sva_gh_scraper/data/full_repos/295040088
git clone --depth 1 --no-tags https://github.com/AmirAbaskohi/Cache-implementation-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/297357661
git clone --depth 1 --no-tags https://github.com/karandas2508/ElectronicsProject.git f:/verilog_sva_gh_scraper/data/full_repos/296896886
git clone --depth 1 --no-tags https://github.com/Konecny343/Digital-electronics-2.git f:/verilog_sva_gh_scraper/data/full_repos/297710464
git clone --depth 1 --no-tags https://github.com/MohammadHashemi-ai/Hardware_Online_Testing-BIST.git f:/verilog_sva_gh_scraper/data/full_repos/295963488
git clone --depth 1 --no-tags https://github.com/divyajainsurana/cadcontest.git f:/verilog_sva_gh_scraper/data/full_repos/296342799
git clone --depth 1 --no-tags https://github.com/rtldesignlabs/blog.git f:/verilog_sva_gh_scraper/data/full_repos/294509400
git clone --depth 1 --no-tags https://github.com/jjpalanca/ECE474Hw1.git f:/verilog_sva_gh_scraper/data/full_repos/294500469
git clone --depth 1 --no-tags https://github.com/ErvinXie/ErvinCPU.git f:/verilog_sva_gh_scraper/data/full_repos/294354159
git clone --depth 1 --no-tags https://github.com/AnkitaMoholkar/Piano-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/296145834
git clone --depth 1 --no-tags https://github.com/diegollterza/multiplicador_soma_desloca.git f:/verilog_sva_gh_scraper/data/full_repos/296180038
git clone --depth 1 --no-tags https://github.com/CSerxzm/CPU_TEMP.git f:/verilog_sva_gh_scraper/data/full_repos/296613077
git clone --depth 1 --no-tags https://github.com/gabrielrodcanal/Verilog-FPGA-training.git f:/verilog_sva_gh_scraper/data/full_repos/297785818
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-jomolinam.git f:/verilog_sva_gh_scraper/data/full_repos/294166588
git clone --depth 1 --no-tags https://github.com/rksingh23/Basic_operation_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/294297702
git clone --depth 1 --no-tags https://github.com/lam19267/Lab6_LAM_19267.git f:/verilog_sva_gh_scraper/data/full_repos/293207841
git clone --depth 1 --no-tags https://github.com/mun19176/lab-6.git f:/verilog_sva_gh_scraper/data/full_repos/293167066
git clone --depth 1 --no-tags https://github.com/ssm9/pipeline-processor.git f:/verilog_sva_gh_scraper/data/full_repos/300893910
git clone --depth 1 --no-tags https://github.com/crokfu/VBot.git f:/verilog_sva_gh_scraper/data/full_repos/299169367
git clone --depth 1 --no-tags https://github.com/UncertainityHacker/Basic_Verilog_Codes.git f:/verilog_sva_gh_scraper/data/full_repos/301759935
git clone --depth 1 --no-tags https://github.com/nikanika0221/Verilog-GCD.git f:/verilog_sva_gh_scraper/data/full_repos/301732709
git clone --depth 1 --no-tags https://github.com/manas1999/SIngle-Cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/301785437
git clone --depth 1 --no-tags https://github.com/sha310139/FSM-Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/301351087
git clone --depth 1 --no-tags https://github.com/Calerbucci/LogicDesignLab-02Counter.git f:/verilog_sva_gh_scraper/data/full_repos/300012540
git clone --depth 1 --no-tags https://github.com/damurka5/CompArchLabs.git f:/verilog_sva_gh_scraper/data/full_repos/296349066
git clone --depth 1 --no-tags https://github.com/integralz/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/297213083
git clone --depth 1 --no-tags https://github.com/agustinpalacioschamorro96/Programacion_Logica_con_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/294820005
git clone --depth 1 --no-tags https://github.com/Maracinee/Curriculum-Vitae.git f:/verilog_sva_gh_scraper/data/full_repos/294752485
git clone --depth 1 --no-tags https://github.com/Woyakewicz/DP-RAM-dual-heapsort.git f:/verilog_sva_gh_scraper/data/full_repos/296381206
git clone --depth 1 --no-tags https://github.com/casechrisbacher/Digital-Logic-ECEN2350.git f:/verilog_sva_gh_scraper/data/full_repos/297513247
git clone --depth 1 --no-tags https://github.com/1997wooji/digitalsystemdesign.git f:/verilog_sva_gh_scraper/data/full_repos/297275890
git clone --depth 1 --no-tags https://github.com/DhananjayV242/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/297062677
git clone --depth 1 --no-tags https://github.com/gracenikole/arch.git f:/verilog_sva_gh_scraper/data/full_repos/296967002
git clone --depth 1 --no-tags https://github.com/Wonicon/beihai.git f:/verilog_sva_gh_scraper/data/full_repos/297077745
git clone --depth 1 --no-tags https://github.com/kpaczos/PUC_Projekt_2020.git f:/verilog_sva_gh_scraper/data/full_repos/298631011
git clone --depth 1 --no-tags https://github.com/Pendulun/TrabalhoOc1.git f:/verilog_sva_gh_scraper/data/full_repos/298892596
git clone --depth 1 --no-tags https://github.com/eduhdm/oc1-tp2-processor.git f:/verilog_sva_gh_scraper/data/full_repos/299779281
git clone --depth 1 --no-tags https://github.com/Jason-Du/Music_key_detection-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/293392340
git clone --depth 1 --no-tags https://github.com/AnkitaMoholkar/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/295920072
git clone --depth 1 --no-tags https://github.com/thomaslindner/xu1-max10-testing.git f:/verilog_sva_gh_scraper/data/full_repos/295867338
git clone --depth 1 --no-tags https://github.com/Radislav123/SPDS_labs.git f:/verilog_sva_gh_scraper/data/full_repos/296025745
git clone --depth 1 --no-tags https://github.com/ViniGl/embarcados-avancados.git f:/verilog_sva_gh_scraper/data/full_repos/294230723
git clone --depth 1 --no-tags https://github.com/LiqingShenProject/NIOSII-Core.git f:/verilog_sva_gh_scraper/data/full_repos/300736315
git clone --depth 1 --no-tags https://github.com/fmerc/ece3829.git f:/verilog_sva_gh_scraper/data/full_repos/292445514
git clone --depth 1 --no-tags https://github.com/dpohanlon/FPGA-Comm.git f:/verilog_sva_gh_scraper/data/full_repos/301252896
git clone --depth 1 --no-tags https://github.com/vinayKumarSangwan/verilog-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/301452523
git clone --depth 1 --no-tags https://github.com/Tachyon01/TRNG.git f:/verilog_sva_gh_scraper/data/full_repos/301816884
git clone --depth 1 --no-tags https://github.com/shawshank96/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/300082362
git clone --depth 1 --no-tags https://github.com/jborza/altera-12864-demo.git f:/verilog_sva_gh_scraper/data/full_repos/301214670
git clone --depth 1 --no-tags https://github.com/AsciiShell/hse_spds_labs.git f:/verilog_sva_gh_scraper/data/full_repos/295433047
git clone --depth 1 --no-tags https://github.com/danellis/vga.git f:/verilog_sva_gh_scraper/data/full_repos/295619129
