<!-- Creator     : groff version 1.22.3 -->
<!-- CreationDate: Sun Aug 27 19:16:59 2017 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title></title>
</head>
<body>

<hr>


<p>TLB(8) LMBENCH TLB(8)</p>

<p style="margin-top: 1em">NAME <br>
tlb - TLB size and latency benchmark</p>

<p style="margin-top: 1em">SYNOPSIS <br>
tlb [ -L &lt;line size&gt; ] [ -M &lt;len&gt; ] [ -W
&lt;warmups&gt; ] [ -N &lt;repetitions&gt; ]</p>

<p style="margin-top: 1em">DESCRIPTION <br>
tlb tries to determine the size, in pages, of the TLB. The
largest amount of memory it will examine is len bytes.</p>

<p style="margin-top: 1em">tlb compares the memory latency
for two different pointer chains. The two chains occupy the
same amount of cache space, but they stress the memory
subsystem differently. The <br>
first chain accesses one word per page, while the second
chain randomly jumps through all the lines on a page before
jumping to the next page. When all of the pointers reside in
<br>
the cache (which is the usual case), and all of the pages
for the first chain reside in the TLB, then the average
memory latencies should be identical. Assuming there is a
fixed <br>
size TLB, then at some point the number of pages accessed by
the first page will be larger than the TLB. At this point
the average latency for each memory access for the first
<br>
chain will be a cache hit plus some fraction of a TLB
miss.</p>

<p style="margin-top: 1em">Once the TLB boundary is located
tlb reports the TLB miss latency as the TLB latency for
twice as many pages as the TLB can hold.</p>

<p style="margin-top: 1em">BUGS <br>
tlb is an experimental benchmark, but it seems to work well
on most systems. However, if a processor has a TLB hierarchy
tlb only finds the top level TLB.</p>

<p style="margin-top: 1em">SEE ALSO <br>
lmbench(8), line(8), cache(8), par_mem(8).</p>

<p style="margin-top: 1em">AUTHOR <br>
Carl Staelin and Larry McVoy</p>

<p style="margin-top: 1em">Comments, suggestions, and bug
reports are always welcome.</p>

<p style="margin-top: 1em">(c)2000 Carl Staelin and Larry
McVoy $Date$ TLB(8)</p>
<hr>
</body>
</html>
