

================================================================
== Vivado HLS Report for 'convolution_5'
================================================================
* Date:           Thu Nov  8 11:27:57 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lenet
* Solution:       lenet
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.703|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  24087|  24087|  24087|  24087|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  24085|  24085|        94|          8|          5|  3000|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1160|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     14|    1106|   2202|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|   1062|
|Register         |        0|      -|    4460|    480|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     14|    5566|   4904|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      6|       5|      9|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |conv1_fadd_32ns_3bkb_U59  |conv1_fadd_32ns_3bkb  |        0|      2|  205|  390|
    |conv1_fadd_32ns_3bkb_U60  |conv1_fadd_32ns_3bkb  |        0|      2|  205|  390|
    |conv1_fadd_32ns_3bkb_U61  |conv1_fadd_32ns_3bkb  |        0|      2|  205|  390|
    |conv1_fadd_32ns_3bkb_U62  |conv1_fadd_32ns_3bkb  |        0|      2|  205|  390|
    |conv1_fmul_32ns_3cud_U63  |conv1_fmul_32ns_3cud  |        0|      3|  143|  321|
    |conv1_fmul_32ns_3cud_U64  |conv1_fmul_32ns_3cud  |        0|      3|  143|  321|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     14| 1106| 2202|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |co_2_fu_893_p2                  |     +    |      0|  0|  15|           7|           1|
    |i_15_fu_833_p2                  |     +    |      0|  0|  12|           3|           1|
    |indvar_flatten_next3_fu_783_p2  |     +    |      0|  0|  12|          12|           1|
    |indvar_flatten_op_fu_887_p2     |     +    |      0|  0|  15|           6|           1|
    |j_10_fu_1196_p2                 |     +    |      0|  0|  12|           3|           1|
    |tmp_127_fu_922_p2               |     +    |      0|  0|  13|          10|          10|
    |tmp_130_fu_942_p2               |     +    |      0|  0|  14|          10|          10|
    |tmp_131_fu_948_p2               |     +    |      0|  0|  13|          10|           5|
    |tmp_132_fu_985_p2               |     +    |      0|  0|  13|          10|           6|
    |tmp_133_fu_990_p2               |     +    |      0|  0|  13|          10|           7|
    |tmp_134_fu_1050_p2              |     +    |      0|  0|  13|          10|           7|
    |tmp_135_fu_1055_p2              |     +    |      0|  0|  13|          10|           7|
    |tmp_136_fu_1080_p2              |     +    |      0|  0|  13|          10|           8|
    |tmp_137_fu_1085_p2              |     +    |      0|  0|  13|          10|           8|
    |tmp_139_fu_1134_p2              |     +    |      0|  0|  13|          10|          10|
    |tmp_140_fu_1140_p2              |     +    |      0|  0|  13|          10|           8|
    |tmp_141_fu_1207_p2              |     +    |      0|  0|  13|          10|           8|
    |tmp_142_fu_1212_p2              |     +    |      0|  0|  13|          10|           9|
    |tmp_143_fu_1237_p2              |     +    |      0|  0|  13|          10|           9|
    |tmp_144_fu_1242_p2              |     +    |      0|  0|  13|          10|           9|
    |tmp_145_fu_1267_p2              |     +    |      0|  0|  13|          10|           9|
    |tmp_146_fu_1272_p2              |     +    |      0|  0|  13|          10|           9|
    |tmp_147_fu_954_p2               |     +    |      0|  0|  13|          10|          10|
    |tmp_148_fu_1009_p2              |     +    |      0|  0|  13|          13|          13|
    |tmp_150_fu_963_p2               |     +    |      0|  0|  14|          10|          10|
    |tmp_151_fu_974_p2               |     +    |      0|  0|  13|          10|          10|
    |tmp_152_fu_1018_p2              |     +    |      0|  0|  13|          10|          10|
    |tmp_153_fu_1028_p2              |     +    |      0|  0|  13|          10|          10|
    |tmp_154_fu_1060_p2              |     +    |      0|  0|  13|          10|          10|
    |tmp_155_fu_1070_p2              |     +    |      0|  0|  13|          10|          10|
    |tmp_156_fu_1090_p2              |     +    |      0|  0|  13|          10|          10|
    |tmp_157_fu_1100_p2              |     +    |      0|  0|  13|          10|          10|
    |tmp_158_fu_1176_p2              |     +    |      0|  0|  13|          10|          10|
    |tmp_159_fu_1186_p2              |     +    |      0|  0|  13|          10|          10|
    |tmp_160_fu_1217_p2              |     +    |      0|  0|  13|          10|          10|
    |tmp_161_fu_1227_p2              |     +    |      0|  0|  13|          10|          10|
    |tmp_162_fu_1247_p2              |     +    |      0|  0|  13|          10|          10|
    |tmp_163_fu_1257_p2              |     +    |      0|  0|  13|          10|          10|
    |tmp_164_fu_1277_p2              |     +    |      0|  0|  13|          10|          10|
    |tmp_165_fu_1287_p2              |     +    |      0|  0|  13|          10|          10|
    |tmp_166_fu_1038_p2              |     +    |      0|  0|  13|          13|          13|
    |exitcond_mid_fu_827_p2          |    and   |      0|  0|   2|           1|           1|
    |or_cond3_fu_881_p2              |    and   |      0|  0|   2|           1|           1|
    |tmp_21_mid_fu_815_p2            |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten3_fu_777_p2     |   icmp   |      0|  0|  13|          12|          12|
    |exitcond_flatten_fu_789_p2      |   icmp   |      0|  0|  11|           6|           5|
    |exitcond_fu_821_p2              |   icmp   |      0|  0|   9|           3|           3|
    |tmp_128_fu_809_p2               |   icmp   |      0|  0|   9|           3|           4|
    |tmp_21_mid1_fu_861_p2           |   icmp   |      0|  0|   9|           3|           4|
    |tmp_38_fu_1149_p2               |   icmp   |      0|  0|   9|           3|           1|
    |tmp_72_fu_875_p2                |   icmp   |      0|  0|   9|           3|           4|
    |tmp_129_fu_839_p2               |    or    |      0|  0|   2|           1|           1|
    |tmp_149_fu_1155_p2              |    or    |      0|  0|   2|           1|           1|
    |tmp_37_fu_1145_p2               |    or    |      0|  0|   3|           3|           3|
    |i_mid_fu_795_p3                 |  select  |      0|  0|   3|           1|           1|
    |indvar_flatten_next_fu_1201_p3  |  select  |      0|  0|   6|           1|           1|
    |j_mid2_fu_845_p3                |  select  |      0|  0|   3|           1|           1|
    |p_10_fu_1313_p3                 |  select  |      0|  0|  32|           1|           1|
    |p_11_fu_1321_p3                 |  select  |      0|  0|  32|           1|           1|
    |p_12_fu_1297_p3                 |  select  |      0|  0|  32|           1|           1|
    |p_13_fu_1305_p3                 |  select  |      0|  0|  32|           1|           1|
    |p_14_fu_1160_p3                 |  select  |      0|  0|  32|           1|           1|
    |p_15_fu_1168_p3                 |  select  |      0|  0|  32|           1|           1|
    |p_1_fu_1352_p3                  |  select  |      0|  0|  32|           1|           1|
    |p_2_fu_1359_p3                  |  select  |      0|  0|  32|           1|           1|
    |p_3_fu_1366_p3                  |  select  |      0|  0|  32|           1|           1|
    |p_4_fu_1373_p3                  |  select  |      0|  0|  32|           1|           1|
    |p_5_fu_1380_p3                  |  select  |      0|  0|  32|           1|           1|
    |p_6_fu_1387_p3                  |  select  |      0|  0|  32|           1|           1|
    |p_7_fu_1395_p3                  |  select  |      0|  0|  32|           1|           1|
    |p_8_fu_1329_p3                  |  select  |      0|  0|  32|           1|           1|
    |p_9_fu_1337_p3                  |  select  |      0|  0|  32|           1|           1|
    |p_s_fu_1345_p3                  |  select  |      0|  0|  32|           1|           1|
    |tmp_20_mid2_fu_853_p3           |  select  |      0|  0|   3|           1|           3|
    |tmp_21_mid2_fu_867_p3           |  select  |      0|  0|   2|           1|           1|
    |tmp_mid2_v_fu_899_p3            |  select  |      0|  0|   7|           1|           7|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_803_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|1160|         464|         416|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter11                  |   9|          2|    1|          2|
    |ap_phi_mux_co_phi_fu_514_p4               |   9|          2|    7|         14|
    |ap_phi_mux_i_phi_fu_537_p4                |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten3_phi_fu_503_p4  |   9|          2|   12|         24|
    |ap_phi_mux_indvar_flatten_phi_fu_526_p4   |   9|          2|    6|         12|
    |ap_phi_mux_j_phi_fu_740_p4                |   9|          2|    3|          6|
    |ap_phi_mux_tmp_22_phi_fu_548_p4           |   9|          2|   32|         64|
    |ap_phi_mux_tmp_23_phi_fu_560_p4           |   9|          2|   32|         64|
    |ap_phi_mux_tmp_24_phi_fu_572_p4           |   9|          2|   32|         64|
    |ap_phi_mux_tmp_25_phi_fu_584_p4           |   9|          2|   32|         64|
    |ap_phi_mux_tmp_26_phi_fu_596_p4           |   9|          2|   32|         64|
    |ap_phi_mux_tmp_27_phi_fu_608_p4           |   9|          2|   32|         64|
    |ap_phi_mux_tmp_28_phi_fu_620_p4           |   9|          2|   32|         64|
    |ap_phi_mux_tmp_29_phi_fu_632_p4           |   9|          2|   32|         64|
    |ap_phi_mux_tmp_30_phi_fu_656_p4           |   9|          2|   32|         64|
    |ap_phi_mux_tmp_31_phi_fu_668_p4           |   9|          2|   32|         64|
    |ap_phi_mux_tmp_32_phi_fu_680_p4           |   9|          2|   32|         64|
    |ap_phi_mux_tmp_33_phi_fu_692_p4           |   9|          2|   32|         64|
    |ap_phi_mux_tmp_34_phi_fu_704_p4           |   9|          2|   32|         64|
    |ap_phi_mux_tmp_35_phi_fu_716_p4           |   9|          2|   32|         64|
    |ap_phi_mux_tmp_36_phi_fu_728_p4           |   9|          2|   32|         64|
    |ap_phi_mux_tmp_s_phi_fu_644_p4            |   9|          2|   32|         64|
    |co_reg_510                                |   9|          2|    7|         14|
    |grp_fu_747_p0                             |  44|          9|   32|        288|
    |grp_fu_747_p1                             |  44|          9|   32|        288|
    |grp_fu_751_p0                             |  44|          9|   32|        288|
    |grp_fu_751_p1                             |  44|          9|   32|        288|
    |grp_fu_755_p0                             |  44|          9|   32|        288|
    |grp_fu_755_p1                             |  44|          9|   32|        288|
    |grp_fu_759_p0                             |  44|          9|   32|        288|
    |grp_fu_759_p1                             |  44|          9|   32|        288|
    |grp_fu_763_p0                             |  44|          9|   32|        288|
    |grp_fu_763_p1                             |  44|          9|   32|        288|
    |grp_fu_767_p0                             |  44|          9|   32|        288|
    |grp_fu_767_p1                             |  44|          9|   32|        288|
    |i_reg_533                                 |   9|          2|    3|          6|
    |indvar_flatten3_reg_499                   |   9|          2|   12|         24|
    |indvar_flatten_reg_522                    |   9|          2|    6|         12|
    |input_r_address0                          |  44|          9|    9|         81|
    |input_r_address1                          |  44|          9|    9|         81|
    |j_reg_736                                 |   9|          2|    3|          6|
    |tmp_22_reg_544                            |   9|          2|   32|         64|
    |tmp_23_reg_556                            |   9|          2|   32|         64|
    |tmp_24_reg_568                            |   9|          2|   32|         64|
    |tmp_25_reg_580                            |   9|          2|   32|         64|
    |tmp_26_reg_592                            |   9|          2|   32|         64|
    |tmp_27_reg_604                            |   9|          2|   32|         64|
    |tmp_28_reg_616                            |   9|          2|   32|         64|
    |tmp_29_reg_628                            |   9|          2|   32|         64|
    |tmp_30_reg_652                            |   9|          2|   32|         64|
    |tmp_31_reg_664                            |   9|          2|   32|         64|
    |tmp_32_reg_676                            |   9|          2|   32|         64|
    |tmp_33_reg_688                            |   9|          2|   32|         64|
    |tmp_34_reg_700                            |   9|          2|   32|         64|
    |tmp_35_reg_712                            |   9|          2|   32|         64|
    |tmp_36_reg_724                            |   9|          2|   32|         64|
    |tmp_s_reg_640                             |   9|          2|   32|         64|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |1062|        225| 1491|       5805|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9        |   1|   0|    1|          0|
    |bias_load_reg_2199             |  32|   0|   32|          0|
    |co_reg_510                     |   7|   0|    7|          0|
    |exitcond_flatten3_reg_1407     |   1|   0|    1|          0|
    |exitcond_flatten_reg_1416      |   1|   0|    1|          0|
    |i_reg_533                      |   3|   0|    3|          0|
    |indvar_flatten3_reg_499        |  12|   0|   12|          0|
    |indvar_flatten_next3_reg_1411  |  12|   0|   12|          0|
    |indvar_flatten_next_reg_1708   |   6|   0|    6|          0|
    |indvar_flatten_op_reg_1445     |   6|   0|    6|          0|
    |indvar_flatten_reg_522         |   6|   0|    6|          0|
    |input_load_10_reg_1793         |  32|   0|   32|          0|
    |input_load_11_reg_1798         |  32|   0|   32|          0|
    |input_load_12_reg_1843         |  32|   0|   32|          0|
    |input_load_13_reg_1848         |  32|   0|   32|          0|
    |input_load_14_reg_1893         |  32|   0|   32|          0|
    |input_load_15_reg_1898         |  32|   0|   32|          0|
    |input_load_1_reg_1550          |  32|   0|   32|          0|
    |input_load_2_reg_1585          |  32|   0|   32|          0|
    |input_load_3_reg_1590          |  32|   0|   32|          0|
    |input_load_4_reg_1625          |  32|   0|   32|          0|
    |input_load_5_reg_1630          |  32|   0|   32|          0|
    |input_load_6_reg_1693          |  32|   0|   32|          0|
    |input_load_7_reg_1698          |  32|   0|   32|          0|
    |input_load_8_reg_1743          |  32|   0|   32|          0|
    |input_load_9_reg_1748          |  32|   0|   32|          0|
    |input_load_reg_1545            |  32|   0|   32|          0|
    |j_10_reg_1703                  |   3|   0|    3|          0|
    |j_mid2_reg_1423                |   3|   0|    3|          0|
    |j_reg_736                      |   3|   0|    3|          0|
    |or_cond3_reg_1441              |   1|   0|    1|          0|
    |p_14_reg_1653                  |  32|   0|   32|          0|
    |p_15_reg_1658                  |  32|   0|   32|          0|
    |p_1_reg_1958                   |  32|   0|   32|          0|
    |p_2_reg_1963                   |  32|   0|   32|          0|
    |p_3_reg_1968                   |  32|   0|   32|          0|
    |p_4_reg_1973                   |  32|   0|   32|          0|
    |p_5_reg_1978                   |  32|   0|   32|          0|
    |p_s_reg_1953                   |  32|   0|   32|          0|
    |reg_771                        |  32|   0|   32|          0|
    |tmp_130_reg_1456               |  10|   0|   10|          0|
    |tmp_147_reg_1473               |  10|   0|   10|          0|
    |tmp_149_reg_1635               |   1|   0|    1|          0|
    |tmp_20_mid2_reg_1431           |   3|   0|    3|          0|
    |tmp_220_cast_reg_1517          |  13|   0|   64|         51|
    |tmp_22_reg_544                 |  32|   0|   32|          0|
    |tmp_23_reg_556                 |  32|   0|   32|          0|
    |tmp_24_reg_568                 |  32|   0|   32|          0|
    |tmp_25_reg_580                 |  32|   0|   32|          0|
    |tmp_26_reg_592                 |  32|   0|   32|          0|
    |tmp_27_reg_604                 |  32|   0|   32|          0|
    |tmp_28_reg_616                 |  32|   0|   32|          0|
    |tmp_29_reg_628                 |  32|   0|   32|          0|
    |tmp_30_reg_652                 |  32|   0|   32|          0|
    |tmp_31_reg_664                 |  32|   0|   32|          0|
    |tmp_32_reg_676                 |  32|   0|   32|          0|
    |tmp_33_reg_688                 |  32|   0|   32|          0|
    |tmp_34_reg_700                 |  32|   0|   32|          0|
    |tmp_35_reg_712                 |  32|   0|   32|          0|
    |tmp_36_reg_724                 |  32|   0|   32|          0|
    |tmp_39_cast_reg_1479           |   3|   0|   10|          7|
    |tmp_40_reg_1773                |  32|   0|   32|          0|
    |tmp_41_reg_1993                |  32|   0|   32|          0|
    |tmp_42_reg_1778                |  32|   0|   32|          0|
    |tmp_43_reg_1999                |  32|   0|   32|          0|
    |tmp_44_reg_1823                |  32|   0|   32|          0|
    |tmp_45_reg_2015                |  32|   0|   32|          0|
    |tmp_46_reg_1828                |  32|   0|   32|          0|
    |tmp_47_reg_2021                |  32|   0|   32|          0|
    |tmp_47_reg_2021_pp0_iter2_reg  |  32|   0|   32|          0|
    |tmp_48_reg_1873                |  32|   0|   32|          0|
    |tmp_49_reg_2037                |  32|   0|   32|          0|
    |tmp_50_reg_1878                |  32|   0|   32|          0|
    |tmp_51_reg_2043                |  32|   0|   32|          0|
    |tmp_52_reg_1913                |  32|   0|   32|          0|
    |tmp_53_reg_2059                |  32|   0|   32|          0|
    |tmp_54_reg_1918                |  32|   0|   32|          0|
    |tmp_55_reg_2065                |  32|   0|   32|          0|
    |tmp_56_reg_1943                |  32|   0|   32|          0|
    |tmp_57_reg_2071                |  32|   0|   32|          0|
    |tmp_58_reg_1948                |  32|   0|   32|          0|
    |tmp_59_reg_2077                |  32|   0|   32|          0|
    |tmp_60_reg_2005                |  32|   0|   32|          0|
    |tmp_61_reg_2083                |  32|   0|   32|          0|
    |tmp_62_reg_2010                |  32|   0|   32|          0|
    |tmp_63_reg_2089                |  32|   0|   32|          0|
    |tmp_64_reg_2027                |  32|   0|   32|          0|
    |tmp_65_reg_2100                |  32|   0|   32|          0|
    |tmp_66_reg_2032                |  32|   0|   32|          0|
    |tmp_67_reg_2106                |  32|   0|   32|          0|
    |tmp_68_reg_2049                |  32|   0|   32|          0|
    |tmp_69_reg_2112                |  32|   0|   32|          0|
    |tmp_70_reg_2054                |  32|   0|   32|          0|
    |tmp_71_reg_2118                |  32|   0|   32|          0|
    |tmp_73_reg_2095                |  32|   0|   32|          0|
    |tmp_74_reg_2124                |  32|   0|   32|          0|
    |tmp_75_reg_2129                |  32|   0|   32|          0|
    |tmp_76_reg_2134                |  32|   0|   32|          0|
    |tmp_77_reg_2139                |  32|   0|   32|          0|
    |tmp_78_reg_2144                |  32|   0|   32|          0|
    |tmp_79_reg_2149                |  32|   0|   32|          0|
    |tmp_80_reg_2154                |  32|   0|   32|          0|
    |tmp_81_reg_2159                |  32|   0|   32|          0|
    |tmp_83_reg_2164                |  32|   0|   32|          0|
    |tmp_84_reg_2169                |  32|   0|   32|          0|
    |tmp_85_reg_2174                |  32|   0|   32|          0|
    |tmp_86_reg_2179                |  32|   0|   32|          0|
    |tmp_87_reg_2194                |  32|   0|   32|          0|
    |tmp_mid2_reg_2184              |   7|   0|   64|         57|
    |tmp_mid2_v_reg_1450            |   7|   0|    7|          0|
    |tmp_s_reg_640                  |  32|   0|   32|          0|
    |weights_0_load_reg_1575        |  32|   0|   32|          0|
    |weights_10_load_reg_1833       |  32|   0|   32|          0|
    |weights_11_load_reg_1838       |  32|   0|   32|          0|
    |weights_12_load_reg_1883       |  32|   0|   32|          0|
    |weights_13_load_reg_1888       |  32|   0|   32|          0|
    |weights_14_load_reg_1923       |  32|   0|   32|          0|
    |weights_15_load_reg_1928       |  32|   0|   32|          0|
    |weights_1_load_reg_1580        |  32|   0|   32|          0|
    |weights_2_load_reg_1615        |  32|   0|   32|          0|
    |weights_3_load_reg_1620        |  32|   0|   32|          0|
    |weights_4_load_reg_1683        |  32|   0|   32|          0|
    |weights_5_load_reg_1688        |  32|   0|   32|          0|
    |weights_6_load_reg_1733        |  32|   0|   32|          0|
    |weights_7_load_reg_1738        |  32|   0|   32|          0|
    |weights_8_load_reg_1783        |  32|   0|   32|          0|
    |weights_9_load_reg_1788        |  32|   0|   32|          0|
    |exitcond_flatten3_reg_1407     |  64|  32|    1|          0|
    |or_cond3_reg_1441              |  64|  32|    1|          0|
    |tmp_49_reg_2037                |  64|  32|   32|          0|
    |tmp_51_reg_2043                |  64|  32|   32|          0|
    |tmp_53_reg_2059                |  64|  32|   32|          0|
    |tmp_55_reg_2065                |  64|  32|   32|          0|
    |tmp_57_reg_2071                |  64|  32|   32|          0|
    |tmp_59_reg_2077                |  64|  32|   32|          0|
    |tmp_61_reg_2083                |  64|  32|   32|          0|
    |tmp_63_reg_2089                |  64|  32|   32|          0|
    |tmp_65_reg_2100                |  64|  32|   32|          0|
    |tmp_67_reg_2106                |  64|  32|   32|          0|
    |tmp_69_reg_2112                |  64|  32|   32|          0|
    |tmp_71_reg_2118                |  64|  32|   32|          0|
    |tmp_mid2_v_reg_1450            |  64|  32|    7|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |4460| 480| 4008|        115|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | convolution_5 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | convolution_5 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | convolution_5 | return value |
|ap_done              | out |    1| ap_ctrl_hs | convolution_5 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | convolution_5 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | convolution_5 | return value |
|input_r_address0     | out |    9|  ap_memory |    input_r    |     array    |
|input_r_ce0          | out |    1|  ap_memory |    input_r    |     array    |
|input_r_q0           |  in |   32|  ap_memory |    input_r    |     array    |
|input_r_address1     | out |    9|  ap_memory |    input_r    |     array    |
|input_r_ce1          | out |    1|  ap_memory |    input_r    |     array    |
|input_r_q1           |  in |   32|  ap_memory |    input_r    |     array    |
|weights_0_address0   | out |   12|  ap_memory |   weights_0   |     array    |
|weights_0_ce0        | out |    1|  ap_memory |   weights_0   |     array    |
|weights_0_q0         |  in |   32|  ap_memory |   weights_0   |     array    |
|weights_1_address0   | out |   12|  ap_memory |   weights_1   |     array    |
|weights_1_ce0        | out |    1|  ap_memory |   weights_1   |     array    |
|weights_1_q0         |  in |   32|  ap_memory |   weights_1   |     array    |
|weights_2_address0   | out |   12|  ap_memory |   weights_2   |     array    |
|weights_2_ce0        | out |    1|  ap_memory |   weights_2   |     array    |
|weights_2_q0         |  in |   32|  ap_memory |   weights_2   |     array    |
|weights_3_address0   | out |   12|  ap_memory |   weights_3   |     array    |
|weights_3_ce0        | out |    1|  ap_memory |   weights_3   |     array    |
|weights_3_q0         |  in |   32|  ap_memory |   weights_3   |     array    |
|weights_4_address0   | out |   12|  ap_memory |   weights_4   |     array    |
|weights_4_ce0        | out |    1|  ap_memory |   weights_4   |     array    |
|weights_4_q0         |  in |   32|  ap_memory |   weights_4   |     array    |
|weights_5_address0   | out |   12|  ap_memory |   weights_5   |     array    |
|weights_5_ce0        | out |    1|  ap_memory |   weights_5   |     array    |
|weights_5_q0         |  in |   32|  ap_memory |   weights_5   |     array    |
|weights_6_address0   | out |   12|  ap_memory |   weights_6   |     array    |
|weights_6_ce0        | out |    1|  ap_memory |   weights_6   |     array    |
|weights_6_q0         |  in |   32|  ap_memory |   weights_6   |     array    |
|weights_7_address0   | out |   12|  ap_memory |   weights_7   |     array    |
|weights_7_ce0        | out |    1|  ap_memory |   weights_7   |     array    |
|weights_7_q0         |  in |   32|  ap_memory |   weights_7   |     array    |
|weights_8_address0   | out |   12|  ap_memory |   weights_8   |     array    |
|weights_8_ce0        | out |    1|  ap_memory |   weights_8   |     array    |
|weights_8_q0         |  in |   32|  ap_memory |   weights_8   |     array    |
|weights_9_address0   | out |   12|  ap_memory |   weights_9   |     array    |
|weights_9_ce0        | out |    1|  ap_memory |   weights_9   |     array    |
|weights_9_q0         |  in |   32|  ap_memory |   weights_9   |     array    |
|weights_10_address0  | out |   12|  ap_memory |   weights_10  |     array    |
|weights_10_ce0       | out |    1|  ap_memory |   weights_10  |     array    |
|weights_10_q0        |  in |   32|  ap_memory |   weights_10  |     array    |
|weights_11_address0  | out |   12|  ap_memory |   weights_11  |     array    |
|weights_11_ce0       | out |    1|  ap_memory |   weights_11  |     array    |
|weights_11_q0        |  in |   32|  ap_memory |   weights_11  |     array    |
|weights_12_address0  | out |   12|  ap_memory |   weights_12  |     array    |
|weights_12_ce0       | out |    1|  ap_memory |   weights_12  |     array    |
|weights_12_q0        |  in |   32|  ap_memory |   weights_12  |     array    |
|weights_13_address0  | out |   12|  ap_memory |   weights_13  |     array    |
|weights_13_ce0       | out |    1|  ap_memory |   weights_13  |     array    |
|weights_13_q0        |  in |   32|  ap_memory |   weights_13  |     array    |
|weights_14_address0  | out |   12|  ap_memory |   weights_14  |     array    |
|weights_14_ce0       | out |    1|  ap_memory |   weights_14  |     array    |
|weights_14_q0        |  in |   32|  ap_memory |   weights_14  |     array    |
|weights_15_address0  | out |   12|  ap_memory |   weights_15  |     array    |
|weights_15_ce0       | out |    1|  ap_memory |   weights_15  |     array    |
|weights_15_q0        |  in |   32|  ap_memory |   weights_15  |     array    |
|bias_address0        | out |    7|  ap_memory |      bias     |     array    |
|bias_ce0             | out |    1|  ap_memory |      bias     |     array    |
|bias_q0              |  in |   32|  ap_memory |      bias     |     array    |
|output_0_0_address0  | out |    7|  ap_memory |   output_0_0  |     array    |
|output_0_0_ce0       | out |    1|  ap_memory |   output_0_0  |     array    |
|output_0_0_we0       | out |    1|  ap_memory |   output_0_0  |     array    |
|output_0_0_d0        | out |   32|  ap_memory |   output_0_0  |     array    |
+---------------------+-----+-----+------------+---------------+--------------+

