Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,8
design__inferred_latch__count,0
design__instance__count,4201
design__instance__area,71304.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00201597111299634
power__switching__total,0.0003776246740017086
power__leakage__total,0.00000424505515184137
power__total,0.002397840842604637
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,3.6737858239836823
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,4.173785879494835
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09846307381462317
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.742362414775116
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.098463
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,3.5680943654070485
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,4.068094420918201
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5968159468887053
timing__setup__ws__corner:nom_slow_1p08V_125C,13.30863457108031
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.596816
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,3.631295367183516
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,4.131295422694669
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2761675410968493
timing__setup__ws__corner:nom_typ_1p20V_25C,14.228189695819976
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.276168
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,3.6737858239836823
clock__skew__worst_setup,4.068094420918201
timing__hold__ws,0.09846307381462317
timing__setup__ws,13.30863457108031
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.098463
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 419.52 313.74
design__core__bbox,2.88 3.78 416.64 309.96
design__io,45
design__die__area,131620
design__core__area,126685
design__instance__count__stdcell,4201
design__instance__area__stdcell,71304.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.562846
design__instance__utilization__stdcell,0.562846
design__rows,81
design__rows:CoreSite,81
design__sites,69822
design__sites:CoreSite,69822
design__instance__count__class:buffer,2
design__instance__area__class:buffer,18.144
design__instance__count__class:inverter,70
design__instance__area__class:inverter,384.653
design__instance__count__class:sequential_cell,667
design__instance__area__class:sequential_cell,31465.3
design__instance__count__class:multi_input_combinational_cell,2056
design__instance__area__class:multi_input_combinational_cell,19348.8
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1274
design__instance__area__class:timing_repair_buffer,18915.1
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,84697.3
design__violations,0
design__instance__count__class:clock_buffer,113
design__instance__area__class:clock_buffer,1025.14
design__instance__count__class:clock_inverter,19
design__instance__area__class:clock_inverter,146.966
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,960
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,4856
route__net__special,2
route__drc_errors__iter:0,1976
route__wirelength__iter:0,91674
route__drc_errors__iter:1,675
route__wirelength__iter:1,90463
route__drc_errors__iter:2,685
route__wirelength__iter:2,90105
route__drc_errors__iter:3,53
route__wirelength__iter:3,89748
route__drc_errors__iter:4,4
route__wirelength__iter:4,89709
route__drc_errors__iter:5,0
route__wirelength__iter:5,89711
route__drc_errors,0
route__wirelength,89711
route__vias,23536
route__vias__singlecut,23536
route__vias__multicut,0
design__disconnected_pin__count,8
design__critical_disconnected_pin__count,0
route__wirelength__max,621.22
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,665
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,665
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,665
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,665
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000160059
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000173504
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000526194
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000173504
design_powergrid__voltage__worst,0.0000173504
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000173504
design_powergrid__drop__worst__net:VPWR,0.0000160059
design_powergrid__voltage__worst__net:VGND,0.0000173504
design_powergrid__drop__worst__net:VGND,0.0000173504
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000006219999999999999739709079238370037501226761378347873687744140625
ir__drop__worst,0.00001599999999999999927596978921418013896982301957905292510986328125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
