#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Nov  5 19:01:11 2025
# Process ID: 394871
# Current directory: /home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1
# Command line: vivado -log design_riscv_cache_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_riscv_cache_wrapper.tcl -notrace
# Log file: /home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper.vdi
# Journal file: /home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/vivado.jou
# Running On: sogang-500TGA-500SGA, OS: Linux, CPU Frequency: 3417.475 MHz, CPU Physical cores: 10, Host memory: 16429 MB
#-----------------------------------------------------------
source design_riscv_cache_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/confmc/2020.06/hwlib/trx_axi/gen_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top design_riscv_cache_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_axi_bram_ctrl_0_0/design_riscv_cache_axi_bram_ctrl_0_0.dcp' for cell 'design_riscv_cache_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_axi_bram_ctrl_0_bram_0/design_riscv_cache_axi_bram_ctrl_0_bram_0.dcp' for cell 'design_riscv_cache_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_bfm_axi_if_0_0/design_riscv_cache_bfm_axi_if_0_0.dcp' for cell 'design_riscv_cache_i/bfm_axi_if_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_clk_wiz_0_0/design_riscv_cache_clk_wiz_0_0.dcp' for cell 'design_riscv_cache_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_proc_sys_reset_0_0/design_riscv_cache_proc_sys_reset_0_0.dcp' for cell 'design_riscv_cache_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_riscv_cache_soc_0_0/design_riscv_cache_riscv_cache_soc_0_0.dcp' for cell 'design_riscv_cache_i/riscv_cache_soc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_rstmgra_0_0/design_riscv_cache_rstmgra_0_0.dcp' for cell 'design_riscv_cache_i/rstmgra_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2933.035 ; gain = 0.000 ; free physical = 8796 ; free virtual = 85455
INFO: [Netlist 29-17] Analyzing 1074 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_sda'; it is not accessible from the fabric routing.
Parsing XDC File [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_clk_wiz_0_0/design_riscv_cache_clk_wiz_0_0_board.xdc] for cell 'design_riscv_cache_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_clk_wiz_0_0/design_riscv_cache_clk_wiz_0_0_board.xdc] for cell 'design_riscv_cache_i/clk_wiz_0/inst'
Parsing XDC File [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_clk_wiz_0_0/design_riscv_cache_clk_wiz_0_0.xdc] for cell 'design_riscv_cache_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_clk_wiz_0_0/design_riscv_cache_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_clk_wiz_0_0/design_riscv_cache_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_clk_wiz_0_0/design_riscv_cache_clk_wiz_0_0.xdc] for cell 'design_riscv_cache_i/clk_wiz_0/inst'
Parsing XDC File [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_proc_sys_reset_0_0/design_riscv_cache_proc_sys_reset_0_0_board.xdc] for cell 'design_riscv_cache_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_proc_sys_reset_0_0/design_riscv_cache_proc_sys_reset_0_0_board.xdc] for cell 'design_riscv_cache_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_proc_sys_reset_0_0/design_riscv_cache_proc_sys_reset_0_0.xdc] for cell 'design_riscv_cache_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_proc_sys_reset_0_0/design_riscv_cache_proc_sys_reset_0_0.xdc] for cell 'design_riscv_cache_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/con-fmc_lpc_zed.xdc]
Finished Parsing XDC File [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/con-fmc_lpc_zed.xdc]
Parsing XDC File [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_etc.xdc]
Finished Parsing XDC File [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_etc.xdc]
Parsing XDC File [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc]
WARNING: [Constraints 18-619] A clock with name 'BOARD_CLK_IN' already exists, overwriting the previous clock with the same name. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:14]
Finished Parsing XDC File [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc]
INFO: [Project 1-1714] 18 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[0].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[10].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[11].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[12].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[13].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[14].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[15].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[16].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[17].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[18].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[19].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[1].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[20].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[21].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[22].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[23].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[24].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[25].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[26].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[27].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[28].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[29].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[2].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[30].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[31].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[3].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[4].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[5].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[6].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[7].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[8].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[9].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2957.812 ; gain = 0.000 ; free physical = 8290 ; free virtual = 84957
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 106 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 33 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 17 instances
  RAM64M => RAM64M (RAMD64E(x4)): 56 instances

20 Infos, 33 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2957.812 ; gain = 24.777 ; free physical = 8290 ; free virtual = 84957
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3021.844 ; gain = 64.031 ; free physical = 8284 ; free virtual = 84953

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2cd908b80

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3021.844 ; gain = 0.000 ; free physical = 8279 ; free virtual = 84948

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_1 into driver instance design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_1 into driver instance design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_DUAL_ADDR_CNT.bram_addr_int[16]_i_4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[16]_i_1 into driver instance design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/GEN_AWREADY.axi_awready_int_i_3, which resulted in an inversion of 22 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1 into driver instance design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SYS_RST_N_INST_0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/u2f_wr_full_inferred_i_1 into driver instance design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tready_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_head[4]_i_1__0 into driver instance design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_head[4]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_u2f_fifo/fifo_head[4]_i_1 into driver instance design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_u2f_fifo/fifo_head[4]_i_2__0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_head[4]_i_1 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_head[4]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s1/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_head[4]_i_1__0 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s1/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_head[4]_i_2__0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s2/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_head[4]_i_1__1 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s2/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_head[4]_i_2__1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/arlen_reg[0]_i_1 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/arlen_reg[5]_i_4, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_head[4]_i_1__2 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_head[4]_i_2__2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/dividend_q[3]_i_2 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/divisor_q[62]_i_3, which resulted in an inversion of 127 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[7]_i_15 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_r2_carry_i_9, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/dividend_q[31]_i_24 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/csr_wdata_e1_q[31]_i_3, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/divisor_q[62]_i_5 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/operand_b_e1_q[32]_i_2, which resulted in an inversion of 47 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/result_q[31]_i_1 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/result_q[31]_i_4, which resulted in an inversion of 45 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_mux/select_q_i_1 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_mux/select_q_i_2, which resulted in an inversion of 80 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/pc_f_q[31]_i_1 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/pc_f_q[31]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18a5a3f06

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3202.938 ; gain = 0.000 ; free physical = 8049 ; free virtual = 84718
INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 80 cells
INFO: [Opt 31-1021] In phase Retarget, 167 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 180e09f38

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.40 . Memory (MB): peak = 3202.938 ; gain = 0.000 ; free physical = 8049 ; free virtual = 84718
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 12 cells
INFO: [Opt 31-1021] In phase Constant propagation, 163 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 96729d04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3202.938 ; gain = 0.000 ; free physical = 8049 ; free virtual = 84718
INFO: [Opt 31-389] Phase Sweep created 12 cells and removed 601 cells
INFO: [Opt 31-1021] In phase Sweep, 508 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 96729d04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 3202.938 ; gain = 0.000 ; free physical = 8049 ; free virtual = 84717
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 96729d04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3202.938 ; gain = 0.000 ; free physical = 8049 ; free virtual = 84717
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ff9b154b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3202.938 ; gain = 0.000 ; free physical = 8048 ; free virtual = 84716
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 174 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              11  |              80  |                                            167  |
|  Constant propagation         |               5  |              12  |                                            163  |
|  Sweep                        |              12  |             601  |                                            508  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            174  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3202.938 ; gain = 0.000 ; free physical = 8048 ; free virtual = 84716
Ending Logic Optimization Task | Checksum: 26047a3bb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3202.938 ; gain = 0.000 ; free physical = 8048 ; free virtual = 84716

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 36 BRAM(s) out of a total of 80 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 34 newly gated: 0 Total Ports: 160
Ending PowerOpt Patch Enables Task | Checksum: 2107031e9

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7909 ; free virtual = 84580
Ending Power Optimization Task | Checksum: 2107031e9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3610.453 ; gain = 407.516 ; free physical = 7927 ; free virtual = 84598

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 16e8ab35d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7944 ; free virtual = 84616
Ending Final Cleanup Task | Checksum: 16e8ab35d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7944 ; free virtual = 84617

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7944 ; free virtual = 84617
Ending Netlist Obfuscation Task | Checksum: 16e8ab35d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7944 ; free virtual = 84617
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 33 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3610.453 ; gain = 652.641 ; free physical = 7944 ; free virtual = 84617
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7945 ; free virtual = 84620
INFO: [Common 17-1381] The checkpoint '/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_riscv_cache_wrapper_drc_opted.rpt -pb design_riscv_cache_wrapper_drc_opted.pb -rpx design_riscv_cache_wrapper_drc_opted.rpx
Command: report_drc -file design_riscv_cache_wrapper_drc_opted.rpt -pb design_riscv_cache_wrapper_drc_opted.pb -rpx design_riscv_cache_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7893 ; free virtual = 84579
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[0] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[0]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[2]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[10] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[10]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[12]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[11] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[11]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[13]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[12] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[12]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[14]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[13] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[13]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[15]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[14] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[14]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[16]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[1] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[1]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[3]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[2] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[2]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[4]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[3] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[3]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[5]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[4] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[4]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[6]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[5] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[5]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[7]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[6] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[6]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[8]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[7] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[7]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[9]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[8] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[8]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[10]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[9] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[9]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[11]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRBWRADDR[10] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRBWRADDR[10]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Traddr_reg[12]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRBWRADDR[11] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRBWRADDR[11]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Traddr_reg[13]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRBWRADDR[12] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRBWRADDR[12]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Traddr_reg[14]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRBWRADDR[13] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRBWRADDR[13]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Traddr_reg[15]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRBWRADDR[14] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRBWRADDR[14]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Traddr_reg[16]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_33) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/cmd_ready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0] (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1] (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2] (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3] (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/state_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_head_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_head_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_head_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_head_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_tail_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_tail_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_tail_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_tail_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_tail_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7904 ; free virtual = 84592
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16d31fb36

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7904 ; free virtual = 84592
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7904 ; free virtual = 84592

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a0618a51

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7865 ; free virtual = 84573

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2105c8863

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7775 ; free virtual = 84524

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2105c8863

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7775 ; free virtual = 84524
Phase 1 Placer Initialization | Checksum: 2105c8863

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7784 ; free virtual = 84525

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2869c2dff

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7843 ; free virtual = 84588

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 214a049dc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7835 ; free virtual = 84578

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ccbb9eb6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7835 ; free virtual = 84578

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 367 LUTNM shape to break, 672 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 95, two critical 272, total 367, new lutff created 49
INFO: [Physopt 32-1138] End 1 Pass. Optimized 646 nets or LUTs. Breaked 367 LUTs, combined 279 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7830 ; free virtual = 84566

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          367  |            279  |                   646  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          367  |            279  |                   646  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 14e45a41e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7830 ; free virtual = 84566
Phase 2.4 Global Placement Core | Checksum: 17cba0a65

Time (s): cpu = 00:00:39 ; elapsed = 00:00:13 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7827 ; free virtual = 84564
Phase 2 Global Placement | Checksum: 17cba0a65

Time (s): cpu = 00:00:39 ; elapsed = 00:00:13 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7830 ; free virtual = 84567

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1613e02a4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:14 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7829 ; free virtual = 84565

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14b5912fd

Time (s): cpu = 00:00:42 ; elapsed = 00:00:14 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7830 ; free virtual = 84566

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20e4fe44b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:14 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7830 ; free virtual = 84566

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2290ef7f5

Time (s): cpu = 00:00:42 ; elapsed = 00:00:14 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7830 ; free virtual = 84566

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1a98b0241

Time (s): cpu = 00:00:45 ; elapsed = 00:00:16 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7825 ; free virtual = 84562

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 166750948

Time (s): cpu = 00:00:48 ; elapsed = 00:00:18 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7799 ; free virtual = 84536

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1b3bca3bd

Time (s): cpu = 00:00:48 ; elapsed = 00:00:19 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7803 ; free virtual = 84541

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 18cfb6077

Time (s): cpu = 00:00:48 ; elapsed = 00:00:19 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7803 ; free virtual = 84541

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1577e795e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:21 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7796 ; free virtual = 84533
Phase 3 Detail Placement | Checksum: 1577e795e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:21 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7796 ; free virtual = 84534

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 262eabf1b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.042 | TNS=-9211.357 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e1171d06

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7758 ; free virtual = 84497
INFO: [Place 46-33] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 17124e81f

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7757 ; free virtual = 84496
Phase 4.1.1.1 BUFG Insertion | Checksum: 262eabf1b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:22 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7757 ; free virtual = 84496

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.603. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 250adda92

Time (s): cpu = 00:01:04 ; elapsed = 00:00:26 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7765 ; free virtual = 84503

Time (s): cpu = 00:01:04 ; elapsed = 00:00:26 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7765 ; free virtual = 84503
Phase 4.1 Post Commit Optimization | Checksum: 250adda92

Time (s): cpu = 00:01:04 ; elapsed = 00:00:26 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7765 ; free virtual = 84503

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 250adda92

Time (s): cpu = 00:01:05 ; elapsed = 00:00:26 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7763 ; free virtual = 84502

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                2x2|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 250adda92

Time (s): cpu = 00:01:05 ; elapsed = 00:00:26 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7763 ; free virtual = 84502
Phase 4.3 Placer Reporting | Checksum: 250adda92

Time (s): cpu = 00:01:05 ; elapsed = 00:00:26 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7761 ; free virtual = 84499

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7761 ; free virtual = 84499

Time (s): cpu = 00:01:05 ; elapsed = 00:00:26 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7761 ; free virtual = 84499
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 260c5f8f8

Time (s): cpu = 00:01:05 ; elapsed = 00:00:26 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7761 ; free virtual = 84499
Ending Placer Task | Checksum: 17e30cbf2

Time (s): cpu = 00:01:05 ; elapsed = 00:00:26 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7761 ; free virtual = 84499
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 75 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:27 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7794 ; free virtual = 84533
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7756 ; free virtual = 84519
INFO: [Common 17-1381] The checkpoint '/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_riscv_cache_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7752 ; free virtual = 84497
INFO: [runtcl-4] Executing : report_utilization -file design_riscv_cache_wrapper_utilization_placed.rpt -pb design_riscv_cache_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_riscv_cache_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7731 ; free virtual = 84475
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.06s |  WALL: 0.76s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7721 ; free virtual = 84466

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.603 | TNS=-8746.970 |
Phase 1 Physical Synthesis Initialization | Checksum: e778b7b5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7718 ; free virtual = 84461
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.603 | TNS=-8746.970 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: e778b7b5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7718 ; free virtual = 84461

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.603 | TNS=-8746.970 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/dcache_cacheable_w. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_cacheable_q. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_cacheable_q_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag1/mem_unaligned_e2_q_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.461 | TNS=-8746.778 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[31]_0[59]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/D[13]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_data_wr_q[29]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_unaligned_e2_q_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.424 | TNS=-8746.698 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[31]_0[60]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/D[14]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_data_wr_q[30]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_unaligned_e2_q_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.423 | TNS=-8746.708 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[31]_0[57]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/D[11]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_data_wr_q[27]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_unaligned_e2_q_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.421 | TNS=-8746.740 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[31]_0[55]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/D[9]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_data_wr_q[25]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_unaligned_e2_q_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.411 | TNS=-8746.741 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/result_q_reg[30]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_cacheable_q_reg_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_cacheable_q_reg_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_cacheable_q_reg_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_cacheable_q_reg_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_cacheable_q_reg_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_cacheable_q_reg_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_wr_q_reg[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/skid_valid_q_reg_22[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_11_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_11_n_0. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_11_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/u_lsu/mem_addr_r1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.317 | TNS=-8742.655 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/take_interrupt_q_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_n_0. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/u_lsu/mem_addr_r1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.096 | TNS=-8703.462 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[26].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[26]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.096 | TNS=-8703.613 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[30].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[30]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.096 | TNS=-8703.764 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[31].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[31]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.089 | TNS=-8703.932 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[11].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[11]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.056 | TNS=-8704.094 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[1]_i_4_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[1]_i_4
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[1]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.056 | TNS=-8704.065 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[20].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[20]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.056 | TNS=-8704.331 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[24].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[24]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.056 | TNS=-8704.578 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[27].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[27]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.053 | TNS=-8704.843 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[13].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[13]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.053 | TNS=-8705.303 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[18].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[18]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.047 | TNS=-8705.586 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[16].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[16]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.041 | TNS=-8705.992 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[12].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[12]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.041 | TNS=-8706.236 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[22].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[22]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.041 | TNS=-8706.452 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[25].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[25]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.026 | TNS=-8706.652 |
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/D[1]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[1]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.020 | TNS=-8706.002 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[21].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[21]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.014 | TNS=-8706.413 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[10].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[10]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.014 | TNS=-8706.963 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[31]_i_1_n_0. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[31]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_d_exec_request_w. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.843 | TNS=-8693.946 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[10].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[10]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.785 | TNS=-8693.396 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[16].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[16]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.782 | TNS=-8692.990 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[31].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[31]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.765 | TNS=-8692.898 |
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_n_0. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_comp_1.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/take_interrupt_q_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.718 | TNS=-8687.581 |
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_11_n_0. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_11_comp_1.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/take_interrupt_q_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.700 | TNS=-8660.050 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[27].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[27]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.696 | TNS=-8659.985 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[13].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[13]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.665 | TNS=-8659.900 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_4_n_0. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_4_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.661 | TNS=-8659.880 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.645 | TNS=-8659.723 |
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/D[0]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.641 | TNS=-8659.330 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[31]_i_2_n_0. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[31]_i_2_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_d_exec_request_w. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.640 | TNS=-8660.347 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_d_exec_request_w. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_d_exec_request_w. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/exception_e1_q[4]_i_3_comp_2.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/skid_valid_q_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.617 | TNS=-8653.392 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_3_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_3
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.600 | TNS=-8653.354 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_4_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_4
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.585 | TNS=-8653.261 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[16].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[16]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.579 | TNS=-8653.526 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.558 | TNS=-8653.504 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[31]_i_1_n_0. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[31]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/skid_valid_q_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.557 | TNS=-8650.152 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.554 | TNS=-8650.086 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/D[29]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.507 | TNS=-8649.934 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_4_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_4
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.504 | TNS=-8649.929 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_8_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_8
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.502 | TNS=-8649.889 |
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/D[30]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.498 | TNS=-8649.825 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_4_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_4
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.491 | TNS=-8649.748 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.472 | TNS=-8649.729 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.464 | TNS=-8649.681 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_10_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_10
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.456 | TNS=-8649.660 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[25]_i_5_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[25]_i_5
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[25]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.451 | TNS=-8649.527 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[20]_i_5_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[20]_i_5
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[20]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.450 | TNS=-8649.386 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[9]_i_3_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[9]_i_3
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[9]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.448 | TNS=-8649.327 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[27]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.443 | TNS=-8648.989 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.443 | TNS=-8648.973 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_d_exec_request_w_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_d_exec_request_w_repN. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/exception_e1_q[4]_i_3_comp_3.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/icache_rd_w. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.441 | TNS=-8647.748 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[16].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[16]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.438 | TNS=-8647.484 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_4_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_4_comp_1
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.435 | TNS=-8647.400 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.427 | TNS=-8647.358 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_11_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_11
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.424 | TNS=-8647.356 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_13_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_13
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.424 | TNS=-8647.341 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.421 | TNS=-8647.306 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.418 | TNS=-8647.206 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/skid_valid_q_reg_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/skid_valid_q_reg_repN. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_10_comp_3.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.411 | TNS=-8639.258 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[16].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[16]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.410 | TNS=-8639.523 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_12_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_12
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.402 | TNS=-8639.498 |
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/D[29]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.400 | TNS=-8639.324 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/D[14]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[14]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[14]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.393 | TNS=-8639.006 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_12_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_12
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.391 | TNS=-8638.795 |
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/D[9]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[9]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[9]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.389 | TNS=-8638.703 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_14_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_14
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.384 | TNS=-8638.657 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_18_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_18
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.384 | TNS=-8637.138 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_5_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_5
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.373 | TNS=-8637.094 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[1]_i_4_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[1]_i_4_comp_1
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[1]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.369 | TNS=-8636.970 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[17]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.368 | TNS=-8636.763 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/D[28]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[28]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[28]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.359 | TNS=-8636.644 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/D[15]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[15]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/u_exec/u_alu/data1[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.355 | TNS=-8636.588 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_15_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_15
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.343 | TNS=-8636.539 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_7_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_7
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.340 | TNS=-8636.497 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_10_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_10
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.335 | TNS=-8636.481 |
INFO: [Physopt 32-81] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_18_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.335 | TNS=-8632.329 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[8]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.324 | TNS=-8632.163 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.322 | TNS=-8632.145 |
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/D[25]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[25]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[25]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.321 | TNS=-8632.115 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_9_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_9
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.311 | TNS=-8632.076 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[20]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.306 | TNS=-8632.065 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_16_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_16
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.306 | TNS=-8632.043 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.303 | TNS=-8632.037 |
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/D[15]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[15]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[15]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.303 | TNS=-8631.937 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[13]_i_3_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[13]_i_3
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[13]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.301 | TNS=-8631.755 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.300 | TNS=-8631.729 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_9_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_9
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.300 | TNS=-8631.632 |
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/D[20]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[20]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[20]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.299 | TNS=-8631.495 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[9]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.294 | TNS=-8631.471 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.292 | TNS=-8631.372 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[25]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[25]_i_7_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[25]_i_7
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[25]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.284 | TNS=-8631.338 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_11_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[9]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[9]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[9]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/u_exec/u_alu/data2[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry_i_20_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry_i_20
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry_i_21_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry_i_21
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_div/dividend_q_reg_n_0_[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_div/dividend_q[3]_i_5_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_div/dividend_q[3]_i_5
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[25]_i_6_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[25]_i_6
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[28]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/u_exec/u_alu/data2[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[27]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q_reg[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry__5_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/u_alu/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_r2_carry_i_9_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[7]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry__0_i_17_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry__0_i_17
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_18_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_18
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_4_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_4_comp
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_4_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_9_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_9
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/dcache_cacheable_w. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/result_q_reg[30]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/skid_valid_q_reg_22[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[13]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q_reg[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry__2_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q_reg[0].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry_i_4
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[7]_i_2_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[7]_i_2
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_11_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_11
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q_reg[1].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry_i_3
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/result_q_reg[15][1].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/sub_res_w_carry__2_i_14
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/take_interrupt_q_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[16].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[16]
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[7]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[7]_i_5_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[7]_i_5
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/u_exec/u_alu/data1[15]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[15]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
Phase 3 Critical Path Optimization | Checksum: e778b7b5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:10 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7670 ; free virtual = 84414

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[9]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[9]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[9]_i_6_n_0. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[9]_i_6_comp.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_4_n_0. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_4_comp_1.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_div/dividend_q_reg_n_0_[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_div/dividend_q_reg[27]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_div/dividend_q_reg[23]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_div/dividend_q_reg[19]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_div/dividend_q_reg[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_div/dividend_q_reg[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_div/dividend_q_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_div/dividend_q_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_div/dividend_q[3]_i_4_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_div/dividend_q[3]_i_4
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[20]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[20]_i_11_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[20]_i_11
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[17]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[17]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_19_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_19
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[17]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_6_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_6
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_d_exec_request_w. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_div/dividend_q[7]_i_4_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_div/dividend_q[7]_i_4
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/u_exec/u_alu/data1[15]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[15]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/u_alu/data3[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry_i_19_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry_i_19_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry_i_19
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_12_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_12
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_div/dividend_q_reg_n_0_[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_div/dividend_q[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/divisor_q[62]_i_3_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/branch_q_reg.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/q_mask_q[31]_i_5
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/dcache_cacheable_w. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/result_q_reg[30]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/take_interrupt_q_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_18_n_0_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/u_exec/greater_than_signed00_out[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[24]_i_3_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[24]_i_3
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_14_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_14
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[28]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/u_exec/u_alu/data2[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry__3_i_20_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry__3_i_20
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[17]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[9]_i_4_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[9]_i_4
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[17]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[17]_i_17_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[17]_i_17
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[3]_i_10_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[3]_i_10
Phase 4 Critical Path Optimization | Checksum: e778b7b5

Time (s): cpu = 00:01:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7708 ; free virtual = 84452
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7708 ; free virtual = 84452
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-6.117 | TNS=-8457.940 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.486  |        289.030  |            1  |              0  |                   159  |           0  |           2  |  00:00:12  |
|  Total          |          1.486  |        289.030  |            1  |              0  |                   159  |           0  |           3  |  00:00:12  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7708 ; free virtual = 84452
Ending Physical Synthesis Task | Checksum: dd2da4dd

Time (s): cpu = 00:01:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7708 ; free virtual = 84452
INFO: [Common 17-83] Releasing license: Implementation
646 Infos, 75 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:13 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7718 ; free virtual = 84462
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7697 ; free virtual = 84465
INFO: [Common 17-1381] The checkpoint '/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4b110613 ConstDB: 0 ShapeSum: 80cf2d7d RouteDB: 0
Post Restoration Checksum: NetGraph: 3f10a107 NumContArr: a34cb0bd Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: e25d51c4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7622 ; free virtual = 84375

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e25d51c4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7631 ; free virtual = 84384

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e25d51c4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7599 ; free virtual = 84353

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e25d51c4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7598 ; free virtual = 84353
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 158692944

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7553 ; free virtual = 84309
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.817 | TNS=-7378.439| WHS=-0.331 | THS=-152.123|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 173a019f5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7546 ; free virtual = 84301
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.817 | TNS=-7103.201| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1ce57c2f2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7546 ; free virtual = 84301

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00315833 %
  Global Horizontal Routing Utilization  = 0.00473293 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14191
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14159
  Number of Partially Routed Nets     = 32
  Number of Node Overlaps             = 17

Phase 2 Router Initialization | Checksum: 1a79ee7c7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7538 ; free virtual = 84294

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a79ee7c7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3610.453 ; gain = 0.000 ; free physical = 7538 ; free virtual = 84294
Phase 3 Initial Routing | Checksum: 2328f0bfc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 3612.605 ; gain = 2.152 ; free physical = 7538 ; free virtual = 84293

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5182
 Number of Nodes with overlaps = 1909
 Number of Nodes with overlaps = 922
 Number of Nodes with overlaps = 511
 Number of Nodes with overlaps = 204
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.379 | TNS=-10837.769| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1af9cdc4f

Time (s): cpu = 00:01:13 ; elapsed = 00:00:38 . Memory (MB): peak = 3612.605 ; gain = 2.152 ; free physical = 7538 ; free virtual = 84292

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.185 | TNS=-10350.056| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1607091e5

Time (s): cpu = 00:01:16 ; elapsed = 00:00:40 . Memory (MB): peak = 3612.605 ; gain = 2.152 ; free physical = 7548 ; free virtual = 84303

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.154 | TNS=-10273.296| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1daeec095

Time (s): cpu = 00:01:18 ; elapsed = 00:00:41 . Memory (MB): peak = 3612.605 ; gain = 2.152 ; free physical = 7593 ; free virtual = 84337
Phase 4 Rip-up And Reroute | Checksum: 1daeec095

Time (s): cpu = 00:01:18 ; elapsed = 00:00:41 . Memory (MB): peak = 3612.605 ; gain = 2.152 ; free physical = 7593 ; free virtual = 84337

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 26d6b3fdf

Time (s): cpu = 00:01:19 ; elapsed = 00:00:42 . Memory (MB): peak = 3612.605 ; gain = 2.152 ; free physical = 7593 ; free virtual = 84339
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.039 | TNS=-9895.693| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1d1d06364

Time (s): cpu = 00:01:20 ; elapsed = 00:00:42 . Memory (MB): peak = 3627.605 ; gain = 17.152 ; free physical = 7551 ; free virtual = 84296

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d1d06364

Time (s): cpu = 00:01:20 ; elapsed = 00:00:42 . Memory (MB): peak = 3627.605 ; gain = 17.152 ; free physical = 7551 ; free virtual = 84296
Phase 5 Delay and Skew Optimization | Checksum: 1d1d06364

Time (s): cpu = 00:01:20 ; elapsed = 00:00:42 . Memory (MB): peak = 3627.605 ; gain = 17.152 ; free physical = 7568 ; free virtual = 84314

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d707b40a

Time (s): cpu = 00:01:22 ; elapsed = 00:00:43 . Memory (MB): peak = 3627.605 ; gain = 17.152 ; free physical = 7568 ; free virtual = 84313
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.997 | TNS=-9851.912| WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 23559f980

Time (s): cpu = 00:01:22 ; elapsed = 00:00:43 . Memory (MB): peak = 3627.605 ; gain = 17.152 ; free physical = 7568 ; free virtual = 84314
Phase 6 Post Hold Fix | Checksum: 23559f980

Time (s): cpu = 00:01:22 ; elapsed = 00:00:43 . Memory (MB): peak = 3627.605 ; gain = 17.152 ; free physical = 7568 ; free virtual = 84314

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.72486 %
  Global Horizontal Routing Utilization  = 6.899 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 67.5676%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 80.1802%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 92.6471%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X53Y40 -> INT_R_X53Y40
   INT_R_X55Y40 -> INT_R_X55Y40
   INT_L_X54Y39 -> INT_L_X54Y39

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 1df3137ec

Time (s): cpu = 00:01:22 ; elapsed = 00:00:43 . Memory (MB): peak = 3627.605 ; gain = 17.152 ; free physical = 7568 ; free virtual = 84313

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1df3137ec

Time (s): cpu = 00:01:22 ; elapsed = 00:00:43 . Memory (MB): peak = 3627.605 ; gain = 17.152 ; free physical = 7567 ; free virtual = 84313

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 208a3c20c

Time (s): cpu = 00:01:23 ; elapsed = 00:00:43 . Memory (MB): peak = 3675.629 ; gain = 65.176 ; free physical = 7567 ; free virtual = 84313

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.997 | TNS=-9851.912| WHS=0.020  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 208a3c20c

Time (s): cpu = 00:01:24 ; elapsed = 00:00:44 . Memory (MB): peak = 3675.629 ; gain = 65.176 ; free physical = 7567 ; free virtual = 84313
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:24 ; elapsed = 00:00:44 . Memory (MB): peak = 3675.629 ; gain = 65.176 ; free physical = 7637 ; free virtual = 84383

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
666 Infos, 76 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:28 ; elapsed = 00:00:45 . Memory (MB): peak = 3675.629 ; gain = 65.176 ; free physical = 7637 ; free virtual = 84383
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3675.629 ; gain = 0.000 ; free physical = 7607 ; free virtual = 84381
INFO: [Common 17-1381] The checkpoint '/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_riscv_cache_wrapper_drc_routed.rpt -pb design_riscv_cache_wrapper_drc_routed.pb -rpx design_riscv_cache_wrapper_drc_routed.rpx
Command: report_drc -file design_riscv_cache_wrapper_drc_routed.rpt -pb design_riscv_cache_wrapper_drc_routed.pb -rpx design_riscv_cache_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_riscv_cache_wrapper_methodology_drc_routed.rpt -pb design_riscv_cache_wrapper_methodology_drc_routed.pb -rpx design_riscv_cache_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_riscv_cache_wrapper_methodology_drc_routed.rpt -pb design_riscv_cache_wrapper_methodology_drc_routed.pb -rpx design_riscv_cache_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_riscv_cache_wrapper_power_routed.rpt -pb design_riscv_cache_wrapper_power_summary_routed.pb -rpx design_riscv_cache_wrapper_power_routed.rpx
Command: report_power -file design_riscv_cache_wrapper_power_routed.rpt -pb design_riscv_cache_wrapper_power_summary_routed.pb -rpx design_riscv_cache_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
678 Infos, 77 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_riscv_cache_wrapper_route_status.rpt -pb design_riscv_cache_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_riscv_cache_wrapper_timing_summary_routed.rpt -pb design_riscv_cache_wrapper_timing_summary_routed.pb -rpx design_riscv_cache_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_riscv_cache_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_riscv_cache_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_riscv_cache_wrapper_bus_skew_routed.rpt -pb design_riscv_cache_wrapper_bus_skew_routed.pb -rpx design_riscv_cache_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_riscv_cache_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w input design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w input design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__0 input design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__0 input design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1 input design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1 input design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2 input design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w output design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__0 output design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1 output design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2 output design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w multiplier stage design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__0 multiplier stage design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1 multiplier stage design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2 multiplier stage design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X98Y67:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[0]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[0]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[10]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[10]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[11]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[11]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[12]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[12]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[13]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[13]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[14]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[14]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[15]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[15]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[1]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[1]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[2]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[2]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[3]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[3]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[4]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[4]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[5]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[5]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[6]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[6]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[7]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[7]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[8]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[8]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[9]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[9]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[0] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[0]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[2]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[10] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[10]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[12]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[11] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[11]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[13]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[12] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[12]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[14]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[13] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[13]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[15]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[14] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[14]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[16]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[1] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[1]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[3]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[2] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[2]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[4]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[3] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[3]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[5]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[4] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[4]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[6]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[5] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[5]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[7]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[6] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[6]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[8]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[7] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[7]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[9]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[8] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[8]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[10]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[9] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[9]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[11]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRBWRADDR[10] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRBWRADDR[10]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Traddr_reg[12]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRBWRADDR[11] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRBWRADDR[11]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Traddr_reg[13]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRBWRADDR[12] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRBWRADDR[12]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Traddr_reg[14]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRBWRADDR[13] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRBWRADDR[13]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Traddr_reg[15]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRBWRADDR[14] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRBWRADDR[14]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Traddr_reg[16]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_33) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/cmd_ready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0] (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1] (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2] (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3] (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/state_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_head_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_head_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_head_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_head_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_tail_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_tail_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_tail_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_tail_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_tail_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 32 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_riscv_cache_i/riscv_cache_soc_0/inst/axi_data_arid[3:0], design_riscv_cache_i/riscv_cache_soc_0/inst/axi_inst_arid[3:0], design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_reg[2:0], design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_reg[2:0], design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_reg[2:0], design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_reg[2:0], design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_reg[2:0], and design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_reg[2:0].
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 76 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 18937408 bits.
Writing bitstream ./design_riscv_cache_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 76 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3963.355 ; gain = 225.742 ; free physical = 7522 ; free virtual = 84305
INFO: [Common 17-206] Exiting Vivado at Wed Nov  5 19:03:47 2025...
