C * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c<=> * * cm1_subset_1 b1 * cu1_incsp_1 * ck14_afproj b0 * c? / b2  * * c& * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c& * * c= b1 * * ck5_afproj b0 b2 * * cv1_aff_1 b2 b0 
+ * ! / b0  * * c=> * cl1_incsp_1 b0 * * c=> * cv1_incsp_1 b0 * * c= b0 * * * cg1_incsp_1 * cu1_incsp_1 b0 * cu2_incsp_1 b0 * cu3_incsp_1 b0 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * * c= * ck14_afproj b0 * * * cg1_incsp_1 * ck7_afproj b0 * ck8_afproj b0 * ck12_afproj b0 
+ * ! / b0  * ! / b1  * ! / b2  * * c=> * * c& * c~ * cv1_xboole_0 b0 * * c& * c~ * cv1_xboole_0 b1 * * cm1_subset_1 b2 * ck1_zfmisc_1 * * ck2_zfmisc_1 b0 b1 * * c& * cv1_incsp_1 * * * cg1_incsp_1 b0 b1 b2 * cl1_incsp_1 * * * cg1_incsp_1 b0 b1 b2 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * * cm1_subset_1 * ck12_afproj b0 * ck1_zfmisc_1 * * ck2_zfmisc_1 * ck7_afproj b0 * ck8_afproj b0 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * c~ * cv1_xboole_0 * ck7_afproj b0 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * c~ * cv1_xboole_0 * ck8_afproj b0 
+ * ! / b0  * ! / b1  * ! / b2  * * c=> * * c& * c~ * cv1_xboole_0 b0 * * c& * c~ * cv1_xboole_0 b1 * * cm1_subset_1 b2 * ck1_zfmisc_1 * * ck2_zfmisc_1 b0 b1 * ! / b3  * ! / b4  * ! / b5  * * c=> * * c= * * * cg1_incsp_1 b0 b1 b2 * * * cg1_incsp_1 b3 b4 b5 * * c& * * c= b0 b3 * * c& * * c= b1 b4 * * c= b2 b5 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c<=> * * cr2_hidden b1 * ck7_afproj b0 * c? / b2  * * c& * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c& * * c= b1 * * ck5_afproj b0 b2 * * cv1_aff_1 b2 b0 
+ * ! / b0  * ! / b1  * * c=> * * cr2_hidden b0 b1 * * cm1_subset_1 b0 b1 
+ * ! / b0  * ! / b1  * * c=> * * cm1_subset_1 b0 b1 * * c| * cv1_xboole_0 b1 * * cr2_hidden b0 b1 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c=> * * c& * * cv1_aff_1 b1 b0 * * cv1_aff_1 b2 b0 * * c<=> * * c= * * ck5_afproj b0 b1 * * ck5_afproj b0 b2 * * * cr5_aff_1 b0 b1 b2 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c=> * * c& * * cv1_aff_1 b1 b0 * * cv1_aff_1 b2 b0 * * c<=> * * * cr5_aff_1 b0 b1 b2 * * * cr1_aff_4 b0 b1 b2 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * * c& * cv1_incsp_1 * ck14_afproj b0 * cl1_incsp_1 * ck14_afproj b0 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c<=> * * cm1_subset_1 b1 * cu1_incsp_1 * ck13_afproj b0 * c~ * * c& * c~ * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * c~ * * c& * * c= b1 * * ck5_afproj b0 b2 * * cv1_aff_1 b2 b0 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c= * * ck5_afproj b0 b1 * * * * ck6_eqrel_1 * ck1_afproj b0 * ck1_afproj b0 * ck3_afproj b0 b1 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * ck1_zfmisc_1 * * ck2_zfmisc_1 * ck9_afproj b0 * ck10_afproj b0 * * c<=> * * c= b1 * ck11_afproj b0 * ! / b2  * ! / b3  * * c<=> * * cr2_hidden * * ck4_tarski b2 b3 b1 * c~ * * c& * ! / b4  * * c=> * * cm1_subset_1 b4 * ck1_zfmisc_1 * cu1_struct_0 b0 * c~ * * c& * * cv1_aff_1 b4 b0 * * c& * * c= b3 * * ck4_tarski b4 c1 * * c| * * c& * * cr2_hidden b2 * cu1_struct_0 b0 * * cr2_hidden b2 b4 * * c= b2 * * ck5_afproj b0 b4 * ! / b4  * * c=> * * cm1_subset_1 b4 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b5  * * c=> * * cm1_subset_1 b5 * ck1_zfmisc_1 * cu1_struct_0 b0 * c~ * * c& * * cv1_aff_1 b4 b0 * * c& * * cv1_aff_4 b5 b0 * * c& * * c= b2 * * ck5_afproj b0 b4 * * c& * * c= b3 * * ck4_tarski * * ck6_afproj b0 b5 c2 * * * cr1_aff_4 b0 b4 b5 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * ck1_zfmisc_1 * * ck2_zfmisc_1 * ck7_afproj b0 * ck8_afproj b0 * * c<=> * * c= b1 * ck12_afproj b0 * ! / b2  * ! / b3  * * c<=> * * cr2_hidden * * ck4_tarski b2 b3 b1 * c? / b4  * * c& * * cm1_subset_1 b4 * ck1_zfmisc_1 * cu1_struct_0 b0 * c? / b5  * * c& * * cm1_subset_1 b5 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c& * * c= b2 * * ck5_afproj b0 b4 * * c& * * c= b3 * * ck6_afproj b0 b5 * * c& * * cv1_aff_1 b4 b0 * * c& * * cv1_aff_4 b5 b0 * * * cr1_aff_4 b0 b4 b5 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c=> * * c& * * cv1_aff_1 b1 b0 * * cv1_aff_1 b2 b0 * * c<=> * * c= * * ck5_afproj b0 b1 * * ck5_afproj b0 b2 * * * cr1_aff_4 b0 b1 b2 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c=> * * cv1_aff_1 b1 b0 * ! / b2  * * c<=> * * cr2_hidden b2 * * ck5_afproj b0 b1 * c? / b3  * * c& * * cm1_subset_1 b3 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c& * * c= b2 b3 * * c& * * cv1_aff_1 b3 b0 * * * cr1_aff_4 b0 b1 b3 
- * ! / b0  * ! / b1  * * c=> * * c& * c~ * cv7_struct_0 b1 * * c& * cv1_diraf b1 * cl1_analoaf b1 * * c<=> * * cr2_hidden b0 * ca_1_0_afproj b1 * c? / b2  * * c& * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b1 * * c& * * c= b0 b2 * * cv1_aff_1 b2 b1 
