;redcode
;assert 1
	SPL 0, #42
	CMP -207, <-120
	MOV -1, <-30
	MOV 717, <-20
	DJN -1, @-20
	CMP -207, <-120
	DJN -130, 9
	SUB @-121, 103
	SUB 0, -100
	SUB @127, 106
	CMP -100, 0
	CMP #0, 0
	DJN -130, 9
	SUB #0, 0
	MOV -7, <-20
	MOV -1, <-30
	SUB -207, <-120
	SUB 1, 121
	SUB @-127, 100
	SPL 0, #42
	SUB @127, @-6
	DJN -130, 9
	DJN -130, 9
	ADD 210, 30
	CMP 1, 121
	SUB @121, 103
	SUB @127, 106
	ADD 210, 30
	MOV 12, @-0
	SLT @-1, 0
	ADD 271, @60
	SPL 0, <-103
	MOV 12, @-0
	SUB @-121, 103
	SUB #0, 0
	SUB <0, @2
	SUB -100, 0
	MOV 717, <-20
	SUB <0, @2
	SUB <0, @2
	SLT @-1, 0
	SUB @127, @-6
	SUB @127, @-6
	ADD 210, 30
	SLT 20, @12
	DJN -130, 9
	SUB 0, -100
	MOV -1, <-30
	SUB 0, -100
	MOV -1, <-30
	SUB 0, -100
	SUB 0, -100
	ADD 270, 60
