INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/DWB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DWB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/ID.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2458] undeclared symbol f3, assumed default net type wire [/home/alphadelta1803/projects/RV32I-4Stage/src/ID.sv:21]
INFO: [VRFC 10-2458] undeclared symbol f7, assumed default net type wire [/home/alphadelta1803/projects/RV32I-4Stage/src/ID.sv:21]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/IE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/IF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/and2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/branchCtrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchCtrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/dataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/forward.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/instMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/memCtrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memCtrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/mux21.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux21
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/mux31.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux31
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/or2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/regFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/signExt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/FyraVortex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FyraVortex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/controllerTemp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controllerTemp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/testbench/tb_mem_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/testbench/tb_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller
