{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27002@LS1.appsci.queensu.ca " "Can't contact license server \"27002@LS1.appsci.queensu.ca\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1770492573103 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770492573107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770492573107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 07 14:29:32 2026 " "Processing started: Sat Feb 07 14:29:32 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770492573107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770492573107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_G16 -c CPU_G16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_G16 -c CPU_G16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770492573107 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1770492573384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1770492573384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/22qbn1/FPGA/ELEC374-CPUDesign/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770492577809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770492577809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorydataregister.v 0 0 " "Found 0 design units, including 0 entities, in source file memorydataregister.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770492577811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdreg.v 1 1 " "Found 1 design units, including 1 entities, in source file mdreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mdr " "Found entity 1: mdr" {  } { { "mdreg.v" "" { Text "C:/Users/22qbn1/FPGA/ELEC374-CPUDesign/mdreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770492577813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770492577813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "bus.v" "" { Text "C:/Users/22qbn1/FPGA/ELEC374-CPUDesign/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770492577815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770492577815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register64.v 1 1 " "Found 1 design units, including 1 entities, in source file register64.v" { { "Info" "ISGN_ENTITY_NAME" "1 register64 " "Found entity 1: register64" {  } { { "register64.v" "" { Text "C:/Users/22qbn1/FPGA/ELEC374-CPUDesign/register64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770492577818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770492577818 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "AND " "Entity \"AND\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "and.v" "" { Text "C:/Users/22qbn1/FPGA/ELEC374-CPUDesign/and.v" 2 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1770492577820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and.v 1 1 " "Found 1 design units, including 1 entities, in source file and.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770492577820 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "OR " "Entity \"OR\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "or.v" "" { Text "C:/Users/22qbn1/FPGA/ELEC374-CPUDesign/or.v" 2 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1770492577821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or.v 1 1 " "Found 1 design units, including 1 entities, in source file or.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770492577822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onecom.v 1 1 " "Found 1 design units, including 1 entities, in source file onecom.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneCom " "Found entity 1: oneCom" {  } { { "oneCom.v" "" { Text "C:/Users/22qbn1/FPGA/ELEC374-CPUDesign/oneCom.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770492577823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770492577823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/22qbn1/FPGA/ELEC374-CPUDesign/adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770492577825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770492577825 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "twoCom.v(14) " "Verilog HDL Module Instantiation warning at twoCom.v(14): ignored dangling comma in List of Port Connections" {  } { { "twoCom.v" "" { Text "C:/Users/22qbn1/FPGA/ELEC374-CPUDesign/twoCom.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1770492577827 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "twoCom.v(21) " "Verilog HDL Module Instantiation warning at twoCom.v(21): ignored dangling comma in List of Port Connections" {  } { { "twoCom.v" "" { Text "C:/Users/22qbn1/FPGA/ELEC374-CPUDesign/twoCom.v" 21 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1770492577827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twocom.v 1 1 " "Found 1 design units, including 1 entities, in source file twocom.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoCom " "Found entity 1: twoCom" {  } { { "twoCom.v" "" { Text "C:/Users/22qbn1/FPGA/ELEC374-CPUDesign/twoCom.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770492577827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770492577827 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "subtract.v(14) " "Verilog HDL Module Instantiation warning at subtract.v(14): ignored dangling comma in List of Port Connections" {  } { { "subtract.v" "" { Text "C:/Users/22qbn1/FPGA/ELEC374-CPUDesign/subtract.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1770492577829 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "subtract.v(21) " "Verilog HDL Module Instantiation warning at subtract.v(21): ignored dangling comma in List of Port Connections" {  } { { "subtract.v" "" { Text "C:/Users/22qbn1/FPGA/ELEC374-CPUDesign/subtract.v" 21 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1770492577829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract.v 1 1 " "Found 1 design units, including 1 entities, in source file subtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtract " "Found entity 1: subtract" {  } { { "subtract.v" "" { Text "C:/Users/22qbn1/FPGA/ELEC374-CPUDesign/subtract.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770492577830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770492577830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 0 0 " "Found 0 design units, including 0 entities, in source file multiplier.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770492577832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_AND " "Found entity 1: tb_AND" {  } { { "and_tb.v" "" { Text "C:/Users/22qbn1/FPGA/ELEC374-CPUDesign/and_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770492577834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770492577834 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "const_1 twoCom.v(8) " "Verilog HDL Implicit Net warning at twoCom.v(8): created implicit net for \"const_1\"" {  } { { "twoCom.v" "" { Text "C:/Users/22qbn1/FPGA/ELEC374-CPUDesign/twoCom.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770492577834 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_oneCom twoCom.v(12) " "Verilog HDL Implicit Net warning at twoCom.v(12): created implicit net for \"A_oneCom\"" {  } { { "twoCom.v" "" { Text "C:/Users/22qbn1/FPGA/ELEC374-CPUDesign/twoCom.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770492577834 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Result_oneCom twoCom.v(13) " "Verilog HDL Implicit Net warning at twoCom.v(13): created implicit net for \"Result_oneCom\"" {  } { { "twoCom.v" "" { Text "C:/Users/22qbn1/FPGA/ELEC374-CPUDesign/twoCom.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770492577834 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_add twoCom.v(18) " "Verilog HDL Implicit Net warning at twoCom.v(18): created implicit net for \"A_add\"" {  } { { "twoCom.v" "" { Text "C:/Users/22qbn1/FPGA/ELEC374-CPUDesign/twoCom.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770492577834 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_add twoCom.v(19) " "Verilog HDL Implicit Net warning at twoCom.v(19): created implicit net for \"B_add\"" {  } { { "twoCom.v" "" { Text "C:/Users/22qbn1/FPGA/ELEC374-CPUDesign/twoCom.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770492577834 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Result_add twoCom.v(20) " "Verilog HDL Implicit Net warning at twoCom.v(20): created implicit net for \"Result_add\"" {  } { { "twoCom.v" "" { Text "C:/Users/22qbn1/FPGA/ELEC374-CPUDesign/twoCom.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770492577834 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_twoCom subtract.v(12) " "Verilog HDL Implicit Net warning at subtract.v(12): created implicit net for \"A_twoCom\"" {  } { { "subtract.v" "" { Text "C:/Users/22qbn1/FPGA/ELEC374-CPUDesign/subtract.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770492577834 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Result_twoCom subtract.v(13) " "Verilog HDL Implicit Net warning at subtract.v(13): created implicit net for \"Result_twoCom\"" {  } { { "subtract.v" "" { Text "C:/Users/22qbn1/FPGA/ELEC374-CPUDesign/subtract.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770492577834 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_add subtract.v(18) " "Verilog HDL Implicit Net warning at subtract.v(18): created implicit net for \"A_add\"" {  } { { "subtract.v" "" { Text "C:/Users/22qbn1/FPGA/ELEC374-CPUDesign/subtract.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770492577834 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_add subtract.v(19) " "Verilog HDL Implicit Net warning at subtract.v(19): created implicit net for \"B_add\"" {  } { { "subtract.v" "" { Text "C:/Users/22qbn1/FPGA/ELEC374-CPUDesign/subtract.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770492577834 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Result_add subtract.v(20) " "Verilog HDL Implicit Net warning at subtract.v(20): created implicit net for \"Result_add\"" {  } { { "subtract.v" "" { Text "C:/Users/22qbn1/FPGA/ELEC374-CPUDesign/subtract.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770492577834 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "CPU_G16 " "Top-level design entity \"CPU_G16\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1770492577851 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770492577887 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 07 14:29:37 2026 " "Processing ended: Sat Feb 07 14:29:37 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770492577887 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770492577887 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770492577887 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1770492577887 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 19 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 19 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1770492578454 ""}
