<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005951A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005951</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17931929</doc-number><date>20220914</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20170101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>11578</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20170101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>11529</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20170101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>11565</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20170101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>11524</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>11578</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>11529</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>11565</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>11524</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e43">MANUFACTURING METHOD OF MEMORY DEVICE</invention-title><us-related-documents><division><relation><parent-doc><document-id><country>US</country><doc-number>17088650</doc-number><date>20201104</date></document-id><parent-grant-document><document-id><country>US</country><doc-number>11476271</doc-number></document-id></parent-grant-document></parent-doc><child-doc><document-id><country>US</country><doc-number>17931929</doc-number></document-id></child-doc></relation></division></us-related-documents><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>MACRONIX INTERNATIONAL CO., LTD.</orgname><address><city>HSINCHU</city><country>TW</country></address></addressbook><residence><country>TW</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>TSENG</last-name><first-name>Be-Shan</first-name><address><city>Tainan City</city><country>TW</country></address></addressbook></inventor></inventors></us-parties></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A memory device includes a substrate, a first dielectric structure, a second dielectric structure, a channel structure, a source structure, and a drain structure. The first dielectric structure and the second dielectric structure are disposed on the substrate, and are spaced apart from each other in a first direction. The channel structure interconnects the first dielectric structure and the second dielectric structure. The source structure and the drain structure are on opposite ends of the channel structure, and are respectively embedded in the first dielectric structure and the second dielectric structure, wherein a ratio in length along the first direction of the source structure to the first dielectric structure is between 0.3 and 0.4.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="124.88mm" wi="132.67mm" file="US20230005951A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="231.06mm" wi="144.78mm" orientation="landscape" file="US20230005951A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="231.06mm" wi="144.78mm" orientation="landscape" file="US20230005951A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="231.06mm" wi="144.78mm" orientation="landscape" file="US20230005951A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="231.65mm" wi="144.78mm" orientation="landscape" file="US20230005951A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="222.93mm" wi="144.78mm" orientation="landscape" file="US20230005951A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="222.84mm" wi="144.78mm" orientation="landscape" file="US20230005951A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="134.87mm" wi="124.46mm" orientation="landscape" file="US20230005951A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="222.84mm" wi="144.78mm" orientation="landscape" file="US20230005951A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="231.65mm" wi="144.78mm" orientation="landscape" file="US20230005951A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="231.06mm" wi="144.78mm" orientation="landscape" file="US20230005951A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="234.53mm" wi="144.78mm" orientation="landscape" file="US20230005951A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="233.34mm" wi="144.78mm" orientation="landscape" file="US20230005951A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="123.70mm" wi="130.64mm" orientation="landscape" file="US20230005951A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="217.51mm" wi="145.03mm" orientation="landscape" file="US20230005951A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00015" num="00015"><img id="EMI-D00015" he="221.49mm" wi="144.78mm" orientation="landscape" file="US20230005951A1-20230105-D00015.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION</heading><p id="p-0002" num="0001">The present application is a Divisional Application of the U.S. application Ser. No. 17/088,650, filed Nov. 4, 2020.</p><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="tail"?><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0002" level="1">BACKGROUND</heading><heading id="h-0003" level="1">Field of Invention</heading><p id="p-0003" num="0002">The present disclosure relates to a manufacturing method of the memory device.</p><heading id="h-0004" level="1">Description of Related Art</heading><p id="p-0004" num="0003">In recent years, the structures of semiconductor devices have been changed constantly, and the storage capacity of the devices has been increased continuously. Memory devices are used in storage elements for many products such as MP<b>3</b> players, digital cameras, computer files, etc. As the application increases, the demand for the memory device focuses on small size and large memory capacity. For satisfying the requirement, a memory device having a high element density and a small size and the manufacturing method thereof are in need. In addition, the alignment of the source/drain may also be critical to improve the critical dimension of the memory device.</p><heading id="h-0005" level="1">SUMMARY</heading><p id="p-0005" num="0004">The disclosure relates in general to a memory device and a manufacturing method of the memory device.</p><p id="p-0006" num="0005">According to some embodiments of the present disclosure, the memory device includes a substrate, a first dielectric structure, a second dielectric structure, a channel structure, a source structure, and a drain structure. The first dielectric structure and the second dielectric structure are disposed on the substrate, and are spaced apart from each other in a first direction. The channel structure interconnects the first dielectric structure and the second dielectric structure. The source structure and the drain structure are on opposite sides of the channel structure, and are respectively embedded in the first dielectric structure and the second dielectric structure, wherein a ratio in length along the first direction of the source structure to the first dielectric structure is between 0.3 and 0.4.</p><p id="p-0007" num="0006">In some embodiments of the present disclosure, a ratio in length along the first direction of the drain structure to the second dielectric structure is between 0.3 and 0.4.</p><p id="p-0008" num="0007">In some embodiments of the present disclosure, a length along the first direction of each of the source structure and the drain structure is between 50 nm and 100 nm.</p><p id="p-0009" num="0008">In some embodiments of the present disclosure, a ratio in length along a second direction of the channel structure to each of the source structure and the drain structure is between 0.1 and 0.2, and the second direction is perpendicular to the first direction.</p><p id="p-0010" num="0009">In some embodiments of the present disclosure, the channel structure is substantially in a rectangular shape in a top view, and each of the source structure and the drain structure is substantially in a circular shape in a top view.</p><p id="p-0011" num="0010">In some embodiments of the present disclosure, the channel structure includes polysilicon, each of the source structure and the drain structure includes monocrystalline silicon, and an irregular interface is between the channel structure and each of the source structure and the drain structure.</p><p id="p-0012" num="0011">In some embodiments of the present disclosure, the memory device further includes a memory structure layer and a conductive layer. The memory structure layer extends from a sidewall of the first dielectric structure to a sidewall of the second dielectric structure, in which the sidewall of the first dielectric structure faces toward the sidewall of the second dielectric structure. The conductive layer extends from the sidewall of the first dielectric structure to the sidewall of the second dielectric structure, in which the memory structure layer is between the channel structure and the conductive layer.</p><p id="p-0013" num="0012">In some embodiments of the present disclosure, a vertical projection of the memory structure layer in the first direction partially overlaps a vertical projection of each of the source structure and the drain structure in the first direction.</p><p id="p-0014" num="0013">In some embodiments of the present disclosure, a sidewall of the memory structure layer in contact with the sidewall of the first dielectric structure is substantially coplanar with a sidewall of the conductive layer in contact with the sidewall of the first dielectric structure.</p><p id="p-0015" num="0014">In some embodiments of the present disclosure, the memory device further includes an isolation structure extending along a sidewall of the channel structure facing away from the memory structure layer.</p><p id="p-0016" num="0015">According to some other embodiments of the present disclosure, the memory device includes a substrate, a plurality of conductive layers, a plurality of dielectric layers, a memory structure, a first dielectric structure, and a second dielectric structure. The conductive layers and the dielectric layers are interlaced and stacked on the substrate. The memory structure penetrates through the conductive layers and the dielectric layers. The memory structure includes two channel structures, two source structures, and two drain structures. The channel structures extends in parallel with each other, in which each of the channel structures has a first side and a second side facing away from each other. The source structures are respectively on the first sides of the channel structures. The drain structures are respectively on the second sides of the channel structures, in which the drain structures are substantially aligned with the source structures in a first direction. The first dielectric structure and the second dielectric structure are disposed on the substrate, and on opposite sides of the memory structure, in which the source structures and the drain structures are respectively embedded in the first dielectric structure and the second dielectric structure.</p><p id="p-0017" num="0016">In some embodiments of the present disclosure, the memory device further includes a first isolation structure sandwiched between the channel structures.</p><p id="p-0018" num="0017">In some embodiments of the present disclosure, the channel structures are substantially aligned with each other along a second direction perpendicular to the first direction.</p><p id="p-0019" num="0018">In some embodiments of the present disclosure, the memory device further includes an isolation layer between the dielectric layers and the channel structures, in which a portion of each of the conductive layers is embedded in the isolation layer.</p><p id="p-0020" num="0019">In some embodiments of the present disclosure, the memory device further includes a second isolation structure penetrating through the conductive layers and the dielectric layers, in which portions of the second isolation structure are sandwiched between the dielectric layers.</p><p id="p-0021" num="0020">According to some other embodiments of the present disclosure, the manufacturing method of a memory device includes: forming a pillar structure on a substrate, in which the pillar structure includes a pair of channel layers extending in parallel along a first direction; forming a first trench and a second trench through the pillar structure, such that a pair of channel structures is formed, a first side of each of the channel structures is exposed from the first trench, and a second side of each of the channel structures is exposed from the second trench; and epitaxially growing a source structure on the first side of each of the channel structures and a drain structure on the second side of each of the channel structures, such that the drain structure is substantially aligned with the source structure in a first direction.</p><p id="p-0022" num="0021">In some embodiments of the present disclosure, forming the first trench and the second trench is performed such that a width along a second direction of each of the first trench and the second trench is larger than a width along the second direction of the pillar structure, and the second direction is perpendicular to the first direction.</p><p id="p-0023" num="0022">In some embodiments of the present disclosure, epitaxially growing the source structure and the drain structure is performed such that the source structure and the drain structure are respectively in the first trench and the second trench.</p><p id="p-0024" num="0023">In some embodiments of the present disclosure, the manufacturing method of a memory device further includes: controlling a growing condition, such that a ratio in length along the first direction of the source structure to the first trench is between 0.3 and 0.4, and a ratio in length along the first direction of the drain structure to the second trench is between 0.3 and 0.4.</p><p id="p-0025" num="0024">In some embodiments of the present disclosure, the manufacturing method of a memory device further includes: filling a dielectric material in the first trench and the second trench after epitaxially growing the source structure and the drain structure, such that a first dielectric structure and a second dielectric structure are respectively formed in the first trench and the second trench, and the source structure and the drain structure are respectively embedded in the first dielectric structure and the second dielectric structure.</p><p id="p-0026" num="0025">In the aforementioned embodiments of the present disclosure, since the channel structures extend in parallel along a first direction, and the source structure and the drain structure are epitaxially grown on opposite sides of each of the channel structures, the alignment of the source structures in the same memory structure, the alignment of the drain structures in the same memory structure, and the alignment of the source structure and the drain structure on the same channel structure can be easily achieved. Furthermore, since the ratio in length of the source/drain structures to the first/second trenches is between 0.3 and 0.4, the growing of the source structure and the drain structure may not be restrained, and the alignment of the source/drain structures can further be well achieved.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0006" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0027" num="0026">The disclosure can be more fully understood by reading the following detailed description of the embodiments, with reference made to the accompanying drawings as follows:</p><p id="p-0028" num="0027"><figref idref="DRAWINGS">FIGS. <b>1</b>A, <b>2</b>A, <b>3</b>A, <b>4</b>A, <b>5</b>A, <b>6</b>A, <b>7</b>A, <b>8</b>A, <b>9</b>A, <b>10</b>A, <b>11</b>A, and <b>12</b>A</figref> are top views of a process at various stages of a manufacturing method of a memory device according to some embodiments of the present disclosure;</p><p id="p-0029" num="0028"><figref idref="DRAWINGS">FIGS. <b>1</b>B, <b>2</b>B, <b>3</b>B, <b>4</b>B, <b>5</b>B, <b>6</b>B, <b>7</b>B, <b>8</b>B, <b>9</b>B, <b>10</b>B, <b>11</b>B and <b>12</b>B</figref> are cross-sectional views of a process at various stages of a manufacturing method of a memory device according to some embodiments of the present disclosure;</p><p id="p-0030" num="0029"><figref idref="DRAWINGS">FIG. <b>6</b>C</figref> is a partial enlargement diagram of the region A<b>1</b> shown in <figref idref="DRAWINGS">FIG. <b>6</b>A</figref>;</p><p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. <b>11</b>C</figref> is a cross-sectional view taken along line <b>11</b>C-<b>11</b>C in <figref idref="DRAWINGS">FIG. <b>11</b>A</figref>; and</p><p id="p-0032" num="0031"><figref idref="DRAWINGS">FIG. <b>11</b>D</figref> is a partial enlargement perspective diagram of the region A<b>2</b> shown in <figref idref="DRAWINGS">FIG. <b>11</b>A</figref>.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0007" level="1">DETAILED DESCRIPTION</heading><p id="p-0033" num="0032">Reference will now be made in detail to the present embodiments of the disclosure, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.</p><p id="p-0034" num="0033">As used herein, &#x201c;around&#x201d;, &#x201c;about&#x201d;, &#x201c;approximately&#x201d;, or &#x201c;substantially&#x201d; shall generally mean within 10 percent, or within 5 percent of a given value or range. Numerical quantities given herein are approximated, meaning that the term &#x201c;around&#x201d;, &#x201c;about&#x201d;, &#x201c;approximately&#x201d;, or &#x201c;substantially&#x201d; can be inferred if not expressly stated.</p><p id="p-0035" num="0034">In the embodiments of the present disclosure, a memory device and a manufacturing method of the same are provided. For the purpose of simplicity and clarity, the manufacturing method of the memory device will be discussed first in the article. Furthermore, the term &#x201c;top view&#x201d; may be used herein for ease of description to refer to as a cross-sectional view of the topmost dielectric layer (i.e., the cross-section along line a-a&#x2032; in <figref idref="DRAWINGS">FIG. <b>2</b>B</figref>) of the memory device in order to highlight the technical features of the inventive concept. <figref idref="DRAWINGS">FIGS. <b>1</b>A-<b>1</b>B, <b>2</b>A-<b>2</b>B, <b>3</b>A-<b>3</b>B, <b>4</b>A-<b>4</b>B, <b>5</b>A-<b>5</b>B, <b>5</b>A-<b>5</b>B, <b>6</b>A-<b>6</b>B, <b>7</b>A-<b>7</b>B, <b>8</b>A-<b>8</b>B, <b>9</b>A-<b>9</b>B, <b>10</b>A</figref>-<b>10</b>B, <b>11</b>A-<b>11</b>B, and <b>12</b>A-<b>12</b>B are views of a process at various stages of a manufacturing method of a memory device <b>100</b> according to some embodiments of the present disclosure.</p><p id="p-0036" num="0035">Reference is made to <figref idref="DRAWINGS">FIGS. <b>1</b>A and <b>1</b>B</figref>, in which <figref idref="DRAWINGS">FIG. <b>1</b>A</figref> is a top view of step S<b>10</b> of forming the memory device <b>100</b>, and <figref idref="DRAWINGS">FIG. <b>1</b>B</figref> is a cross-sectional view taken along line <b>1</b>B-<b>1</b>B in <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>. In step S<b>10</b>, a substrate <b>110</b> is provided, and a plurality of insulating layers <b>120</b> and a plurality of dielectric layers <b>130</b> are interlaced and stacked on the substrate <b>110</b>, and extend along a plane formed by a first direction D<b>1</b> and a second direction D<b>2</b>, in which the first direction D<b>1</b> is perpendicular to the second direction D<b>2</b>. In some embodiments, a gate poly layer <b>50</b> may be formed on the bottommost dielectric layer <b>130</b>, and the gate poly layer <b>50</b> may also extend along a plane formed by the first direction D<b>1</b> and the second direction D<b>2</b>. The gate poly layer <b>50</b> may be made of a material including polysilicon and serve as an etching stop layer for the formation of recesses, which will be discussed later in the following descriptions. In some embodiments, a thickness T<b>1</b> of the insulating layers <b>120</b> may be larger than a thickness T<b>2</b> of the dielectric layers <b>130</b>, and the bottommost dielectric layer <b>130</b> may have a thickness T<b>3</b> lager than a thickness T<b>2</b> of the other dielectric layers <b>130</b> disposed thereon. In some embodiments, the insulating layers <b>120</b> may be made of a material including nitride, and the dielectric layers <b>130</b> may be made of a material including oxide, but the present disclosure is not limited in this regard.</p><p id="p-0037" num="0036">Reference is made to <figref idref="DRAWINGS">FIGS. <b>2</b>A and <b>2</b>B</figref>, in which <figref idref="DRAWINGS">FIG. <b>2</b>A</figref> is a top view of step S<b>20</b> of forming the memory device <b>100</b>, and <figref idref="DRAWINGS">FIG. <b>2</b>B</figref> is a cross-sectional view taken along line <b>2</b>B-<b>2</b>B in <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>. After the stacked layers are provided on the substrate <b>110</b>, a first recesses R<b>1</b> is then formed. In detail, the first recess R<b>1</b> penetrates through the insulating layers <b>120</b> and the dielectric layers <b>130</b>. As mentioned above, the gate poly layer <b>50</b> may serve as an etching stop layer for the formation of the first recess R<b>1</b>, such that the first recess R<b>1</b> stops below the gate poly layer <b>50</b>. As shown in <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>, the first recess R<b>1</b> has a rectangular profile in a top view, and the rectangular first recess R<b>1</b> extends along the first direction D<b>1</b>. In some embodiments, a plurality of the first recesses R<b>1</b> can be formed in parallel with each other along the first direction D<b>1</b>, for example, three first recesses R<b>1</b> may be arranged along the second direction D<b>2</b> at intervals, and each of the first recesses R<b>1</b> extends along the first direction D<b>1</b> (as shown in <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>). After the first recess R<b>1</b> is formed, an isolation layer <b>140</b> is conformally formed in the first recess R<b>1</b> and on the topmost dielectric layer <b>130</b>. In detail, the isolation layer <b>140</b> is disposed on sidewalls of the insulating layers <b>120</b> and the dielectric layers <b>130</b> and on a top surface of the topmost dielectric layer <b>130</b>, and covers a bottom surface of the first recess R<b>1</b>. In some embodiments, the isolation layer <b>140</b> may be made of a material including oxide, but the present disclosure is not limited in this regard.</p><p id="p-0038" num="0037">Reference is made to <figref idref="DRAWINGS">FIGS. <b>3</b>A and <b>3</b>B</figref>, in which <figref idref="DRAWINGS">FIG. <b>3</b>A</figref> is a top view of step S<b>30</b> of forming the memory device <b>100</b>, and <figref idref="DRAWINGS">FIG. <b>3</b>B</figref> is a cross-sectional view taken along line <b>3</b>B-<b>3</b>B in <figref idref="DRAWINGS">FIG. <b>3</b>A</figref>. A pair of channel layers <b>150</b>&#x2033; is then conformally formed along the opposite sidewalls of the isolation layer <b>140</b> in the first recess R<b>1</b>. In detail, a material of the channel layers <b>150</b>&#x2033; may first be conformally formed on a whole surface of the isolation layer <b>140</b>, and then a blanket etching process is performed such that a portion of the material of the channel layers <b>150</b>&#x2033; on the top surface of the topmost dielectric layer <b>130</b> and a portion of the material of the channel layers <b>150</b>&#x2033; on the bottom of the first recess R<b>1</b> are removed, thereby exposing a portion of the isolation layer <b>140</b> on the top surface of the topmost dielectric layer <b>130</b> and a portion of the isolation layer <b>140</b> on the bottom of the first recess R<b>1</b>. As a result, a pair of channel layers <b>150</b>&#x2033; is formed in the first recess R<b>1</b> and extending along the first direction D<b>1</b>. In some embodiments, the channel layers <b>150</b>&#x2033; may be made of a material including polysilicon.</p><p id="p-0039" num="0038">Reference is made to <figref idref="DRAWINGS">FIGS. <b>4</b>A and <b>4</b>B</figref>, in which <figref idref="DRAWINGS">FIG. <b>4</b>A</figref> is a top view of step S<b>40</b> of forming the memory device <b>100</b>, and <figref idref="DRAWINGS">FIG. <b>4</b>B</figref> is a cross-sectional view taken along line <b>4</b>B-<b>4</b>B in <figref idref="DRAWINGS">FIG. <b>4</b>A</figref>. A first isolation structure <b>160</b> is disposed between the channel layers <b>150</b>&#x2033; to fill the first recess R<b>1</b> and in contact with a bottom portion of the isolation layer <b>140</b>. In some embodiments, a planarization process such as a chemical-mechanical polishing (CMP) process may be performed to remove the material of the first isolation structure <b>160</b> which is exceeded outside the first recess R<b>1</b>. In some embodiments, the first isolation structure <b>160</b> may be made of a material including oxide, but the present disclosure is not limited in this regard. After the formation of the first isolation structure <b>160</b>, a pillar structure P including the isolation layer <b>140</b>, the pair of channel layers <b>150</b>&#x2033;, and the first isolation structure <b>160</b> is formed. When a plurality of the first recesses R<b>1</b> are formed in parallel with each other along the first direction D<b>1</b> in step S<b>20</b>, a plurality of the pillar structures P with each having a rectangular profile in a top view may be formed in parallel with each other along the first direction D<b>1</b> in this step. The pillar structure P has a width W<b>2</b> (see <figref idref="DRAWINGS">FIG. <b>4</b>A</figref>) along the second direction D<b>2</b>.</p><p id="p-0040" num="0039">Reference is made to <figref idref="DRAWINGS">FIGS. <b>5</b>A and <b>5</b>B</figref>, in which <figref idref="DRAWINGS">FIG. <b>5</b>A</figref> is a top view of step S<b>50</b> of forming the memory device <b>100</b>, and <figref idref="DRAWINGS">FIG. <b>5</b>B</figref> is a cross-sectional view taken along line <b>5</b>B-<b>5</b>B in <figref idref="DRAWINGS">FIG. <b>5</b>A</figref>. After the pillar structure P (see <figref idref="DRAWINGS">FIG. <b>4</b>A</figref>) is formed, a first trench <b>172</b> and a second trench <b>174</b> may be formed to penetrate through the pillar structure P (see <figref idref="DRAWINGS">FIG. <b>4</b>A</figref>). In some embodiments, the first trench <b>172</b> is formed adjacent the second trench <b>174</b> along the first direction D<b>1</b>. It is noted that the first trench <b>172</b> and the second trench <b>174</b> labelled in <figref idref="DRAWINGS">FIGS. <b>5</b>A and <b>5</b>B</figref> are merely examples, and any two trenches which are adjacent to each other along the direction D<b>1</b> can be regarded as the first trench <b>172</b> and the second trench <b>174</b> referred hereinafter. In some embodiments, each of the first trench <b>172</b> and the second trench <b>174</b> has a rectangular profile in a top view, in which two sides of each of the first trench <b>172</b> and the second trench <b>174</b> are parallel to two sides of the pillar structure P (see <figref idref="DRAWINGS">FIG. <b>4</b>A</figref>). In some embodiments, a width W<b>1</b> of each of the first trench <b>172</b> and the second trench <b>174</b> along the second direction D<b>2</b> is larger than the width W<b>2</b> of the pillar structure P (see <figref idref="DRAWINGS">FIG. <b>4</b>A</figref>) along the second direction D<b>2</b>. Accordingly, the pillar structure P is cut off into a plurality of segmented pillar structures P<b>1</b> by the first trench <b>172</b> and the second trench <b>174</b>. Stated differently, the trenches (including the first trench <b>172</b> and the second trench <b>174</b>) and the segmented pillar structures P<b>1</b> are alternately arranged along the first direction D<b>1</b>. In addition, after the first trench <b>172</b> and the second trench <b>174</b> are formed, each of the channel layers <b>150</b>&#x2033; (see <figref idref="DRAWINGS">FIG. <b>4</b>A</figref>) is cut off into at least one channel structure <b>150</b>, and each of the segmented pillar structures P<b>1</b> may include two channel structures <b>150</b> extending along the first direction D<b>1</b> and substantially aligned with each other along the second direction D<b>2</b>. In each of the segmented pillar structures P<b>1</b>, each of the channel structures <b>150</b> is substantially in a rectangular shape in a top view, and each of the channel structures <b>150</b> has a first side <b>152</b> exposed from the first trench <b>172</b> and a second side <b>154</b> opposite to the first side <b>152</b> and exposed from the second trench <b>174</b>.</p><p id="p-0041" num="0040">Reference is made to <figref idref="DRAWINGS">FIGS. <b>6</b>A and <b>6</b>B</figref>, in which <figref idref="DRAWINGS">FIG. <b>6</b>A</figref> is a top view of step S<b>60</b> of forming the memory device <b>100</b>, and <figref idref="DRAWINGS">FIG. <b>6</b>B</figref> is a cross-sectional view taken along line <b>6</b>B-<b>6</b>B in <figref idref="DRAWINGS">FIG. <b>6</b>A</figref>. A source structure <b>180</b> and a drain structure <b>190</b> are then epitaxially grown from the first side <b>152</b> and the second side <b>154</b> of each of the channel structures <b>150</b>, respectively. During the epitaxial growth, a material of the source structure <b>180</b> progressively grows from the first side <b>152</b> of the channel structure <b>150</b> into the first trench <b>172</b>, and the drain structure <b>190</b> progressively grows from the second side <b>154</b> of the channel structure <b>150</b> into the second trench <b>174</b>. As mentioned above in step S<b>50</b>, since the width W<b>1</b> (see <figref idref="DRAWINGS">FIG. <b>5</b>A</figref>) of each of the first trench <b>172</b> and the second trench <b>174</b> along the second direction D<b>2</b> is larger than the width W<b>2</b> of the pillar structure P (see <figref idref="DRAWINGS">FIG. <b>4</b>A</figref>) along the second direction D<b>2</b>, spaces are ensured to be preserved for the growth of the source structure <b>180</b> and the drain structure <b>190</b>. Accordingly, the growth of source structure <b>180</b> and the drain structure <b>190</b> may not be restrained by the first trench <b>172</b> and the second trench <b>174</b>, and hence the source structure <b>180</b> and the drain structure <b>190</b> can grow into a desired shape and be formed in a desired position, such that the alignment of the source structure <b>180</b> and the drain structure <b>190</b> can be easily achieved. For example, the source structure <b>180</b> and the drain structure <b>190</b> respectively on the first side <b>152</b> and the second side <b>154</b> of the same channel structure <b>150</b> are substantially aligned with each other in the first direction D<b>1</b>, the source structures <b>180</b> on different channel structures <b>150</b> in the same trench (i.e., the first trench <b>172</b>) are substantially aligned with each other in the second direction D<b>2</b>, and the drain structures <b>190</b> on different channel structures <b>150</b> in the same trench (i.e., the second trench <b>174</b>) are substantially aligned with each other in the second direction D<b>2</b>.</p><p id="p-0042" num="0041">Reference is made to <figref idref="DRAWINGS">FIG. <b>6</b>C</figref>, which is a partial enlargement diagram of the region Al shown in <figref idref="DRAWINGS">FIG. <b>6</b>A</figref>. In some embodiments, a growing condition may be controlled, such that the a ratio in length along the first direction D<b>1</b> of the source structure <b>180</b> to the first trench <b>172</b> (i.e., a ratio of a length L<b>1</b> of the source structure <b>180</b> to a length L<b>2</b> of the first trench <b>172</b> along the first direction D<b>1</b>) is between 0.3 and 0.4, and a ratio in length along the first direction D<b>1</b> of the drain structure <b>190</b> to the second trench <b>174</b> (i.e., a ratio of a length L<b>3</b> of the drain structure <b>190</b> to a length L<b>4</b> of the second trench <b>174</b> along the first direction D<b>1</b>) is between 0.3 and 0.4. When such a ratio is in the above range, the source structure <b>180</b> and the adjacent drain region <b>190</b> in the same trench can be prevented from contacting each other in order to avoid short circuited, and the resistance of the source structure <b>180</b> and the drain region <b>190</b> can be controlled in a desired value. In detail, if the aforementioned ratio is larger than 0.4, the length of each of the first trench <b>172</b> and the second trench <b>174</b> is not large enough for the growth of the source structure <b>180</b> and the drain region <b>190</b>, thereby leading to a contact between the source structure <b>180</b> and the drain region <b>190</b>; and if the aforementioned ratio is smaller than 0.3, the size of each of the source structure <b>180</b> and the drain region <b>190</b> may be too small, and hence the resistance of the source structure <b>180</b> and the drain region <b>190</b> may not be well controlled in a desired value.</p><p id="p-0043" num="0042">In some embodiments, each of the length L<b>1</b> of the source structure <b>180</b> and the length L<b>3</b> of the drain structure <b>190</b> along the first direction D<b>1</b> is between 50 nm and 100 nm, such that the resistance of each of the source structure <b>180</b> and the drain structure <b>190</b> can reach to a desired value, and the dimension of the memory device <b>100</b> can be maintain in an appropriate range. In detail, if each of the length L<b>1</b> of the source structure <b>180</b> and the length L<b>3</b> of the drain structure <b>190</b> is smaller than 50 nm, the size of each of the source structure <b>180</b> and the drain region <b>190</b> may be too small to reach the desired value of its resistance; and if each of the length L<b>1</b> of the source structure <b>180</b> and the length L<b>3</b> of the drain structure <b>190</b> is larger than 100 nm, the size of the memory device <b>100</b> may be difficult to reduce. In some embodiments, a ratio in length along the second direction D<b>2</b> of the channel structure <b>150</b> to each of the source structure <b>180</b> and the drain structure <b>190</b> (i.e., a ratio of a length L<b>5</b> of the channel structure <b>150</b> to a length L<b>6</b> of each of the source structure <b>180</b> and the drain structure <b>190</b> along the second direction D<b>2</b>) is between 0.1 and 0.2. In detail, if the aforementioned ratio is smaller than 0.1, the alignment of the source structure <b>180</b> and the drain structure <b>190</b> may be difficult to achieve; and if the aforementioned ratio is larger than 0.2, the size of each of the source structure <b>180</b> and the drain structure <b>190</b> may be too small to reach the desired value of its resistance.</p><p id="p-0044" num="0043">In some embodiments, the growing condition may be well controlled such that each of the source structure <b>180</b> and the drain structure <b>190</b> is substantially in a circular shape in a top view. Accordingly, a channel structure <b>150</b> in combination with the source and drain structures <b>180</b>, <b>190</b> on opposite sides thereof has a &#x201c;dumbbell-like&#x201d; or a &#x201c;bone-like&#x201d; shape in a top view. In some embodiments, a material of the channel structure <b>150</b> may be different from a material of each of the source structure <b>180</b> and the drain structure <b>190</b>. For example, the channel structure <b>150</b> is made of a material including polysilicon, and each of the source structure <b>180</b> and the drain structure <b>190</b> is made of a material including monocrystalline silicon.</p><p id="p-0045" num="0044">Reference is made to <figref idref="DRAWINGS">FIGS. <b>7</b>A and <b>7</b>B</figref>, in which <figref idref="DRAWINGS">FIG. <b>7</b>A</figref> is a top view of step S<b>70</b> of forming the memory device <b>100</b>, and <figref idref="DRAWINGS">FIG. <b>7</b>B</figref> is a cross-sectional view taken along line <b>7</b>B-<b>7</b>B in <figref idref="DRAWINGS">FIG. <b>7</b>A</figref>. After the source structure <b>180</b> and the drain structure <b>190</b> are formed, a dielectric material is filled in the first trench <b>172</b> and the second trench <b>174</b> (see <figref idref="DRAWINGS">FIG. <b>6</b>A</figref>). In some embodiments, a planarization process such as a chemical-mechanical polishing (CMP) process may be performed to remove the dielectric material which is exceeded outside the first trench <b>172</b> and the second trench <b>174</b> (see <figref idref="DRAWINGS">FIG. <b>6</b>A</figref>). Accordingly, a first dielectric structure <b>200</b> and a second dielectric structure <b>210</b> are respectively formed in the first trench <b>172</b> and the second trench <b>174</b> (see <figref idref="DRAWINGS">FIG. <b>6</b>A</figref>). In addition, the source structures <b>180</b> grown from the same segmented pillar structure P<b>1</b> are embedded in the first dielectric structure <b>200</b>, while the drain structures <b>190</b> grown from the same segmented pillar structure P<b>1</b> are embedded in the second dielectric structure <b>210</b>. It is noted that when a plurality of the trenches (including the first trenches <b>172</b> and the second trenches <b>174</b>) are arranged along the first direction D<b>1</b>, the source structures <b>180</b> grown from one segmented pillar structure P<b>1</b> and the drain structures <b>190</b> grown from the adjacent segmented pillar structure P<b>2</b> may be embedded in the same first dielectric structure <b>200</b>, and the drain structures <b>190</b> grown from one segmented pillar structure P<b>1</b> and the source structures <b>180</b> grown from the adjacent segmented pillar structure P<b>3</b> may be embedded in the same second dielectric structure <b>210</b>. Furthermore, the first isolation structure <b>160</b> is sandwiched between the first dielectric structure <b>200</b> and the second dielectric structure <b>210</b> along the first direction D<b>1</b>, and is sandwiched between the channel structures <b>150</b> along the second direction D<b>2</b>. After the first dielectric structure <b>200</b> and the second dielectric structure <b>210</b> are formed, a memory structure M including two channel structures <b>150</b>, two source structures <b>180</b>, two drain structures <b>190</b>, the first isolation structure <b>160</b>, a portion of the first dielectric structure <b>200</b>, and a portion of the second dielectric structure <b>210</b> is formed.</p><p id="p-0046" num="0045">In more detail, the memory structure M may include two channel structures <b>150</b>, two source structures <b>180</b>, and two drain structures <b>190</b>. The two channel structures <b>150</b> extends in parallel with each other, and each of the channel structures <b>150</b> has a first side <b>152</b> and a second side <b>154</b> facing away from each other. The two source structures <b>190</b> are respectively on the first sides <b>152</b> of the channel structures <b>150</b>, and the two drain structures <b>190</b> are respectively on the second sides <b>154</b> of the channel structures <b>150</b>. In some embodiments, the drain structures <b>190</b> are substantially aligned with the source structures <b>180</b> in the first direction D<b>1</b>.</p><p id="p-0047" num="0046">Reference is made to <figref idref="DRAWINGS">FIGS. <b>8</b>A and <b>8</b>B</figref>, in which <figref idref="DRAWINGS">FIG. <b>8</b>A</figref> is a top view of step S<b>80</b> of forming the memory device <b>100</b>, and <figref idref="DRAWINGS">FIG. <b>8</b>B</figref> is a cross-sectional view taken along line <b>8</b>B-<b>8</b>B in <figref idref="DRAWINGS">FIG. <b>8</b>A</figref>. A second recess R<b>2</b> is then formed adjacent the memory structure M along the second direction D<b>2</b>. In some embodiments, the second recess R<b>2</b> penetrates through the insulating layers <b>120</b> and the dielectric layers <b>130</b>. As mentioned above, the gate poly layer <b>50</b> may serve as an etching stop layer for the formation of the second recess R<b>2</b>, such that the second recess R<b>2</b> stops below the gate poly layer <b>50</b>. As shown in <figref idref="DRAWINGS">FIG. <b>8</b>A</figref>, the second recess R<b>2</b> has a rectangular profile in a top view, and the rectangular second recess R<b>2</b> extends along the first direction D<b>1</b>. In some embodiments, the second recess R<b>2</b> may be formed between two memory structures M along the second direction D<b>2</b>, and extends in parallel with the memory structures M. In some embodiments, a plurality of the memory structures M and a plurality of the second recesses R<b>2</b> may be arranged alternately along the second direction D<b>2</b> at intervals.</p><p id="p-0048" num="0047">Reference is made to <figref idref="DRAWINGS">FIGS. <b>9</b>A and <b>9</b>B</figref>, in which <figref idref="DRAWINGS">FIG. <b>9</b>A</figref> is a top view of step S<b>90</b> of forming the memory device <b>100</b>, and <figref idref="DRAWINGS">FIG. <b>9</b>B</figref> is a cross-sectional view taken along line <b>9</b>B-<b>9</b>B in <figref idref="DRAWINGS">FIG. <b>9</b>A</figref>. The insulating layers <b>120</b> between the dielectric layers <b>130</b> are then being removed by a selective etching process. In some embodiments, the selective etching process may be a chemical etching process in hot phosphoric acid removing the insulating layers <b>120</b> (see <figref idref="DRAWINGS">FIG. <b>9</b>B</figref>) which may be made of a material including silicon nitride. In the meanwhile, the dielectric layers <b>130</b> and the memory structures M are well preserved. After the removal of the insulating layers <b>120</b> (see <figref idref="DRAWINGS">FIG. <b>9</b>B</figref>) by the selective etching process, a plurality of spaces S are formed between the dielectric layers <b>130</b>, and portions of the isolation layer <b>140</b> in the spaces S are then removed, such that portions of the channel structure <b>150</b> are exposed from the spaces S.</p><p id="p-0049" num="0048">Reference is made to <figref idref="DRAWINGS">FIGS. <b>10</b>A and <b>10</b>B</figref>, in which <figref idref="DRAWINGS">FIG. <b>10</b>A</figref> is a top view of step S<b>100</b> of forming the memory device <b>100</b>, and <figref idref="DRAWINGS">FIG. <b>10</b>B</figref> is a cross-sectional view taken along line <b>10</b>B-<b>10</b>B in <figref idref="DRAWINGS">FIG. <b>10</b>A</figref>. A memory structure layer <b>220</b> and a high-k dielectric layer <b>230</b> are then conformally formed on a top surface of the memory device <b>100</b>, between the dielectric layers <b>130</b> (i.e., in the spaces S, see <figref idref="DRAWINGS">FIG. <b>9</b>B</figref>), exposed portions of the channel structures <b>150</b>, and in the second recess R<b>2</b>Then, a conductive layer <b>240</b> is disposed on the high-k dielectric layer <b>230</b> to fill the spaces S, thereby resulting in a replacement of the insulating layers <b>120</b> (see <figref idref="DRAWINGS">FIG. <b>8</b>B</figref>) with the memory structure layer <b>220</b>, the high-k dielectric layer <b>230</b>, and the conductive layer <b>240</b>. In some embodiments, the memory structure layer <b>220</b> may include a blocking layer, a memory storage layer, and a tunneling layer (not shown), in which the blocking layer is directly in contact with the exposed portions of the channel structure <b>150</b> and in contact with portions of the isolation layer <b>140</b>, the memory storage layer is disposed on the blocking layer, and the tunneling layer is disposed on the memory storage layer. In other words, the memory structure layer <b>220</b> is directly in contact with the exposed portions of the channel structure <b>150</b>. The blocking layer and the tunneling layer may be made of a material including silicon oxide or other dielectric, and the memory storage layer may be made of a material including silicon nitride or other material that is able to trap electrons. In some embodiments, the high-k dielectric layer <b>230</b> may be made of a material including aluminum oxide or other dielectric. In some embodiments, the conductive layer <b>240</b> may be disposed by a chemical vapor deposition (CVD) process, and the conductive layer <b>240</b> may be made of a material including tungsten or other metal.</p><p id="p-0050" num="0049">Reference is made to <figref idref="DRAWINGS">FIGS. <b>11</b>A and <b>11</b>B</figref>, in which <figref idref="DRAWINGS">FIG. <b>11</b>A</figref> is a top view of step S<b>110</b> of forming the memory device <b>100</b>, and <figref idref="DRAWINGS">FIG. <b>11</b>B</figref> is a cross-sectional view taken along line <b>11</b>B-<b>11</b>B in <figref idref="DRAWINGS">FIG. <b>11</b>A</figref>. Portions of the memory structure layer <b>220</b>, the high-k dielectric layer <b>230</b>, and the conductive layer <b>240</b> in the second recess R<b>2</b> (see <figref idref="DRAWINGS">FIG. <b>10</b>B</figref>) and on the top surface of the memory device <b>100</b> are then removed, such that the memory structure layer <b>220</b>, the high-k dielectric layer <b>230</b>, and the conductive layer <b>240</b> are exposed from the second recess R<b>2</b> (see <figref idref="DRAWINGS">FIG. <b>11</b>B</figref>). In some embodiments, the conductive layer <b>240</b> may further be etched back into the spaces S (see <figref idref="DRAWINGS">FIG. <b>9</b>B</figref>) by about 15 nm to 20 nm of the depth, such that the conductive layer <b>240</b> is indented from the memory structure layer <b>220</b> and the high-k dielectric layer <b>230</b>. After that, a second isolation structure <b>250</b> is entirely filled in the second recess R<b>2</b> and protrudes into the spaces S (see <figref idref="DRAWINGS">FIG. <b>9</b>B</figref>) such that portions of the second isolation structure <b>250</b> are sandwiched between the dielectric layers <b>130</b> in a vertical direction (i.e., a direction perpendicular to the first direction D<b>1</b> and the second direction D<b>2</b>). After step S<b>110</b> is performed, the second isolation structure <b>250</b> is formed penetrating through the conductive layers <b>240</b> and the dielectric layers <b>130</b>.</p><p id="p-0051" num="0050"><figref idref="DRAWINGS">FIG. <b>11</b>C</figref> is a cross-sectional view taken along line <b>11</b>C-<b>110</b> in <figref idref="DRAWINGS">FIG. <b>11</b>A</figref>. <figref idref="DRAWINGS">FIG. <b>11</b>D</figref> is a partial enlargement perspective diagram of the region A<b>2</b> shown in <figref idref="DRAWINGS">FIG. <b>11</b>A</figref>, in which the perspective level of the region A<b>2</b> is identical to the line b-b&#x2032; shown in <figref idref="DRAWINGS">FIG. <b>11</b>B</figref>. Reference is made to <figref idref="DRAWINGS">FIG. <b>11</b>A</figref> to <figref idref="DRAWINGS">FIG. <b>11</b>D</figref>. It is shown in <figref idref="DRAWINGS">FIG. <b>11</b>B</figref> to <figref idref="DRAWINGS">FIG. <b>11</b>D</figref> that the memory device <b>100</b> includes a substrate <b>110</b>, a first dielectric structure <b>200</b>, a second dielectric structure <b>210</b>, a channel structure <b>150</b>, a source structure <b>180</b>, and a drain structure <b>190</b>. The first dielectric structure <b>200</b> and the second dielectric structure <b>210</b> are disposed on the substrate <b>110</b>, and are spaced apart from each other in the first direction D<b>1</b>. The first dielectric structure <b>200</b> and the second dielectric structure <b>210</b> are on opposite sides of the memory structure M which penetrates through the conductive layers <b>240</b> and the dielectric layers <b>130</b>, in which the source structures <b>180</b> and the drain structures <b>190</b> are respectively embedded in the first dielectric structure <b>210</b> and the second dielectric structure <b>220</b>. The channel structure <b>150</b> interconnects the first dielectric structure <b>200</b> and the second dielectric structure <b>210</b>. The source structure <b>180</b> and the drain structure <b>190</b> are on opposite sides (ends) of the channel structure <b>150</b>, and are respectively embedded in the first dielectric structure <b>200</b> and the second dielectric structure <b>210</b>. As shown in <figref idref="DRAWINGS">FIG. <b>11</b>D</figref>, the memory structure layer <b>220</b> and the high-k dielectric layer <b>230</b> extend from a sidewall <b>202</b> of the first dielectric structure <b>200</b> to a sidewall <b>212</b> of the second dielectric structure <b>210</b>, in which the sidewall <b>202</b> of the first dielectric structure <b>200</b> faces toward the sidewall <b>212</b> of the second dielectric structure <b>210</b>. In addition, the conductive layer <b>240</b> extends along the first direction D<b>1</b> and has a portion protruding to be in contact with the sidewall <b>202</b> of the first dielectric structure <b>200</b>, the sidewall <b>212</b> of the second dielectric structure <b>210</b>, and the high-k dielectric layer <b>230</b>. Stated differently, the conductive layer <b>240</b> has a portion extending from the sidewall <b>202</b> of the first dielectric structure <b>200</b> to the sidewall <b>212</b> of the second dielectric structure <b>210</b>, such that the memory structure layer <b>220</b> is between the channel structure <b>150</b> and the conductive layer <b>240</b> along the second direction D<b>2</b>.</p><p id="p-0052" num="0051">In some embodiments, a sidewall <b>222</b> of the memory structure layer <b>220</b> in contact with the sidewall <b>202</b> of the first dielectric structure <b>200</b> is substantially coplanar with a sidewall <b>242</b> of the conductive layer <b>240</b> in contact with the sidewall <b>202</b> of the first dielectric structure <b>200</b>. Similarly, a sidewall <b>224</b> of the memory structure layer <b>220</b> in contact with the sidewall <b>212</b> of the second dielectric structure <b>210</b> is substantially coplanar with a sidewall <b>244</b> of the conductive layer <b>240</b> in contact with the sidewall <b>212</b> of the second dielectric structure <b>210</b>. In addition, the first isolation structure <b>160</b> extends along a sidewall of the channel structure <b>180</b> facing away from the memory structure layer <b>220</b>. In some embodiments, a vertical projection of the memory structure layer <b>220</b> in the first direction D<b>1</b> partially overlaps a vertical projection of each of the source structure <b>180</b> and the drain structure <b>190</b> in the first direction D<b>1</b>. As shown in <figref idref="DRAWINGS">FIG. <b>11</b>B</figref>, the isolation layer <b>140</b> is between the dielectric layers <b>130</b> and the channel structures <b>150</b>. On the other hand, as shown in <figref idref="DRAWINGS">FIG. <b>11</b>D</figref>, since the source structure <b>180</b> and the drain structure <b>190</b> are obtained by the epitaxial growth of the channel structure <b>150</b>, and the material of the source structure <b>180</b> and the drain structure <b>190</b> is different from the material of the channel structure <b>150</b>, an irregular interface F may exist between the channel structure <b>150</b> and each of the source structure <b>180</b> and the drain structure <b>190</b>.</p><p id="p-0053" num="0052">Reference is made to <figref idref="DRAWINGS">FIGS. <b>12</b>A and <b>12</b>B</figref>, in which <figref idref="DRAWINGS">FIG. <b>12</b>A</figref> is a top view of step S<b>120</b> of forming the memory device <b>100</b>, and <figref idref="DRAWINGS">FIG. <b>12</b>B</figref> is a cross-sectional view taken along line <b>12</b>B-<b>12</b>B in <figref idref="DRAWINGS">FIG. <b>12</b>A</figref>. In step S<b>120</b>, a contact <b>260</b> may be formed on each of the source structure <b>180</b> and the drain structure <b>190</b>, such that the memory device <b>100</b> can be connected to word lines and/or bit lines for programming and erasing. In some embodiments, a dielectric layer <b>270</b> may be formed on the top of the memory device <b>100</b> before the contacts <b>260</b> are formed, in which the dielectric layer <b>270</b> may be made of a material identical to the material of the dielectric layer <b>130</b>. As a result, the contacts <b>260</b> are formed in the dielectric layer <b>270</b> and electrically connected to the word lines and/or bit lines.</p><p id="p-0054" num="0053">According to the aforementioned embodiments of the present disclosure, since the channel structures extend in parallel along a first direction, and the source structure and the drain structure are epitaxially grown on opposite sides of each of the channel structures, the alignment of the source structures in the same memory structure, the alignment of the drain structures in the same memory structure, and the alignment of the source structure and the drain structure on the same channel structure can be easily achieved. Furthermore, since the ratio in length of the source/drain structures to the first/second trenches is between 0.3 and 0.4, the growing of the source structure and the drain structure may not be restrained, and the alignment of the source/drain structures can further be well achieved. In addition, by controlling the growing condition of the source structure and the drain structure, the size of the source/drain structures can be in an appropriate range, such that the function of the memory device can be well improved.</p><p id="p-0055" num="0054">Although the present disclosure has been described in considerable detail with reference to certain embodiments thereof, other embodiments are possible. Therefore, the spirit and scope of the appended claims should not be limited to the description of the embodiments contained herein.</p><p id="p-0056" num="0055">It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present disclosure without departing from the scope or spirit of the disclosure. In view of the foregoing, it is intended that the present disclosure covers modifications and variations of this disclosure provided they fall within the scope of the following claims.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A manufacturing method of a memory device, comprising:<claim-text>forming a pillar structure on a substrate, wherein the pillar structure comprises a pair of channel layers extending in parallel along a first direction;</claim-text><claim-text>forming a first trench and a second trench through the pillar structure, such that a pair of channel structures is formed, a first side of each of the channel structures is exposed from the first trench, and a second side of each of the channel structures is exposed from the second trench; and</claim-text><claim-text>epitaxially growing a source structure on the first side of each of the channel structures and a drain structure on the second side of each of the channel structures, such that the drain structure is substantially aligned with the source structure in the first direction.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The manufacturing method of the memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first trench and the second trench are formed such that a width along a second direction of each of the first trench and the second trench is larger than a width along the second direction of the pillar structure, and the second direction is perpendicular to the first direction.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The manufacturing method of the memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the source structure and the drain structure are epitaxially grown such that the source structure and the drain structure are respectively in the first trench and the second trench.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The manufacturing method of the memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:<claim-text>controlling a growing condition, such that a ratio in length along the first direction of the source structure to the first trench is between 0.3 and 0.4, and a ratio in length along the first direction of the drain structure to the second trench is between 0.3 and 0.4.</claim-text></claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The manufacturing method of the memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:<claim-text>filling a dielectric material in the first trench and the second trench after epitaxially growing the source structure and the drain structure, such that a first dielectric structure and a second dielectric structure are respectively formed in the first trench and the second trench, and the source structure and the drain structure are respectively embedded in the first dielectric structure and the second dielectric structure.</claim-text></claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The manufacturing method of the memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first trench and the second trench are formed through the pillar structure such that the pillar structure is cut off into a plurality of segmented pillar structures arranged along the first direction.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The manufacturing method of the memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a length along the first direction of each of the source structure and the drain structure is between 50 nm and 100 nm.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. A manufacturing method of a memory device, comprising:<claim-text>forming a pillar structure on a substrate, wherein the pillar structure comprises a pair of channel layers extending in parallel along a first direction;</claim-text><claim-text>forming a first trench and a second trench through the pillar structure, such that a pair of channel structures is formed; and</claim-text><claim-text>epitaxially growing a source structure on a first side of each of the channel structures and a drain structure on a second side of each of the channel structures, such that the source structure and the drain structure are substantially in a circular shape in a top view.</claim-text></claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The manufacturing method of the memory device of <claim-ref idref="CLM-00008">claim 8</claim-ref>, further comprising:<claim-text>forming a plurality of insulating layers and a plurality of dielectric layers interlaced and stacked on the substrate.</claim-text></claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The manufacturing method of the memory device of <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein forming the pillar structure on the substrate comprises:<claim-text>forming a recess penetrating through the insulating layers and the dielectric layers;</claim-text><claim-text>forming an isolation layer in the recess along sidewalls of the insulating layers and the dielectric layers; and</claim-text><claim-text>forming the channel layers along sidewalls of the isolation layer.</claim-text></claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The manufacturing method of the memory device of <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein forming the pillar structure on the substrate comprises:<claim-text>filling an isolation structure in the recess after forming the channel layers.</claim-text></claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The manufacturing method of the memory device of <claim-ref idref="CLM-00008">claim 8</claim-ref>, further comprising:<claim-text>controlling a growing condition, such that a ratio in length along the first direction of the source structure to the first trench is between 0.3 and 0.4, and a ratio in length along the first direction of the drain structure to the second trench is between 0.3 and 0.4.</claim-text></claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The manufacturing method of the memory device of <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein a ratio in length along a second direction of each of the channel structures to the source structure and the drain structure is between 0.1 and 0.2, and the second direction is perpendicular to the first direction.</claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. A manufacturing method of a memory device, comprising:<claim-text>forming a pair of channel layers extending in parallel along a first direction on a substrate;</claim-text><claim-text>forming a trench through the channel layers, such that a pair of channel structures is formed; and</claim-text><claim-text>epitaxially growing a source structure on a side of each of the channel structures, such that a ratio in length along the first direction of the source structure to the trench is between 0.3 and 0.4.</claim-text></claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The manufacturing method of the memory device of <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein the source structure is epitaxially grown such that the source structure is in the trench.</claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The manufacturing method of the memory device of <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein a length along the first direction of the source structure is between 50 nm and 100 nm.</claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The manufacturing method of the memory device of <claim-ref idref="CLM-00014">claim 14</claim-ref>, further comprising:<claim-text>forming a plurality of insulating layers and a plurality of dielectric layers interlaced and stacked on the substrate; and</claim-text><claim-text>forming a recess penetrating through the insulating layers and the dielectric layers.</claim-text></claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The manufacturing method of the memory device of <claim-ref idref="CLM-00017">claim 17</claim-ref>, wherein the channel layers are formed in the recess.</claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The manufacturing method of the memory device of <claim-ref idref="CLM-00014">claim 14</claim-ref>, further comprising:<claim-text>epitaxially growing a drain structure on another side of each of the channel structures, wherein the drain structure is substantially aligned with the source structure in the first direction.</claim-text></claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The manufacturing method of the memory device of <claim-ref idref="CLM-00014">claim 14</claim-ref>, further comprising:<claim-text>filling a dielectric material in the trench after epitaxially growing the source structure, such that a dielectric structure is formed in the trench, and the source structure is embedded in the dielectric structure.</claim-text></claim-text></claim></claims></us-patent-application>