[Inputs]
reg_req_in
reg_ack_in
reg_rd_wr_L_in
clk
reset
=reg_addr_in[15:0]=
=reg_data_in[15:0]=
=reg_src_in[1:0]=
=counter_updates[7:0]=
=counter_decrement[7:0]=
=hardware_regs[127:0]=
[Outputs]
reg_req_out
reg_ack_out
reg_rd_wr_L_out
=reg_addr_out[15:0]=
=reg_data_out[15:0]=
=reg_src_out[1:0]=
=software_regs[127:0]=
[BiDir]
[ATTRIBUTES]
VeriModel generic_regs

