/***************************************************************************
 * Copyright (C) 2016 Broadcom.  The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 * This program is the proprietary software of Broadcom and/or its licensors,
 * and may only be used, duplicated, modified or distributed pursuant to the terms and
 * conditions of a separate, written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 * no license (express or implied), right to use, or waiver of any kind with respect to the
 * Software, and Broadcom expressly reserves all rights in and to the Software and all
 * intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 * secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 * AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 * THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 * OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 * LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 * OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 * USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 * LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 * EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 * USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 * THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 * ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 * LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 * ANY LIMITED REMEDY.
 *
 * Module Description:
 *
 ***************************************************************************/


/* this file should not be directly included by unprepared code, but properly constructed code included it multiple times  */
/* ************** THIS FILE IS AUTOGENERATED. DO NOT EDIT **************************/
/*****
GENERATED by:
perl magnum/basemodules/chp/src/common/bchp_memc_clients_chip.pl magnum/basemodules/chp/include/7268/common/memc/bchp_memc_clients_chip_B0.txt magnum/basemodules/chp/include/7268/common/memc/bchp_memc_clients_chip_B0.h
*******/
BCHP_P_MEMC_DEFINE_CLIENT(XPT_WR_RS,0)                      /*         core_xpt_hif_inst    wr_rs    SCB                systemport -> systemport0             */
BCHP_P_MEMC_DEFINE_CLIENT(XPT_WR_XC,1)                      /*         core_xpt_hif_inst    wr_xc                                 */
BCHP_P_MEMC_DEFINE_CLIENT(XPT_WR_CDB,2)                     /*         core_xpt_hif_inst    wr_cdb                                 */
BCHP_P_MEMC_DEFINE_CLIENT(XPT_WR_ITB_MSG,3)                 /*         core_xpt_hif_inst    wr_itb_msg                                 */
BCHP_P_MEMC_DEFINE_CLIENT(XPT_RD_RS,4)                      /*         core_xpt_hif_inst    rd_rs                                 */
BCHP_P_MEMC_DEFINE_CLIENT(XPT_RD_XC_RMX_MSG,5)              /*         core_xpt_hif_inst    rd_xc_rmx_msg                                 */
BCHP_P_MEMC_DEFINE_CLIENT(XPT_RD_XC_RAVE,6)                 /*         core_xpt_hif_inst    rd_xc_rave                                 */
BCHP_P_MEMC_DEFINE_CLIENT(XPT_RD_PB,7)                      /*         core_xpt_hif_inst    rd_pb                                 */
BCHP_P_MEMC_DEFINE_CLIENT(XPT_WR_MEMDMA,8)                  /*         core_xpt_hif_inst    wr_memdma                                 */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(GENET0_WR,10)                     /*         genet_top_inst    genet0_wr                                 */
BCHP_P_MEMC_DEFINE_CLIENT(GENET0_RD,11)                     /*         genet_top_inst    genet0_rd                                 */
BCHP_P_MEMC_DEFINE_CLIENT(GENET1_WR,12)                     /*         genet_top_inst    genet1_wr                                 */
BCHP_P_MEMC_DEFINE_CLIENT(GENET1_RD,13)                     /*         genet_top_inst    genet1_rd                                 */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(SATA,17)                          /*         sata3_pcie_top_inst    sata0                                 */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(BSP,22)                           /*     dedicated port    sectop_inst    bsp                                 */
BCHP_P_MEMC_DEFINE_CLIENT(SCPU,23)                          /*     dedicated port    sectop_inst    scpu                                 */
BCHP_P_MEMC_DEFINE_CLIENT(FLASH_DMA,24)                     /*         core_xpt_hif_inst    flash_dma                                 */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(SDIO_EMMC,26)                     /*         core_xpt_hif_inst    sdio_emmc                                 */
BCHP_P_MEMC_DEFINE_CLIENT(SDIO_CARD,27)                     /*         core_xpt_hif_inst    sdio_card                                 */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(MCIF_RD,29)                       /*     "M-Card, 1st port (read), (cablecard)"    sys_ctrl_inst    mcif0_rd                                 */
BCHP_P_MEMC_DEFINE_CLIENT(MCIF_WR,30)                       /*     "M-Card, 1st port (write), (cablecard)"    sys_ctrl_inst    mcif0_wr                                 */
BCHP_P_MEMC_DEFINE_CLIENT(UART_DMA_RD,31)                   /*         sys_ctrl_inst    uart_dma_rd                                 */
BCHP_P_MEMC_DEFINE_CLIENT(UART_DMA_WR,32)                   /*         sys_ctrl_inst    uart_dma_wr                                 */
BCHP_P_MEMC_DEFINE_CLIENT(USB_HI_0,33)                      /*     Port 0 (STB owned) of dual port USB interface    usb0_top_inst    ehci                                 */
BCHP_P_MEMC_DEFINE_CLIENT(USB_LO_0,34)                      /*     Port 0 (STB owned) of dual port USB interface    usb0_top_inst    ohci                                 */
BCHP_P_MEMC_DEFINE_CLIENT(USB_X_WRITE_0,35)                 /*     Port 0 (STB owned) of dual port USB interface    usb0_top_inst    xhci_write                                 */
BCHP_P_MEMC_DEFINE_CLIENT(USB_X_READ_0,36)                  /*     Port 0 (STB owned) of dual port USB interface    usb0_top_inst    xhci_read                                 */
BCHP_P_MEMC_DEFINE_CLIENT(USB_X_CTRL_0,37)                  /*     Port 0 (STB owned) of dual port USB interface    usb0_top_inst    xhci_ctrl                                 */
BCHP_P_MEMC_DEFINE_CLIENT(USB_X_BDC_0,38)                   /*     Port 0 (STB owned) of dual port USB interface    usb0_top_inst    bdc                                 */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(RAAGA,40)                         /*         raaga_dsp_top_0_inst    raaga_cl0                                 */
BCHP_P_MEMC_DEFINE_CLIENT(RAAGA_1,41)                       /*         raaga_dsp_top_0_inst    raaga_cl1                                 */

BCHP_P_MEMC_DEFINE_CLIENT(AUD_AIO,44)                       /*         vec_aio_gfx_top_inst    aio                                 */
BCHP_P_MEMC_DEFINE_CLIENT(VEC_VIP0,55)                      /*         vec_aio_gfx_top_inst    vip0                                 */
BCHP_P_MEMC_DEFINE_CLIENT(VEC_VIP1,56)                      /*         vec_aio_gfx_top_inst    vip1                                 */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(HVD0_DBLK,73)                     /*         hvdp0_top_inst    db                                 */
BCHP_P_MEMC_DEFINE_CLIENT(HVD0_DBLK_1,74)                   /*         hvdp0_top_inst    db2                                 */
BCHP_P_MEMC_DEFINE_CLIENT(HVD0_ILCPU,75)                    /*         hvdp0_top_inst    il                                 */
BCHP_P_MEMC_DEFINE_CLIENT(HVD0_OLCPU,76)                    /*         hvdp0_top_inst    ol                                 */
BCHP_P_MEMC_DEFINE_CLIENT(HVD0_CAB,77)                      /*         hvdp0_top_inst    cab                                 */
BCHP_P_MEMC_DEFINE_CLIENT(HVD0_ILSI,78)                     /*         hvdp0_top_inst    si                                 */
BCHP_P_MEMC_DEFINE_CLIENT(HVD0_ILCPU_p2,79)                 /*     "HVD0 Inner Loop ARC, 2nd pipeline"    hvds0_top_inst    ilp2                                 */
BCHP_P_MEMC_DEFINE_CLIENT(HVD0_ILSI_p2,80)                  /*     "HVD0 IL Symbol read, 2nd pipeline"    hvds0_top_inst    sip2                                 */
BCHP_P_MEMC_DEFINE_CLIENT(SID,87)                           /*     HVD0 SID    hvdp0_top_inst    sid                                 */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_MAD_PIX_FD,94)                /*         bvn_middle_top_inst    mvp0_pix_rd                                 */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_MAD_QUANT,95)                 /*         bvn_middle_top_inst    mvp0_quant                                 */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_MAD_PIX_CAP,96)               /*         bvn_middle_top_inst    mvp0_pix_wr                                 */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_MAD1_PIX_FD,97)               /*         bvn_middle_top_inst    mvp1_pix_rd                                 */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_MAD1_QUANT,98)                /*         bvn_middle_top_inst    mvp1_quant                                 */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_MAD1_PIX_CAP,99)              /*         bvn_middle_top_inst    mvp1_pix_wr                                 */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_MFD0,106)                     /*         bvn_edge_top_inst    mfd0_0                                 */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_MFD0_1,107)                   /*         bvn_edge_top_inst    mfd0_1                                 */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_MFD1,108)                     /*         bvn_edge_top_inst    mfd1_0                                 */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_MFD1_1,109)                   /*         bvn_edge_top_inst    mfd1_1                                 */
/*                     bvn_edge_top_inst                                     */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_VFD0,118)                     /*         bvn_edge_top_inst    vfd0                                 */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_VFD1,119)                     /*         bvn_edge_top_inst    vfd1                                 */
/*                     bvn_edge_top_inst                                     */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_CAP0,126)                     /*         bvn_edge_top_inst    cap0                                 */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_CAP1,127)                     /*         bvn_edge_top_inst    cap1                                 */
/*                     bvn_edge_top_inst                                     */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_GFD0,134)                     /*         bvn_edge_top_inst    gfd0                                 */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_GFD1,135)                     /*         bvn_edge_top_inst    gfd1                                 */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_RDC,144)                      /*         bvn_edge_top_inst    rdc                                 */
BCHP_P_MEMC_DEFINE_CLIENT(VEC_VBI_ENC0,145)                 /*         vec_aio_gfx_top_inst    vec0                                 */
BCHP_P_MEMC_DEFINE_CLIENT(VEC_LUT_LD,146)                   /*     HDR LUT Refill Client    vec_aio_gfx_top_inst    vec1                                 */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(M2MC_0,147)                       /*     "2D graphics - instance 0 - client ""0"""    vec_aio_gfx_top_inst    m2mc0                                 */
BCHP_P_MEMC_DEFINE_CLIENT(M2MC_1,148)                       /*     "2D graphics - instance 0 - client ""1"""    vec_aio_gfx_top_inst    m2mc01                                 */
BCHP_P_MEMC_DEFINE_CLIENT(M2MC_2,149)                       /*     "2D graphics - instance 0 - client ""2"""    vec_aio_gfx_top_inst    m2mc02                                 */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(PCIE_0,151)                       /*         sata3_pcie_top_inst    pcie_0                                 */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(HVD0_DBLK_p2,155)                 /*     "HVD0 Deblock Writes, 2nd pipeline"    hvds0_top_inst    dbp2                                 */
BCHP_P_MEMC_DEFINE_CLIENT(HVD0_DBLK1_p2,156)                /*     "HVD0 Deblock Writes / alternate blockout, 2nd pipeline"    hvds0_top_inst    db2p2                                 */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_CMP0,166)                     /*         bvn_edge_top_inst    cmp0                                 */

/*                 Ports 200 and up have special purposes                                         */
BCHP_P_MEMC_DEFINE_CLIENT(HOST_CPU_MCP_R_HI,200)            /*     Host CPU MCP read client - high priority            MCP0                              */
BCHP_P_MEMC_DEFINE_CLIENT(HOST_CPU_MCP_R_LO,201)            /*     Host CPU MCP read client - low priority                                         */
BCHP_P_MEMC_DEFINE_CLIENT(HOST_CPU_MCP_W_HI,202)            /*     Host CPU MCP write client - high priority                                         */
BCHP_P_MEMC_DEFINE_CLIENT(HOST_CPU_MCP_W_LO,203)            /*     Host CPU MCP write client - low priority                                         */
BCHP_P_MEMC_DEFINE_CLIENT(V3D_MCP_R_HI,204)                 /*     V3D (VC5 graphics core) MCP read client - high priority            MCP1                             */
BCHP_P_MEMC_DEFINE_CLIENT(V3D_MCP_R_LO,205)                 /*     V3D (VC5 graphics core) MCP read client - low priority                                         */
BCHP_P_MEMC_DEFINE_CLIENT(V3D_MCP_W_HI,206)                 /*     V3D (VC5 graphics core) MCP write client (tile buffer writes) - high priority                                         */
BCHP_P_MEMC_DEFINE_CLIENT(V3D_MCP_W_LO,207)                 /*     V3D (VC5 graphics core) MCP write client (tile buffer writes) - low priority                                         */
BCHP_P_MEMC_DEFINE_CLIENT(UBUS_RD,208)                      /*                 UBUS                             */
BCHP_P_MEMC_DEFINE_CLIENT(UBUS_WR,209)                      /*                                              */
/*                 210:215 Reserved for UBUS clients                                         */

BCHP_P_MEMC_DEFINE_CLIENT(HVD0_MOCOMP,216)                  /*     HVD0 PFRI / MOCOMP            PFRI0                             */
BCHP_P_MEMC_DEFINE_CLIENT(HVD1_MOCOMP,217)                  /*     HVD1 PFRI / MOCOMP            PFRI1                             */
BCHP_P_MEMC_DEFINE_CLIENT(VICE_PFRI,218)                    /*     VICE2v2 instance 0 PFRI (required + optional)            PFRI2                             */
/*                 219:231 Reserved for additional PFRI clients            PFRI                             */











/*                 232:247 Reserved for additional LMB ports                                         */



/*                             LMB                             */











BCHP_P_MEMC_DEFINE_CLIENT(TRACELOG,248)                     /*                 "MEMC Internal"                             */
BCHP_P_MEMC_DEFINE_CLIENT(MEMC_RESERVED_0,249)              /*     Reserved                                         */
BCHP_P_MEMC_DEFINE_CLIENT(ZCQS_ENGINE,250)                  /*     DRAM ZQ Calibration Short client                                         */
BCHP_P_MEMC_DEFINE_CLIENT(MSA,251)                          /*     MSA (Memory Soft Access)                                         */
BCHP_P_MEMC_DEFINE_CLIENT(DIS0,252)                         /*     DIS (DRAM Interface Stress) #0                                         */
BCHP_P_MEMC_DEFINE_CLIENT(DIS1,253)                         /*     DIS (DRAM Interface Stress) #1                                         */
BCHP_P_MEMC_DEFINE_CLIENT(DRAM_INIT_ZQCS,254)               /*     DRAM Init and Low Power Mode Engine                                         */
BCHP_P_MEMC_DEFINE_CLIENT(REFRESH,255)                      /*     Refresh                                         */
