###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-5)
#  Generated on:      Thu Nov 21 10:50:10 2013
#  Command:           report_timing -net -format {instance arc cell slew net...
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   outB[9]     (v) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.62660
= Slack Time                  21.57340
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |       SPEF | 0.01167 |         | 0.80000 | 
     | U1164    |               | INV_X1    | 1.00000 | addressB[1] |       SPEF | 0.01167 | 0.00070 | 0.80070 | 
     | U1164    | A v -> ZN ^   | INV_X1    | 0.20780 | n898        |            | 0.00399 | 0.37950 | 1.18020 | 
     | U1155    |               | NOR2_X1   | 0.20780 | n898        |       SPEF | 0.00399 | 0.00010 | 1.18030 | 
     | U1155    | A1 ^ -> ZN v  | NOR2_X1   | 0.23830 | n872        |            | 0.01731 | 0.14640 | 1.32670 | 
     | U1138    |               | AND2_X1   | 0.23830 | n872        |       SPEF | 0.01731 | 0.00060 | 1.32730 | 
     | U1138    | A2 v -> ZN v  | AND2_X1   | 0.07530 | n596        |            | 0.03021 | 0.31390 | 1.64120 | 
     | U830     |               | AOI22_X1  | 0.07530 | n596        |       SPEF | 0.03021 | 0.00250 | 1.64370 | 
     | U830     | B1 v -> ZN ^  | AOI22_X1  | 0.11600 | n594        |            | 0.00301 | 0.20540 | 1.84910 | 
     | U829     |               | OAI221_X1 | 0.11600 | n594        |       SPEF | 0.00301 | 0.00010 | 1.84920 | 
     | U829     | A ^ -> ZN v   | OAI221_X1 | 0.10020 | n591        |            | 0.00501 | 0.14470 | 1.99390 | 
     | U828     |               | NOR4_X1   | 0.10020 | n591        |       SPEF | 0.00501 | 0.00030 | 1.99420 | 
     | U828     | A4 v -> ZN ^  | NOR4_X1   | 0.26630 | n562        |            | 0.00430 | 0.46420 | 2.45840 | 
     | U818     |               | NAND2_X1  | 0.26630 | n562        |       SPEF | 0.00430 | 0.00020 | 2.45860 | 
     | U818     | A1 ^ -> ZN v  | NAND2_X1  | 0.09660 | outB[9]     |            | 0.01025 | 0.16720 | 2.62580 | 
     |          |               | RegFile   | 0.09660 | outB[9]     |       SPEF | 0.01025 | 0.00080 | 2.62660 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   outB[9]     (v) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.61600
= Slack Time                  21.58400
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |       SPEF | 0.01167 |         | 0.80000 | 
     | U1164    |               | INV_X1    | 1.00000 | addressB[1] |       SPEF | 0.01167 | 0.00070 | 0.80070 | 
     | U1164    | A v -> ZN ^   | INV_X1    | 0.20780 | n898        |            | 0.00399 | 0.37950 | 1.18020 | 
     | U1155    |               | NOR2_X1   | 0.20780 | n898        |       SPEF | 0.00399 | 0.00010 | 1.18030 | 
     | U1155    | A1 ^ -> ZN v  | NOR2_X1   | 0.23830 | n872        |            | 0.01731 | 0.14640 | 1.32670 | 
     | U1138    |               | AND2_X1   | 0.23830 | n872        |       SPEF | 0.01731 | 0.00060 | 1.32730 | 
     | U1138    | A2 v -> ZN v  | AND2_X1   | 0.07530 | n596        |            | 0.03021 | 0.31390 | 1.64120 | 
     | U830     |               | AOI22_X1  | 0.07530 | n596        |       SPEF | 0.03021 | 0.00250 | 1.64370 | 
     | U830     | B1 v -> ZN ^  | AOI22_X1  | 0.11600 | n594        |            | 0.00301 | 0.20540 | 1.84910 | 
     | U829     |               | OAI221_X1 | 0.11600 | n594        |       SPEF | 0.00301 | 0.00010 | 1.84920 | 
     | U829     | A ^ -> ZN v   | OAI221_X1 | 0.10020 | n591        |            | 0.00501 | 0.13410 | 1.98330 | 
     | U828     |               | NOR4_X1   | 0.10020 | n591        |       SPEF | 0.00501 | 0.00030 | 1.98360 | 
     | U828     | A4 v -> ZN ^  | NOR4_X1   | 0.26630 | n562        |            | 0.00430 | 0.46420 | 2.44780 | 
     | U818     |               | NAND2_X1  | 0.26630 | n562        |       SPEF | 0.00430 | 0.00020 | 2.44800 | 
     | U818     | A1 ^ -> ZN v  | NAND2_X1  | 0.09660 | outB[9]     |            | 0.01025 | 0.16720 | 2.61520 | 
     |          |               | RegFile   | 0.09660 | outB[9]     |       SPEF | 0.01025 | 0.00080 | 2.61600 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   outB[9]     (v) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.61600
= Slack Time                  21.58400
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |       SPEF | 0.01167 |         | 0.80000 | 
     | U1164    |               | INV_X1    | 1.00000 | addressB[1] |       SPEF | 0.01167 | 0.00070 | 0.80070 | 
     | U1164    | A v -> ZN ^   | INV_X1    | 0.20780 | n898        |            | 0.00399 | 0.37950 | 1.18020 | 
     | U1155    |               | NOR2_X1   | 0.20780 | n898        |       SPEF | 0.00399 | 0.00010 | 1.18030 | 
     | U1155    | A1 ^ -> ZN v  | NOR2_X1   | 0.23830 | n872        |            | 0.01731 | 0.14640 | 1.32670 | 
     | U1138    |               | AND2_X1   | 0.23830 | n872        |       SPEF | 0.01731 | 0.00060 | 1.32730 | 
     | U1138    | A2 v -> ZN v  | AND2_X1   | 0.07530 | n596        |            | 0.03021 | 0.31390 | 1.64120 | 
     | U830     |               | AOI22_X1  | 0.07530 | n596        |       SPEF | 0.03021 | 0.00250 | 1.64370 | 
     | U830     | B1 v -> ZN ^  | AOI22_X1  | 0.11600 | n594        |            | 0.00301 | 0.20540 | 1.84910 | 
     | U829     |               | OAI221_X1 | 0.11600 | n594        |       SPEF | 0.00301 | 0.00010 | 1.84920 | 
     | U829     | A ^ -> ZN v   | OAI221_X1 | 0.10020 | n591        |            | 0.00501 | 0.13410 | 1.98330 | 
     | U828     |               | NOR4_X1   | 0.10020 | n591        |       SPEF | 0.00501 | 0.00030 | 1.98360 | 
     | U828     | A4 v -> ZN ^  | NOR4_X1   | 0.26630 | n562        |            | 0.00430 | 0.46420 | 2.44780 | 
     | U818     |               | NAND2_X1  | 0.26630 | n562        |       SPEF | 0.00430 | 0.00020 | 2.44800 | 
     | U818     | A1 ^ -> ZN v  | NAND2_X1  | 0.09660 | outB[9]     |            | 0.01025 | 0.16720 | 2.61520 | 
     |          |               | RegFile   | 0.09660 | outB[9]     |       SPEF | 0.01025 | 0.00080 | 2.61600 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   outB[9]     (v) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.61050
= Slack Time                  21.58950
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |       SPEF | 0.01167 |         | 0.80000 | 
     | U1164    |               | INV_X1    | 1.00000 | addressB[1] |       SPEF | 0.01167 | 0.00070 | 0.80070 | 
     | U1164    | A v -> ZN ^   | INV_X1    | 0.20780 | n898        |            | 0.00399 | 0.37950 | 1.18020 | 
     | U1155    |               | NOR2_X1   | 0.20780 | n898        |       SPEF | 0.00399 | 0.00010 | 1.18030 | 
     | U1155    | A1 ^ -> ZN v  | NOR2_X1   | 0.23830 | n872        |            | 0.01731 | 0.14640 | 1.32670 | 
     | U1138    |               | AND2_X1   | 0.23830 | n872        |       SPEF | 0.01731 | 0.00060 | 1.32730 | 
     | U1138    | A2 v -> ZN v  | AND2_X1   | 0.07530 | n596        |            | 0.03021 | 0.31390 | 1.64120 | 
     | U830     |               | AOI22_X1  | 0.07530 | n596        |       SPEF | 0.03021 | 0.00250 | 1.64370 | 
     | U830     | B1 v -> ZN ^  | AOI22_X1  | 0.11600 | n594        |            | 0.00301 | 0.20540 | 1.84910 | 
     | U829     |               | OAI221_X1 | 0.11600 | n594        |       SPEF | 0.00301 | 0.00010 | 1.84920 | 
     | U829     | A ^ -> ZN v   | OAI221_X1 | 0.10020 | n591        |            | 0.00501 | 0.12860 | 1.97780 | 
     | U828     |               | NOR4_X1   | 0.10020 | n591        |       SPEF | 0.00501 | 0.00030 | 1.97810 | 
     | U828     | A4 v -> ZN ^  | NOR4_X1   | 0.26630 | n562        |            | 0.00430 | 0.46420 | 2.44230 | 
     | U818     |               | NAND2_X1  | 0.26630 | n562        |       SPEF | 0.00430 | 0.00020 | 2.44250 | 
     | U818     | A1 ^ -> ZN v  | NAND2_X1  | 0.09660 | outB[9]     |            | 0.01025 | 0.16720 | 2.60970 | 
     |          |               | RegFile   | 0.09660 | outB[9]     |       SPEF | 0.01025 | 0.00080 | 2.61050 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[2] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.60890
= Slack Time                  21.59110
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[2] v |           | 1.00000 | addressB[2] |       SPEF | 0.00977 |         | 0.80000 | 
     | U1155    |               | NOR2_X1   | 1.00000 | addressB[2] |       SPEF | 0.00977 | 0.00070 | 0.80070 | 
     | U1155    | A2 v -> ZN ^  | NOR2_X1   | 0.38290 | n872        |            | 0.01731 | 0.87840 | 1.67910 | 
     | U1138    |               | AND2_X1   | 0.38290 | n872        |       SPEF | 0.01731 | 0.00060 | 1.67970 | 
     | U1138    | A2 ^ -> ZN ^  | AND2_X1   | 0.25500 | n596        |            | 0.03021 | 0.43180 | 2.11150 | 
     | U830     |               | AOI22_X1  | 0.25500 | n596        |       SPEF | 0.03021 | 0.00250 | 2.11400 | 
     | U830     | B1 ^ -> ZN v  | AOI22_X1  | 0.08270 | n594        |            | 0.00301 | 0.12750 | 2.24150 | 
     | U829     |               | OAI221_X1 | 0.08270 | n594        |       SPEF | 0.00301 | 0.00010 | 2.24160 | 
     | U829     | A v -> ZN ^   | OAI221_X1 | 0.18780 | n591        |            | 0.00501 | 0.13640 | 2.37800 | 
     | U828     |               | NOR4_X1   | 0.18780 | n591        |       SPEF | 0.00501 | 0.00030 | 2.37830 | 
     | U828     | A4 ^ -> ZN v  | NOR4_X1   | 0.05250 | n562        |            | 0.00430 | 0.09120 | 2.46950 | 
     | U818     |               | NAND2_X1  | 0.05250 | n562        |       SPEF | 0.00430 | 0.00020 | 2.46970 | 
     | U818     | A1 v -> ZN ^  | NAND2_X1  | 0.10180 | outB[9]     |            | 0.01025 | 0.13840 | 2.60810 | 
     |          |               | RegFile   | 0.10180 | outB[9]     |       SPEF | 0.01025 | 0.00080 | 2.60890 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[2] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.60780
= Slack Time                  21.59220
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[2] v |           | 1.00000 | addressB[2] |       SPEF | 0.00977 |         | 0.80000 | 
     | U1155    |               | NOR2_X1   | 1.00000 | addressB[2] |       SPEF | 0.00977 | 0.00070 | 0.80070 | 
     | U1155    | A2 v -> ZN ^  | NOR2_X1   | 0.38290 | n872        |            | 0.01731 | 0.87840 | 1.67910 | 
     | U1138    |               | AND2_X1   | 0.38290 | n872        |       SPEF | 0.01731 | 0.00060 | 1.67970 | 
     | U1138    | A2 ^ -> ZN ^  | AND2_X1   | 0.25500 | n596        |            | 0.03021 | 0.43180 | 2.11150 | 
     | U830     |               | AOI22_X1  | 0.25500 | n596        |       SPEF | 0.03021 | 0.00250 | 2.11400 | 
     | U830     | B1 ^ -> ZN v  | AOI22_X1  | 0.08270 | n594        |            | 0.00301 | 0.12750 | 2.24150 | 
     | U829     |               | OAI221_X1 | 0.08270 | n594        |       SPEF | 0.00301 | 0.00010 | 2.24160 | 
     | U829     | A v -> ZN ^   | OAI221_X1 | 0.18780 | n591        |            | 0.00501 | 0.13530 | 2.37690 | 
     | U828     |               | NOR4_X1   | 0.18780 | n591        |       SPEF | 0.00501 | 0.00030 | 2.37720 | 
     | U828     | A4 ^ -> ZN v  | NOR4_X1   | 0.05250 | n562        |            | 0.00430 | 0.09120 | 2.46840 | 
     | U818     |               | NAND2_X1  | 0.05250 | n562        |       SPEF | 0.00430 | 0.00020 | 2.46860 | 
     | U818     | A1 v -> ZN ^  | NAND2_X1  | 0.10180 | outB[9]     |            | 0.01025 | 0.13840 | 2.60700 | 
     |          |               | RegFile   | 0.10180 | outB[9]     |       SPEF | 0.01025 | 0.00080 | 2.60780 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[2] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.60760
= Slack Time                  21.59240
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[2] v |           | 1.00000 | addressB[2] |       SPEF | 0.00977 |         | 0.80000 | 
     | U1155    |               | NOR2_X1   | 1.00000 | addressB[2] |       SPEF | 0.00977 | 0.00070 | 0.80070 | 
     | U1155    | A2 v -> ZN ^  | NOR2_X1   | 0.38290 | n872        |            | 0.01731 | 0.87840 | 1.67910 | 
     | U1138    |               | AND2_X1   | 0.38290 | n872        |       SPEF | 0.01731 | 0.00060 | 1.67970 | 
     | U1138    | A2 ^ -> ZN ^  | AND2_X1   | 0.25500 | n596        |            | 0.03021 | 0.43180 | 2.11150 | 
     | U830     |               | AOI22_X1  | 0.25500 | n596        |       SPEF | 0.03021 | 0.00250 | 2.11400 | 
     | U830     | B1 ^ -> ZN v  | AOI22_X1  | 0.08270 | n594        |            | 0.00301 | 0.12750 | 2.24150 | 
     | U829     |               | OAI221_X1 | 0.08270 | n594        |       SPEF | 0.00301 | 0.00010 | 2.24160 | 
     | U829     | A v -> ZN ^   | OAI221_X1 | 0.18780 | n591        |            | 0.00501 | 0.13510 | 2.37670 | 
     | U828     |               | NOR4_X1   | 0.18780 | n591        |       SPEF | 0.00501 | 0.00030 | 2.37700 | 
     | U828     | A4 ^ -> ZN v  | NOR4_X1   | 0.05250 | n562        |            | 0.00430 | 0.09120 | 2.46820 | 
     | U818     |               | NAND2_X1  | 0.05250 | n562        |       SPEF | 0.00430 | 0.00020 | 2.46840 | 
     | U818     | A1 v -> ZN ^  | NAND2_X1  | 0.10180 | outB[9]     |            | 0.01025 | 0.13840 | 2.60680 | 
     |          |               | RegFile   | 0.10180 | outB[9]     |       SPEF | 0.01025 | 0.00080 | 2.60760 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[2] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.60660
= Slack Time                  21.59340
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[2] v |           | 1.00000 | addressB[2] |       SPEF | 0.00977 |         | 0.80000 | 
     | U1155    |               | NOR2_X1   | 1.00000 | addressB[2] |       SPEF | 0.00977 | 0.00070 | 0.80070 | 
     | U1155    | A2 v -> ZN ^  | NOR2_X1   | 0.38290 | n872        |            | 0.01731 | 0.87840 | 1.67910 | 
     | U1138    |               | AND2_X1   | 0.38290 | n872        |       SPEF | 0.01731 | 0.00060 | 1.67970 | 
     | U1138    | A2 ^ -> ZN ^  | AND2_X1   | 0.25500 | n596        |            | 0.03021 | 0.43180 | 2.11150 | 
     | U830     |               | AOI22_X1  | 0.25500 | n596        |       SPEF | 0.03021 | 0.00250 | 2.11400 | 
     | U830     | B1 ^ -> ZN v  | AOI22_X1  | 0.08270 | n594        |            | 0.00301 | 0.12750 | 2.24150 | 
     | U829     |               | OAI221_X1 | 0.08270 | n594        |       SPEF | 0.00301 | 0.00010 | 2.24160 | 
     | U829     | A v -> ZN ^   | OAI221_X1 | 0.18780 | n591        |            | 0.00501 | 0.13410 | 2.37570 | 
     | U828     |               | NOR4_X1   | 0.18780 | n591        |       SPEF | 0.00501 | 0.00030 | 2.37600 | 
     | U828     | A4 ^ -> ZN v  | NOR4_X1   | 0.05250 | n562        |            | 0.00430 | 0.09120 | 2.46720 | 
     | U818     |               | NAND2_X1  | 0.05250 | n562        |       SPEF | 0.00430 | 0.00020 | 2.46740 | 
     | U818     | A1 v -> ZN ^  | NAND2_X1  | 0.10180 | outB[9]     |            | 0.01025 | 0.13840 | 2.60580 | 
     |          |               | RegFile   | 0.10180 | outB[9]     |       SPEF | 0.01025 | 0.00080 | 2.60660 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   outB[9]     (v) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.60580
= Slack Time                  21.59420
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |       SPEF | 0.01167 |         | 0.80000 | 
     | U1164    |               | INV_X1    | 1.00000 | addressB[1] |       SPEF | 0.01167 | 0.00070 | 0.80070 | 
     | U1164    | A v -> ZN ^   | INV_X1    | 0.20780 | n898        |            | 0.00399 | 0.37950 | 1.18020 | 
     | U1155    |               | NOR2_X1   | 0.20780 | n898        |       SPEF | 0.00399 | 0.00010 | 1.18030 | 
     | U1155    | A1 ^ -> ZN v  | NOR2_X1   | 0.23830 | n872        |            | 0.01731 | 0.14640 | 1.32670 | 
     | U1138    |               | AND2_X1   | 0.23830 | n872        |       SPEF | 0.01731 | 0.00060 | 1.32730 | 
     | U1138    | A2 v -> ZN v  | AND2_X1   | 0.07530 | n596        |            | 0.03021 | 0.31390 | 1.64120 | 
     | U830     |               | AOI22_X1  | 0.07530 | n596        |       SPEF | 0.03021 | 0.00250 | 1.64370 | 
     | U830     | B1 v -> ZN ^  | AOI22_X1  | 0.11600 | n594        |            | 0.00301 | 0.18460 | 1.82830 | 
     | U829     |               | OAI221_X1 | 0.11600 | n594        |       SPEF | 0.00301 | 0.00010 | 1.82840 | 
     | U829     | A ^ -> ZN v   | OAI221_X1 | 0.10020 | n591        |            | 0.00501 | 0.14470 | 1.97310 | 
     | U828     |               | NOR4_X1   | 0.10020 | n591        |       SPEF | 0.00501 | 0.00030 | 1.97340 | 
     | U828     | A4 v -> ZN ^  | NOR4_X1   | 0.26630 | n562        |            | 0.00430 | 0.46420 | 2.43760 | 
     | U818     |               | NAND2_X1  | 0.26630 | n562        |       SPEF | 0.00430 | 0.00020 | 2.43780 | 
     | U818     | A1 ^ -> ZN v  | NAND2_X1  | 0.09660 | outB[9]     |            | 0.01025 | 0.16720 | 2.60500 | 
     |          |               | RegFile   | 0.09660 | outB[9]     |       SPEF | 0.01025 | 0.00080 | 2.60580 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[2] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.60550
= Slack Time                  21.59450
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[2] v |           | 1.00000 | addressB[2] |       SPEF | 0.00977 |         | 0.80000 | 
     | U1155    |               | NOR2_X1   | 1.00000 | addressB[2] |       SPEF | 0.00977 | 0.00070 | 0.80070 | 
     | U1155    | A2 v -> ZN ^  | NOR2_X1   | 0.38290 | n872        |            | 0.01731 | 0.87840 | 1.67910 | 
     | U1138    |               | AND2_X1   | 0.38290 | n872        |       SPEF | 0.01731 | 0.00060 | 1.67970 | 
     | U1138    | A2 ^ -> ZN ^  | AND2_X1   | 0.25500 | n596        |            | 0.03021 | 0.43180 | 2.11150 | 
     | U830     |               | AOI22_X1  | 0.25500 | n596        |       SPEF | 0.03021 | 0.00250 | 2.11400 | 
     | U830     | B1 ^ -> ZN v  | AOI22_X1  | 0.08270 | n594        |            | 0.00301 | 0.12750 | 2.24150 | 
     | U829     |               | OAI221_X1 | 0.08270 | n594        |       SPEF | 0.00301 | 0.00010 | 2.24160 | 
     | U829     | A v -> ZN ^   | OAI221_X1 | 0.18780 | n591        |            | 0.00501 | 0.13300 | 2.37460 | 
     | U828     |               | NOR4_X1   | 0.18780 | n591        |       SPEF | 0.00501 | 0.00030 | 2.37490 | 
     | U828     | A4 ^ -> ZN v  | NOR4_X1   | 0.05250 | n562        |            | 0.00430 | 0.09120 | 2.46610 | 
     | U818     |               | NAND2_X1  | 0.05250 | n562        |       SPEF | 0.00430 | 0.00020 | 2.46630 | 
     | U818     | A1 v -> ZN ^  | NAND2_X1  | 0.10180 | outB[9]     |            | 0.01025 | 0.13840 | 2.60470 | 
     |          |               | RegFile   | 0.10180 | outB[9]     |       SPEF | 0.01025 | 0.00080 | 2.60550 | 
     +---------------------------------------------------------------------------------------------------------+ 

