CAPI=1
# Copyright FuseSoC contributors
# Licensed under the 2-Clause BSD License, see LICENSE for details.
# SPDX-License-Identifier: BSD-2-Clause

[main]
description = Common utility functions and parameters for the Wishbone bus

[verilog]
include_files =
 wb_common_params.v
 wb_common.v
