LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
----------------------------------------
ENTITY ball_coor IS
	PORT	(	clk			:	IN		STD_LOGIC;
				rst			:	IN		STD_LOGIC;
				ena			:	IN		STD_LOGIC;
				en_changes	:	IN		STD_LOGIC;
				x_sel			:	IN		STD_LOGIC;
				y_sel			:	IN		STD_LOGIC_VECTOR( 1 DOWNTO 0 );
				x_nball		:	OUT	STD_LOGIC_VECTOR( 3 DOWNTO 0 );
				y_nball		:	OUT	STD_LOGIC_VECTOR( 2 DOWNTO 0 );
				x_ball		:	OUT	STD_LOGIC_VECTOR( 3 DOWNTO 0 );
				y_ball		:	OUT	STD_LOGIC_VECTOR( 2 DOWNTO 0 ));
END ball_coor;
----------------------------------------
ARCHITECTURE arch OF ball_coor IS

	SIGNAL	x_next_s	:	STD_LOGIC_VECTOR( 3 DOWNTO 0 );
	
----------------------------------------
BEGIN

	