Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan  7 15:08:16 2021
| Host         : ubuntu running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu3egsbva484-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 6841 |     0 |     70560 |  9.70 |
|   LUT as Logic             | 6507 |     0 |     70560 |  9.22 |
|   LUT as Memory            |  334 |     0 |     28800 |  1.16 |
|     LUT as Distributed RAM |  280 |     0 |           |       |
|     LUT as Shift Register  |   54 |     0 |           |       |
| CLB Registers              | 6176 |     0 |    141120 |  4.38 |
|   Register as Flip Flop    | 6176 |     0 |    141120 |  4.38 |
|   Register as Latch        |    0 |     0 |    141120 |  0.00 |
| CARRY8                     |   18 |     0 |      8820 |  0.20 |
| F7 Muxes                   |    0 |     0 |     35280 |  0.00 |
| F8 Muxes                   |    0 |     0 |     17640 |  0.00 |
| F9 Muxes                   |    0 |     0 |      8820 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 165   |          Yes |           - |          Set |
| 345   |          Yes |           - |        Reset |
| 87    |          Yes |         Set |            - |
| 5579  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1380 |     0 |      8820 | 15.65 |
|   CLBL                                     |  919 |     0 |           |       |
|   CLBM                                     |  461 |     0 |           |       |
| LUT as Logic                               | 6507 |     0 |     70560 |  9.22 |
|   using O5 output only                     |  217 |       |           |       |
|   using O6 output only                     | 4703 |       |           |       |
|   using O5 and O6                          | 1587 |       |           |       |
| LUT as Memory                              |  334 |     0 |     28800 |  1.16 |
|   LUT as Distributed RAM                   |  280 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |  280 |       |           |       |
|   LUT as Shift Register                    |   54 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   54 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
| CLB Registers                              | 6176 |     0 |    141120 |  4.38 |
|   Register driven from within the CLB      | 3114 |       |           |       |
|   Register driven from outside the CLB     | 3062 |       |           |       |
|     LUT in front of the register is unused | 1574 |       |           |       |
|     LUT in front of the register is used   | 1488 |       |           |       |
| Unique Control Sets                        |  453 |       |     17640 |  2.57 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    2 |     0 |       216 |  0.93 |
|   RAMB36/FIFO*    |    0 |     0 |       216 |  0.00 |
|   RAMB18          |    4 |     0 |       432 |  0.93 |
|     RAMB18E2 only |    4 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       360 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    1 |     1 |        82 |  1.22 |
| HPIOB_M          |    0 |     0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |        26 |  0.00 |
| HDIOB_M          |    1 |     1 |        12 |  8.33 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |    0 |     0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       196 |  1.53 |
|   BUFGCE             |    2 |     0 |        88 |  2.27 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 5579 |            Register |
| LUT6     | 2629 |                 CLB |
| LUT3     | 1720 |                 CLB |
| LUT5     | 1646 |                 CLB |
| LUT4     | 1105 |                 CLB |
| LUT2     |  809 |                 CLB |
| RAMD32   |  490 |                 CLB |
| FDCE     |  345 |            Register |
| LUT1     |  185 |                 CLB |
| FDPE     |  165 |            Register |
| FDSE     |   87 |            Register |
| RAMS32   |   70 |                 CLB |
| SRLC32E  |   33 |                 CLB |
| SRL16E   |   21 |                 CLB |
| CARRY8   |   18 |                 CLB |
| RAMB18E2 |    4 |           Block Ram |
| BUFGCE   |    2 |               Clock |
| PS8      |    1 |            Advanced |
| OBUFT    |    1 |                 I/O |
| BUFG_PS  |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------------+------+
|             Ref Name             | Used |
+----------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0     |    1 |
| design_1_xbar_0                  |    1 |
| design_1_top_0_0                 |    1 |
| design_1_rst_ps8_0_100M_0        |    1 |
| design_1_reg4_0_0                |    1 |
| design_1_axi_bram_ctrl_results_0 |    1 |
| design_1_axi_bram_ctrl_raw_0     |    1 |
| design_1_axi_bram_ctrl_huff_0    |    1 |
| design_1_axi_bram_ctrl_hist_0    |    1 |
| design_1_auto_pc_0               |    1 |
| design_1_auto_ds_4               |    1 |
| design_1_auto_ds_3               |    1 |
| design_1_auto_ds_2               |    1 |
| design_1_auto_ds_1               |    1 |
| design_1_auto_ds_0               |    1 |
+----------------------------------+------+


