0.7
2020.2
Nov  8 2024
22:36:57
C:/FPGA/xilinx/lab3_reset_bridge/lab3_reset_bridge.srcs/sim_1/new/reset_bridge_tb.vhd,1742385210,vhdl,,,,reset_bridge_tb,,,,,,,,
C:/FPGA/xilinx/lab3_reset_bridge/lab3_reset_bridge.srcs/sources_1/new/reset_bridge.vhd,1742385864,vhdl,,,,reset_bridge,,,,,,,,
