<!DOCTYPE Register_Definition_File>
<Processor name="MAX7800">
  <RegisterGroup name="BBFC" start="0x40005800" description="Battery-Backed Function Control.">
    <Register start="+0x00" size="0" name="BBFCR0" access="Read/Write" description="Function Control Register 0." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CKPDRV" description="Hyperbus CK Pad Driver Control." />
      <BitField start="4" size="4" name="CKNPDRV" description="Hyperbus CKN Pad Driver Control." />
      <BitField start="8" size="1" name="RDSDLLEN" description="Hyperbus RDS DLL Power Up Control.">
        <Enum name="dis" start="0" description="Disabled." />
        <Enum name="en" start="1" description="Enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="BBSIR" start="0x40005400" description="Battery-Backed Registers.">
    <Register start="+0x08" size="0" name="BB_SIR2" access="ReadOnly" description="System Init. Configuration Register 2." reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
    <Register start="+0x0C" size="0" name="BB_SIR3" access="ReadOnly" description="System Init. Configuration Register 3." reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
  </RegisterGroup>
  <RegisterGroup name="DMA" start="0x40028000" description="DMA Controller Fully programmable, chaining capable DMA channels.">
    <Register start="+0x000" size="4" name="CN" access="Read/Write" description="DMA Control Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0_IEN" description="Channel 0 Interrupt Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="CH1_IEN" description="Channel 1 Interrupt Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="2" size="1" name="CH2_IEN" description="Channel 2 Interrupt Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="3" size="1" name="CH3_IEN" description="Channel 3 Interrupt Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="4" size="1" name="CH4_IEN" description="Channel 4 Interrupt Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="5" size="1" name="CH5_IEN" description="Channel 5 Interrupt Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="6" size="1" name="CH6_IEN" description="Channel 6 Interrupt Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="7" size="1" name="CH7_IEN" description="Channel 7 Interrupt Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="8" size="1" name="CH8_IEN" description="Channel 8 Interrupt Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="9" size="1" name="CH9_IEN" description="Channel 9 Interrupt Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="10" size="1" name="CH10_IEN" description="Channel 10 Interrupt Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="11" size="1" name="CH11_IEN" description="Channel 11 Interrupt Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="12" size="1" name="CH12_IEN" description="Channel 12 Interrupt Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="13" size="1" name="CH13_IEN" description="Channel 13 Interrupt Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="14" size="1" name="CH14_IEN" description="Channel 14 Interrupt Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="15" size="1" name="CH15_IEN" description="Channel 15 Interrupt Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x004" size="4" name="INTR" access="ReadOnly" description="DMA Interrupt Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0_IPEND" description="Channel Interrupt. To clear an interrupt, all active interrupt bits of the DMA_ST must be cleared. The interrupt bits are set only if their corresponding interrupt enable bits are set in DMA_CN.">
        <Enum name="inactive" start="0" description="No interrupt is pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="1" size="1" name="CH1_IPEND" />
      <BitField start="2" size="1" name="CH2_IPEND" />
      <BitField start="3" size="1" name="CH3_IPEND" />
      <BitField start="4" size="1" name="CH4_IPEND" />
      <BitField start="5" size="1" name="CH5_IPEND" />
      <BitField start="6" size="1" name="CH6_IPEND" />
      <BitField start="7" size="1" name="CH7_IPEND" />
      <BitField start="8" size="1" name="CH8_IPEND" />
      <BitField start="9" size="1" name="CH9_IPEND" />
      <BitField start="10" size="1" name="CH10_IPEND" />
      <BitField start="11" size="1" name="CH11_IPEND" />
      <BitField start="12" size="1" name="CH12_IPEND" />
      <BitField start="13" size="1" name="CH13_IPEND" />
      <BitField start="14" size="1" name="CH14_IPEND" />
      <BitField start="15" size="1" name="CH15_IPEND" />
    </Register>
    <Register start="+0x100+0*4+0x100" size="4" name="CH[0].CFG" access="Read/Write" description="DMA Channel Configuration Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CHEN" description="Channel Enable. This bit is automatically cleared when DMA_ST.CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="RLDEN" description="Reload Enable. Setting this bit to 1 enables DMA_SRC, DMA_DST and DMA_CNT to be reloaded with their corresponding reload registers upon count-to-zero. This bit is also writeable in the Count Reload Register. Refer to the description on Buffer Chaining for use of this bit. If buffer chaining is not used this bit must be written with a 0. This bit should be set after the reload registers have been programmed.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="2" size="2" name="PRI" description="DMA Priority.">
        <Enum name="high" start="0" description="Highest Priority." />
        <Enum name="medHigh" start="1" description="Medium High Priority." />
        <Enum name="medLow" start="2" description="Medium Low Priority." />
        <Enum name="low" start="3" description="Lowest Priority." />
      </BitField>
      <BitField start="4" size="6" name="REQSEL" description="Request Select. Select DMA request line for this channel. If memory-to-memory is selected, the channel operates as if the request is always active.">
        <Enum name="MEMTOMEM" start="0x00" description="Memory To Memory" />
        <Enum name="SPI0RX" start="0x01" description="SPI0 RX" />
        <Enum name="SPI1RX" start="0x02" description="SPI1 RX" />
        <Enum name="SPI2RX" start="0x03" description="SPI2 RX" />
        <Enum name="UART0RX" start="0x04" description="UART0 RX" />
        <Enum name="UART1RX" start="0x05" description="UART1 RX" />
        <Enum name="I2C0RX" start="0x07" description="I2C0 RX" />
        <Enum name="I2C1RX" start="0x08" description="I2C1 RX" />
        <Enum name="ADC" start="0x09" description="Analog-to-Digital Converter Channel" />
        <Enum name="UART2RX" start="0x0E" description="UART2 RX" />
        <Enum name="SPI3RX" start="0x0F" description="SPI3 RX" />
        <Enum name="SPI_MSS0RX" start="0x10" description="SPI MSS0 RX" />
        <Enum name="USBRXEP1" start="0x11" description="USB Endpoint 1 RX" />
        <Enum name="USBRXEP2" start="0x12" description="USB Endpoint 2 RX" />
        <Enum name="USBRXEP3" start="0x13" description="USB Endpoint 3 RX" />
        <Enum name="USBRXEP4" start="0x14" description="USB Endpoint 4 RX" />
        <Enum name="USBRXEP5" start="0x15" description="USB Endpoint 5 RX" />
        <Enum name="USBRXEP6" start="0x16" description="USB Endpoint 6 RX" />
        <Enum name="USBRXEP7" start="0x17" description="USB Endpoint 7 RX" />
        <Enum name="USBRXEP8" start="0x18" description="USB Endpoint 8 RX" />
        <Enum name="USBRXEP9" start="0x19" description="USB Endpoint 9 RX" />
        <Enum name="USBRXEP10" start="0x1A" description="USB Endpoint 10 RX" />
        <Enum name="USBRXEP11" start="0x1B" description="USB Endpoint 11 RX" />
        <Enum name="SPI0TX" start="0x21" description="SPI0 TX" />
        <Enum name="SPI1TX" start="0x22" description="SPI1 TX" />
        <Enum name="SPI2TX" start="0x23" description="SPI2 TX" />
        <Enum name="UART0TX" start="0x24" description="UART0 TX" />
        <Enum name="UART1TX" start="0x25" description="UART1 TX" />
        <Enum name="I2C0TX" start="0x27" description="I2C0 TX" />
        <Enum name="I2C1TX" start="0x28" description="I2C1 TX" />
        <Enum name="UART2TX" start="0x2E" description="UART2 TX" />
        <Enum name="SPI3TX" start="0x2F" description="SPI3 TX" />
        <Enum name="SPI_MSS0TX" start="0x30" description="SPI MSS0 TX" />
        <Enum name="USBTXEP1" start="0x31" description="USB Endpoint 1 TX" />
        <Enum name="USBTXEP2" start="0x32" description="USB Endpoint 2 TX" />
        <Enum name="USBTXEP3" start="0x33" description="USB Endpoint 3 TX" />
        <Enum name="USBTXEP4" start="0x34" description="USB Endpoint 4 TX" />
        <Enum name="USBTXEP5" start="0x35" description="USB Endpoint 5 TX" />
        <Enum name="USBTXEP6" start="0x36" description="USB Endpoint 6 TX" />
        <Enum name="USBTXEP7" start="0x37" description="USB Endpoint 7 TX" />
        <Enum name="USBTXEP8" start="0x38" description="USB Endpoint 8 TX" />
        <Enum name="USBTXEP9" start="0x39" description="USB Endpoint 9 TX" />
        <Enum name="USBTXEP10" start="0x3A" description="USB Endpoint 10 TX" />
        <Enum name="USBTXEP11" start="0x3B" description="USB Endpoint 11 TX" />
      </BitField>
      <BitField start="10" size="1" name="REQWAIT" description="Request Wait Enable. When enabled, delay timer start until DMA request transitions from active to inactive.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="11" size="3" name="TOSEL" description="Time-Out Select. Selects the number of prescale clocks seen by the channel timer before a time-out conditions is generated for this channel. Important note: since the prescaler runs independent of the individual channel timers, the actual number of Pre-Scale clock edges seen has a margin of error equal to a single Pre-Scale clock.">
        <Enum name="to4" start="0" description="Timeout of 3 to 4 prescale clocks." />
        <Enum name="to8" start="1" description="Timeout of 7 to 8 prescale clocks." />
        <Enum name="to16" start="2" description="Timeout of 15 to 16 prescale clocks." />
        <Enum name="to32" start="3" description="Timeout of 31 to 32 prescale clocks." />
        <Enum name="to64" start="4" description="Timeout of 63 to 64 prescale clocks." />
        <Enum name="to128" start="5" description="Timeout of 127 to 128 prescale clocks." />
        <Enum name="to256" start="6" description="Timeout of 255 to 256 prescale clocks." />
        <Enum name="to512" start="7" description="Timeout of 511 to 512 prescale clocks." />
      </BitField>
      <BitField start="14" size="2" name="PSSEL" description="Pre-Scale Select. Selects the Pre-Scale divider for timer clock input.">
        <Enum name="dis" start="0" description="Disable timer." />
        <Enum name="div256" start="1" description="hclk / 256." />
        <Enum name="div64k" start="2" description="hclk / 64k." />
        <Enum name="div16M" start="3" description="hclk / 16M." />
      </BitField>
      <BitField start="16" size="2" name="SRCWD" description="Source Width. In most cases, this will be the data width of each AHB transactions. However, the width will be reduced in the cases where DMA_CNT indicates a smaller value.">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="18" size="1" name="SRCINC" description="Source Increment Enable. This bit enables DMA_SRC increment upon every AHB transaction. This bit is forced to 0 for DMA receive from peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="20" size="2" name="DSTWD" description="Destination Width. Indicates the width of the each AHB transactions to the destination peripheral or memory. (The actual width may be less than this if there are insufficient bytes in the DMA FIFO for the full width).">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="22" size="1" name="DSTINC" description="Destination Increment Enable. This bit enables DMA_DST increment upon every AHB transaction. This bit is forced to 0 for DMA transmit to peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="24" size="5" name="BRST" description="Burst Size. The number of bytes to be transferred into and out of the DMA FIFO in a single burst. Burst size equals 1 + value stored in this field." />
      <BitField start="30" size="1" name="CHDIEN" description="Channel Disable Interrupt Enable. When enabled, the IPEND will be set to 1 whenever CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="31" size="1" name="CTZIEN" description="Count-to-zero Interrupts Enable. When enabled, the IPEND will be set to 1 whenever a count-to-zero event occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+0*4+0x104" size="4" name="CH[0].ST" access="Read/Write" description="DMA Channel Status Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH_ST" description="Channel Status. This bit is used to indicate to the programmer when it is safe to change the configuration, address, and count registers for the channel. Whenever this bit is cleared by hardware, the DMA_CFG.CHEN bit is also cleared (if not cleared already).">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="IPEND" description="Channel Interrupt.">
        <Enum name="inactive" start="0" description="No interrupt is pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="2" size="1" name="CTZ_ST" description="Count-to-Zero (CTZ) Status">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="RLD_ST" description="Reload Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="BUS_ERR" description="Bus Error. Indicates that an AHB abort was received and the channel has been disabled.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="TO_ST" description="Time-Out Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x100+0*4+0x108" size="4" name="CH[0].SRC" access="Read/Write" description="Source Device Address. If SRCINC=1, the counter bits are incremented by 1,2, or 4, depending on the data width of each AHB cycle. For peripheral transfers, some or all of the actual address bits are fixed. If SRCINC=0, this register remains constant. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with the contents of DMA_SRC_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+0*4+0x10C" size="4" name="CH[0].DST" access="Read/Write" description="Destination Device Address. For peripheral transfers, some or all of the actual address bits are fixed. If DSTINC=1, this register is incremented on every AHB write out of the DMA FIFO. They are incremented by 1, 2, or 4, depending on the data width of each AHB cycle. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with DMA_DST_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+0*4+0x110" size="4" name="CH[0].CNT" access="Read/Write" description="DMA Counter. The user loads this register with the number of bytes to transfer. This counter decreases on every AHB cycle into the DMA FIFO. The decrement will be 1, 2, or 4 depending on the data width of each AHB cycle. When the counter reaches 0, a count-to-zero condition is triggered." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT" description="DMA Counter." />
    </Register>
    <Register start="+0x100+0*4+0x114" size="4" name="CH[0].SRC_RLD" access="Read/Write" description="Source Address Reload Value. The value of this register is loaded into DMA0_SRC upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="SRC_RLD" description="Source Address Reload Value." />
    </Register>
    <Register start="+0x100+0*4+0x118" size="4" name="CH[0].DST_RLD" access="Read/Write" description="Destination Address Reload Value. The value of this register is loaded into DMA0_DST upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="DST_RLD" description="Destination Address Reload Value." />
    </Register>
    <Register start="+0x100+0*4+0x11C" size="4" name="CH[0].CNT_RLD" access="Read/Write" description="DMA Channel Count Reload Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT_RLD" description="Count Reload Value. The value of this register is loaded into DMA0_CNT upon a count-to-zero condition." />
      <BitField start="31" size="1" name="RLDEN" description="Reload Enable. This bit should be set after the address reload registers have been programmed. This bit is automatically cleared to 0 when reload occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+1*4+0x100" size="4" name="CH[1].CFG" access="Read/Write" description="DMA Channel Configuration Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CHEN" description="Channel Enable. This bit is automatically cleared when DMA_ST.CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="RLDEN" description="Reload Enable. Setting this bit to 1 enables DMA_SRC, DMA_DST and DMA_CNT to be reloaded with their corresponding reload registers upon count-to-zero. This bit is also writeable in the Count Reload Register. Refer to the description on Buffer Chaining for use of this bit. If buffer chaining is not used this bit must be written with a 0. This bit should be set after the reload registers have been programmed.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="2" size="2" name="PRI" description="DMA Priority.">
        <Enum name="high" start="0" description="Highest Priority." />
        <Enum name="medHigh" start="1" description="Medium High Priority." />
        <Enum name="medLow" start="2" description="Medium Low Priority." />
        <Enum name="low" start="3" description="Lowest Priority." />
      </BitField>
      <BitField start="4" size="6" name="REQSEL" description="Request Select. Select DMA request line for this channel. If memory-to-memory is selected, the channel operates as if the request is always active.">
        <Enum name="MEMTOMEM" start="0x00" description="Memory To Memory" />
        <Enum name="SPI0RX" start="0x01" description="SPI0 RX" />
        <Enum name="SPI1RX" start="0x02" description="SPI1 RX" />
        <Enum name="SPI2RX" start="0x03" description="SPI2 RX" />
        <Enum name="UART0RX" start="0x04" description="UART0 RX" />
        <Enum name="UART1RX" start="0x05" description="UART1 RX" />
        <Enum name="I2C0RX" start="0x07" description="I2C0 RX" />
        <Enum name="I2C1RX" start="0x08" description="I2C1 RX" />
        <Enum name="ADC" start="0x09" description="Analog-to-Digital Converter Channel" />
        <Enum name="UART2RX" start="0x0E" description="UART2 RX" />
        <Enum name="SPI3RX" start="0x0F" description="SPI3 RX" />
        <Enum name="SPI_MSS0RX" start="0x10" description="SPI MSS0 RX" />
        <Enum name="USBRXEP1" start="0x11" description="USB Endpoint 1 RX" />
        <Enum name="USBRXEP2" start="0x12" description="USB Endpoint 2 RX" />
        <Enum name="USBRXEP3" start="0x13" description="USB Endpoint 3 RX" />
        <Enum name="USBRXEP4" start="0x14" description="USB Endpoint 4 RX" />
        <Enum name="USBRXEP5" start="0x15" description="USB Endpoint 5 RX" />
        <Enum name="USBRXEP6" start="0x16" description="USB Endpoint 6 RX" />
        <Enum name="USBRXEP7" start="0x17" description="USB Endpoint 7 RX" />
        <Enum name="USBRXEP8" start="0x18" description="USB Endpoint 8 RX" />
        <Enum name="USBRXEP9" start="0x19" description="USB Endpoint 9 RX" />
        <Enum name="USBRXEP10" start="0x1A" description="USB Endpoint 10 RX" />
        <Enum name="USBRXEP11" start="0x1B" description="USB Endpoint 11 RX" />
        <Enum name="SPI0TX" start="0x21" description="SPI0 TX" />
        <Enum name="SPI1TX" start="0x22" description="SPI1 TX" />
        <Enum name="SPI2TX" start="0x23" description="SPI2 TX" />
        <Enum name="UART0TX" start="0x24" description="UART0 TX" />
        <Enum name="UART1TX" start="0x25" description="UART1 TX" />
        <Enum name="I2C0TX" start="0x27" description="I2C0 TX" />
        <Enum name="I2C1TX" start="0x28" description="I2C1 TX" />
        <Enum name="UART2TX" start="0x2E" description="UART2 TX" />
        <Enum name="SPI3TX" start="0x2F" description="SPI3 TX" />
        <Enum name="SPI_MSS0TX" start="0x30" description="SPI MSS0 TX" />
        <Enum name="USBTXEP1" start="0x31" description="USB Endpoint 1 TX" />
        <Enum name="USBTXEP2" start="0x32" description="USB Endpoint 2 TX" />
        <Enum name="USBTXEP3" start="0x33" description="USB Endpoint 3 TX" />
        <Enum name="USBTXEP4" start="0x34" description="USB Endpoint 4 TX" />
        <Enum name="USBTXEP5" start="0x35" description="USB Endpoint 5 TX" />
        <Enum name="USBTXEP6" start="0x36" description="USB Endpoint 6 TX" />
        <Enum name="USBTXEP7" start="0x37" description="USB Endpoint 7 TX" />
        <Enum name="USBTXEP8" start="0x38" description="USB Endpoint 8 TX" />
        <Enum name="USBTXEP9" start="0x39" description="USB Endpoint 9 TX" />
        <Enum name="USBTXEP10" start="0x3A" description="USB Endpoint 10 TX" />
        <Enum name="USBTXEP11" start="0x3B" description="USB Endpoint 11 TX" />
      </BitField>
      <BitField start="10" size="1" name="REQWAIT" description="Request Wait Enable. When enabled, delay timer start until DMA request transitions from active to inactive.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="11" size="3" name="TOSEL" description="Time-Out Select. Selects the number of prescale clocks seen by the channel timer before a time-out conditions is generated for this channel. Important note: since the prescaler runs independent of the individual channel timers, the actual number of Pre-Scale clock edges seen has a margin of error equal to a single Pre-Scale clock.">
        <Enum name="to4" start="0" description="Timeout of 3 to 4 prescale clocks." />
        <Enum name="to8" start="1" description="Timeout of 7 to 8 prescale clocks." />
        <Enum name="to16" start="2" description="Timeout of 15 to 16 prescale clocks." />
        <Enum name="to32" start="3" description="Timeout of 31 to 32 prescale clocks." />
        <Enum name="to64" start="4" description="Timeout of 63 to 64 prescale clocks." />
        <Enum name="to128" start="5" description="Timeout of 127 to 128 prescale clocks." />
        <Enum name="to256" start="6" description="Timeout of 255 to 256 prescale clocks." />
        <Enum name="to512" start="7" description="Timeout of 511 to 512 prescale clocks." />
      </BitField>
      <BitField start="14" size="2" name="PSSEL" description="Pre-Scale Select. Selects the Pre-Scale divider for timer clock input.">
        <Enum name="dis" start="0" description="Disable timer." />
        <Enum name="div256" start="1" description="hclk / 256." />
        <Enum name="div64k" start="2" description="hclk / 64k." />
        <Enum name="div16M" start="3" description="hclk / 16M." />
      </BitField>
      <BitField start="16" size="2" name="SRCWD" description="Source Width. In most cases, this will be the data width of each AHB transactions. However, the width will be reduced in the cases where DMA_CNT indicates a smaller value.">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="18" size="1" name="SRCINC" description="Source Increment Enable. This bit enables DMA_SRC increment upon every AHB transaction. This bit is forced to 0 for DMA receive from peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="20" size="2" name="DSTWD" description="Destination Width. Indicates the width of the each AHB transactions to the destination peripheral or memory. (The actual width may be less than this if there are insufficient bytes in the DMA FIFO for the full width).">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="22" size="1" name="DSTINC" description="Destination Increment Enable. This bit enables DMA_DST increment upon every AHB transaction. This bit is forced to 0 for DMA transmit to peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="24" size="5" name="BRST" description="Burst Size. The number of bytes to be transferred into and out of the DMA FIFO in a single burst. Burst size equals 1 + value stored in this field." />
      <BitField start="30" size="1" name="CHDIEN" description="Channel Disable Interrupt Enable. When enabled, the IPEND will be set to 1 whenever CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="31" size="1" name="CTZIEN" description="Count-to-zero Interrupts Enable. When enabled, the IPEND will be set to 1 whenever a count-to-zero event occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+1*4+0x104" size="4" name="CH[1].ST" access="Read/Write" description="DMA Channel Status Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH_ST" description="Channel Status. This bit is used to indicate to the programmer when it is safe to change the configuration, address, and count registers for the channel. Whenever this bit is cleared by hardware, the DMA_CFG.CHEN bit is also cleared (if not cleared already).">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="IPEND" description="Channel Interrupt.">
        <Enum name="inactive" start="0" description="No interrupt is pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="2" size="1" name="CTZ_ST" description="Count-to-Zero (CTZ) Status">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="RLD_ST" description="Reload Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="BUS_ERR" description="Bus Error. Indicates that an AHB abort was received and the channel has been disabled.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="TO_ST" description="Time-Out Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x100+1*4+0x108" size="4" name="CH[1].SRC" access="Read/Write" description="Source Device Address. If SRCINC=1, the counter bits are incremented by 1,2, or 4, depending on the data width of each AHB cycle. For peripheral transfers, some or all of the actual address bits are fixed. If SRCINC=0, this register remains constant. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with the contents of DMA_SRC_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+1*4+0x10C" size="4" name="CH[1].DST" access="Read/Write" description="Destination Device Address. For peripheral transfers, some or all of the actual address bits are fixed. If DSTINC=1, this register is incremented on every AHB write out of the DMA FIFO. They are incremented by 1, 2, or 4, depending on the data width of each AHB cycle. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with DMA_DST_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+1*4+0x110" size="4" name="CH[1].CNT" access="Read/Write" description="DMA Counter. The user loads this register with the number of bytes to transfer. This counter decreases on every AHB cycle into the DMA FIFO. The decrement will be 1, 2, or 4 depending on the data width of each AHB cycle. When the counter reaches 0, a count-to-zero condition is triggered." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT" description="DMA Counter." />
    </Register>
    <Register start="+0x100+1*4+0x114" size="4" name="CH[1].SRC_RLD" access="Read/Write" description="Source Address Reload Value. The value of this register is loaded into DMA0_SRC upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="SRC_RLD" description="Source Address Reload Value." />
    </Register>
    <Register start="+0x100+1*4+0x118" size="4" name="CH[1].DST_RLD" access="Read/Write" description="Destination Address Reload Value. The value of this register is loaded into DMA0_DST upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="DST_RLD" description="Destination Address Reload Value." />
    </Register>
    <Register start="+0x100+1*4+0x11C" size="4" name="CH[1].CNT_RLD" access="Read/Write" description="DMA Channel Count Reload Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT_RLD" description="Count Reload Value. The value of this register is loaded into DMA0_CNT upon a count-to-zero condition." />
      <BitField start="31" size="1" name="RLDEN" description="Reload Enable. This bit should be set after the address reload registers have been programmed. This bit is automatically cleared to 0 when reload occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+2*4+0x100" size="4" name="CH[2].CFG" access="Read/Write" description="DMA Channel Configuration Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CHEN" description="Channel Enable. This bit is automatically cleared when DMA_ST.CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="RLDEN" description="Reload Enable. Setting this bit to 1 enables DMA_SRC, DMA_DST and DMA_CNT to be reloaded with their corresponding reload registers upon count-to-zero. This bit is also writeable in the Count Reload Register. Refer to the description on Buffer Chaining for use of this bit. If buffer chaining is not used this bit must be written with a 0. This bit should be set after the reload registers have been programmed.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="2" size="2" name="PRI" description="DMA Priority.">
        <Enum name="high" start="0" description="Highest Priority." />
        <Enum name="medHigh" start="1" description="Medium High Priority." />
        <Enum name="medLow" start="2" description="Medium Low Priority." />
        <Enum name="low" start="3" description="Lowest Priority." />
      </BitField>
      <BitField start="4" size="6" name="REQSEL" description="Request Select. Select DMA request line for this channel. If memory-to-memory is selected, the channel operates as if the request is always active.">
        <Enum name="MEMTOMEM" start="0x00" description="Memory To Memory" />
        <Enum name="SPI0RX" start="0x01" description="SPI0 RX" />
        <Enum name="SPI1RX" start="0x02" description="SPI1 RX" />
        <Enum name="SPI2RX" start="0x03" description="SPI2 RX" />
        <Enum name="UART0RX" start="0x04" description="UART0 RX" />
        <Enum name="UART1RX" start="0x05" description="UART1 RX" />
        <Enum name="I2C0RX" start="0x07" description="I2C0 RX" />
        <Enum name="I2C1RX" start="0x08" description="I2C1 RX" />
        <Enum name="ADC" start="0x09" description="Analog-to-Digital Converter Channel" />
        <Enum name="UART2RX" start="0x0E" description="UART2 RX" />
        <Enum name="SPI3RX" start="0x0F" description="SPI3 RX" />
        <Enum name="SPI_MSS0RX" start="0x10" description="SPI MSS0 RX" />
        <Enum name="USBRXEP1" start="0x11" description="USB Endpoint 1 RX" />
        <Enum name="USBRXEP2" start="0x12" description="USB Endpoint 2 RX" />
        <Enum name="USBRXEP3" start="0x13" description="USB Endpoint 3 RX" />
        <Enum name="USBRXEP4" start="0x14" description="USB Endpoint 4 RX" />
        <Enum name="USBRXEP5" start="0x15" description="USB Endpoint 5 RX" />
        <Enum name="USBRXEP6" start="0x16" description="USB Endpoint 6 RX" />
        <Enum name="USBRXEP7" start="0x17" description="USB Endpoint 7 RX" />
        <Enum name="USBRXEP8" start="0x18" description="USB Endpoint 8 RX" />
        <Enum name="USBRXEP9" start="0x19" description="USB Endpoint 9 RX" />
        <Enum name="USBRXEP10" start="0x1A" description="USB Endpoint 10 RX" />
        <Enum name="USBRXEP11" start="0x1B" description="USB Endpoint 11 RX" />
        <Enum name="SPI0TX" start="0x21" description="SPI0 TX" />
        <Enum name="SPI1TX" start="0x22" description="SPI1 TX" />
        <Enum name="SPI2TX" start="0x23" description="SPI2 TX" />
        <Enum name="UART0TX" start="0x24" description="UART0 TX" />
        <Enum name="UART1TX" start="0x25" description="UART1 TX" />
        <Enum name="I2C0TX" start="0x27" description="I2C0 TX" />
        <Enum name="I2C1TX" start="0x28" description="I2C1 TX" />
        <Enum name="UART2TX" start="0x2E" description="UART2 TX" />
        <Enum name="SPI3TX" start="0x2F" description="SPI3 TX" />
        <Enum name="SPI_MSS0TX" start="0x30" description="SPI MSS0 TX" />
        <Enum name="USBTXEP1" start="0x31" description="USB Endpoint 1 TX" />
        <Enum name="USBTXEP2" start="0x32" description="USB Endpoint 2 TX" />
        <Enum name="USBTXEP3" start="0x33" description="USB Endpoint 3 TX" />
        <Enum name="USBTXEP4" start="0x34" description="USB Endpoint 4 TX" />
        <Enum name="USBTXEP5" start="0x35" description="USB Endpoint 5 TX" />
        <Enum name="USBTXEP6" start="0x36" description="USB Endpoint 6 TX" />
        <Enum name="USBTXEP7" start="0x37" description="USB Endpoint 7 TX" />
        <Enum name="USBTXEP8" start="0x38" description="USB Endpoint 8 TX" />
        <Enum name="USBTXEP9" start="0x39" description="USB Endpoint 9 TX" />
        <Enum name="USBTXEP10" start="0x3A" description="USB Endpoint 10 TX" />
        <Enum name="USBTXEP11" start="0x3B" description="USB Endpoint 11 TX" />
      </BitField>
      <BitField start="10" size="1" name="REQWAIT" description="Request Wait Enable. When enabled, delay timer start until DMA request transitions from active to inactive.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="11" size="3" name="TOSEL" description="Time-Out Select. Selects the number of prescale clocks seen by the channel timer before a time-out conditions is generated for this channel. Important note: since the prescaler runs independent of the individual channel timers, the actual number of Pre-Scale clock edges seen has a margin of error equal to a single Pre-Scale clock.">
        <Enum name="to4" start="0" description="Timeout of 3 to 4 prescale clocks." />
        <Enum name="to8" start="1" description="Timeout of 7 to 8 prescale clocks." />
        <Enum name="to16" start="2" description="Timeout of 15 to 16 prescale clocks." />
        <Enum name="to32" start="3" description="Timeout of 31 to 32 prescale clocks." />
        <Enum name="to64" start="4" description="Timeout of 63 to 64 prescale clocks." />
        <Enum name="to128" start="5" description="Timeout of 127 to 128 prescale clocks." />
        <Enum name="to256" start="6" description="Timeout of 255 to 256 prescale clocks." />
        <Enum name="to512" start="7" description="Timeout of 511 to 512 prescale clocks." />
      </BitField>
      <BitField start="14" size="2" name="PSSEL" description="Pre-Scale Select. Selects the Pre-Scale divider for timer clock input.">
        <Enum name="dis" start="0" description="Disable timer." />
        <Enum name="div256" start="1" description="hclk / 256." />
        <Enum name="div64k" start="2" description="hclk / 64k." />
        <Enum name="div16M" start="3" description="hclk / 16M." />
      </BitField>
      <BitField start="16" size="2" name="SRCWD" description="Source Width. In most cases, this will be the data width of each AHB transactions. However, the width will be reduced in the cases where DMA_CNT indicates a smaller value.">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="18" size="1" name="SRCINC" description="Source Increment Enable. This bit enables DMA_SRC increment upon every AHB transaction. This bit is forced to 0 for DMA receive from peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="20" size="2" name="DSTWD" description="Destination Width. Indicates the width of the each AHB transactions to the destination peripheral or memory. (The actual width may be less than this if there are insufficient bytes in the DMA FIFO for the full width).">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="22" size="1" name="DSTINC" description="Destination Increment Enable. This bit enables DMA_DST increment upon every AHB transaction. This bit is forced to 0 for DMA transmit to peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="24" size="5" name="BRST" description="Burst Size. The number of bytes to be transferred into and out of the DMA FIFO in a single burst. Burst size equals 1 + value stored in this field." />
      <BitField start="30" size="1" name="CHDIEN" description="Channel Disable Interrupt Enable. When enabled, the IPEND will be set to 1 whenever CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="31" size="1" name="CTZIEN" description="Count-to-zero Interrupts Enable. When enabled, the IPEND will be set to 1 whenever a count-to-zero event occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+2*4+0x104" size="4" name="CH[2].ST" access="Read/Write" description="DMA Channel Status Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH_ST" description="Channel Status. This bit is used to indicate to the programmer when it is safe to change the configuration, address, and count registers for the channel. Whenever this bit is cleared by hardware, the DMA_CFG.CHEN bit is also cleared (if not cleared already).">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="IPEND" description="Channel Interrupt.">
        <Enum name="inactive" start="0" description="No interrupt is pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="2" size="1" name="CTZ_ST" description="Count-to-Zero (CTZ) Status">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="RLD_ST" description="Reload Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="BUS_ERR" description="Bus Error. Indicates that an AHB abort was received and the channel has been disabled.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="TO_ST" description="Time-Out Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x100+2*4+0x108" size="4" name="CH[2].SRC" access="Read/Write" description="Source Device Address. If SRCINC=1, the counter bits are incremented by 1,2, or 4, depending on the data width of each AHB cycle. For peripheral transfers, some or all of the actual address bits are fixed. If SRCINC=0, this register remains constant. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with the contents of DMA_SRC_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+2*4+0x10C" size="4" name="CH[2].DST" access="Read/Write" description="Destination Device Address. For peripheral transfers, some or all of the actual address bits are fixed. If DSTINC=1, this register is incremented on every AHB write out of the DMA FIFO. They are incremented by 1, 2, or 4, depending on the data width of each AHB cycle. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with DMA_DST_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+2*4+0x110" size="4" name="CH[2].CNT" access="Read/Write" description="DMA Counter. The user loads this register with the number of bytes to transfer. This counter decreases on every AHB cycle into the DMA FIFO. The decrement will be 1, 2, or 4 depending on the data width of each AHB cycle. When the counter reaches 0, a count-to-zero condition is triggered." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT" description="DMA Counter." />
    </Register>
    <Register start="+0x100+2*4+0x114" size="4" name="CH[2].SRC_RLD" access="Read/Write" description="Source Address Reload Value. The value of this register is loaded into DMA0_SRC upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="SRC_RLD" description="Source Address Reload Value." />
    </Register>
    <Register start="+0x100+2*4+0x118" size="4" name="CH[2].DST_RLD" access="Read/Write" description="Destination Address Reload Value. The value of this register is loaded into DMA0_DST upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="DST_RLD" description="Destination Address Reload Value." />
    </Register>
    <Register start="+0x100+2*4+0x11C" size="4" name="CH[2].CNT_RLD" access="Read/Write" description="DMA Channel Count Reload Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT_RLD" description="Count Reload Value. The value of this register is loaded into DMA0_CNT upon a count-to-zero condition." />
      <BitField start="31" size="1" name="RLDEN" description="Reload Enable. This bit should be set after the address reload registers have been programmed. This bit is automatically cleared to 0 when reload occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+3*4+0x100" size="4" name="CH[3].CFG" access="Read/Write" description="DMA Channel Configuration Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CHEN" description="Channel Enable. This bit is automatically cleared when DMA_ST.CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="RLDEN" description="Reload Enable. Setting this bit to 1 enables DMA_SRC, DMA_DST and DMA_CNT to be reloaded with their corresponding reload registers upon count-to-zero. This bit is also writeable in the Count Reload Register. Refer to the description on Buffer Chaining for use of this bit. If buffer chaining is not used this bit must be written with a 0. This bit should be set after the reload registers have been programmed.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="2" size="2" name="PRI" description="DMA Priority.">
        <Enum name="high" start="0" description="Highest Priority." />
        <Enum name="medHigh" start="1" description="Medium High Priority." />
        <Enum name="medLow" start="2" description="Medium Low Priority." />
        <Enum name="low" start="3" description="Lowest Priority." />
      </BitField>
      <BitField start="4" size="6" name="REQSEL" description="Request Select. Select DMA request line for this channel. If memory-to-memory is selected, the channel operates as if the request is always active.">
        <Enum name="MEMTOMEM" start="0x00" description="Memory To Memory" />
        <Enum name="SPI0RX" start="0x01" description="SPI0 RX" />
        <Enum name="SPI1RX" start="0x02" description="SPI1 RX" />
        <Enum name="SPI2RX" start="0x03" description="SPI2 RX" />
        <Enum name="UART0RX" start="0x04" description="UART0 RX" />
        <Enum name="UART1RX" start="0x05" description="UART1 RX" />
        <Enum name="I2C0RX" start="0x07" description="I2C0 RX" />
        <Enum name="I2C1RX" start="0x08" description="I2C1 RX" />
        <Enum name="ADC" start="0x09" description="Analog-to-Digital Converter Channel" />
        <Enum name="UART2RX" start="0x0E" description="UART2 RX" />
        <Enum name="SPI3RX" start="0x0F" description="SPI3 RX" />
        <Enum name="SPI_MSS0RX" start="0x10" description="SPI MSS0 RX" />
        <Enum name="USBRXEP1" start="0x11" description="USB Endpoint 1 RX" />
        <Enum name="USBRXEP2" start="0x12" description="USB Endpoint 2 RX" />
        <Enum name="USBRXEP3" start="0x13" description="USB Endpoint 3 RX" />
        <Enum name="USBRXEP4" start="0x14" description="USB Endpoint 4 RX" />
        <Enum name="USBRXEP5" start="0x15" description="USB Endpoint 5 RX" />
        <Enum name="USBRXEP6" start="0x16" description="USB Endpoint 6 RX" />
        <Enum name="USBRXEP7" start="0x17" description="USB Endpoint 7 RX" />
        <Enum name="USBRXEP8" start="0x18" description="USB Endpoint 8 RX" />
        <Enum name="USBRXEP9" start="0x19" description="USB Endpoint 9 RX" />
        <Enum name="USBRXEP10" start="0x1A" description="USB Endpoint 10 RX" />
        <Enum name="USBRXEP11" start="0x1B" description="USB Endpoint 11 RX" />
        <Enum name="SPI0TX" start="0x21" description="SPI0 TX" />
        <Enum name="SPI1TX" start="0x22" description="SPI1 TX" />
        <Enum name="SPI2TX" start="0x23" description="SPI2 TX" />
        <Enum name="UART0TX" start="0x24" description="UART0 TX" />
        <Enum name="UART1TX" start="0x25" description="UART1 TX" />
        <Enum name="I2C0TX" start="0x27" description="I2C0 TX" />
        <Enum name="I2C1TX" start="0x28" description="I2C1 TX" />
        <Enum name="UART2TX" start="0x2E" description="UART2 TX" />
        <Enum name="SPI3TX" start="0x2F" description="SPI3 TX" />
        <Enum name="SPI_MSS0TX" start="0x30" description="SPI MSS0 TX" />
        <Enum name="USBTXEP1" start="0x31" description="USB Endpoint 1 TX" />
        <Enum name="USBTXEP2" start="0x32" description="USB Endpoint 2 TX" />
        <Enum name="USBTXEP3" start="0x33" description="USB Endpoint 3 TX" />
        <Enum name="USBTXEP4" start="0x34" description="USB Endpoint 4 TX" />
        <Enum name="USBTXEP5" start="0x35" description="USB Endpoint 5 TX" />
        <Enum name="USBTXEP6" start="0x36" description="USB Endpoint 6 TX" />
        <Enum name="USBTXEP7" start="0x37" description="USB Endpoint 7 TX" />
        <Enum name="USBTXEP8" start="0x38" description="USB Endpoint 8 TX" />
        <Enum name="USBTXEP9" start="0x39" description="USB Endpoint 9 TX" />
        <Enum name="USBTXEP10" start="0x3A" description="USB Endpoint 10 TX" />
        <Enum name="USBTXEP11" start="0x3B" description="USB Endpoint 11 TX" />
      </BitField>
      <BitField start="10" size="1" name="REQWAIT" description="Request Wait Enable. When enabled, delay timer start until DMA request transitions from active to inactive.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="11" size="3" name="TOSEL" description="Time-Out Select. Selects the number of prescale clocks seen by the channel timer before a time-out conditions is generated for this channel. Important note: since the prescaler runs independent of the individual channel timers, the actual number of Pre-Scale clock edges seen has a margin of error equal to a single Pre-Scale clock.">
        <Enum name="to4" start="0" description="Timeout of 3 to 4 prescale clocks." />
        <Enum name="to8" start="1" description="Timeout of 7 to 8 prescale clocks." />
        <Enum name="to16" start="2" description="Timeout of 15 to 16 prescale clocks." />
        <Enum name="to32" start="3" description="Timeout of 31 to 32 prescale clocks." />
        <Enum name="to64" start="4" description="Timeout of 63 to 64 prescale clocks." />
        <Enum name="to128" start="5" description="Timeout of 127 to 128 prescale clocks." />
        <Enum name="to256" start="6" description="Timeout of 255 to 256 prescale clocks." />
        <Enum name="to512" start="7" description="Timeout of 511 to 512 prescale clocks." />
      </BitField>
      <BitField start="14" size="2" name="PSSEL" description="Pre-Scale Select. Selects the Pre-Scale divider for timer clock input.">
        <Enum name="dis" start="0" description="Disable timer." />
        <Enum name="div256" start="1" description="hclk / 256." />
        <Enum name="div64k" start="2" description="hclk / 64k." />
        <Enum name="div16M" start="3" description="hclk / 16M." />
      </BitField>
      <BitField start="16" size="2" name="SRCWD" description="Source Width. In most cases, this will be the data width of each AHB transactions. However, the width will be reduced in the cases where DMA_CNT indicates a smaller value.">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="18" size="1" name="SRCINC" description="Source Increment Enable. This bit enables DMA_SRC increment upon every AHB transaction. This bit is forced to 0 for DMA receive from peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="20" size="2" name="DSTWD" description="Destination Width. Indicates the width of the each AHB transactions to the destination peripheral or memory. (The actual width may be less than this if there are insufficient bytes in the DMA FIFO for the full width).">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="22" size="1" name="DSTINC" description="Destination Increment Enable. This bit enables DMA_DST increment upon every AHB transaction. This bit is forced to 0 for DMA transmit to peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="24" size="5" name="BRST" description="Burst Size. The number of bytes to be transferred into and out of the DMA FIFO in a single burst. Burst size equals 1 + value stored in this field." />
      <BitField start="30" size="1" name="CHDIEN" description="Channel Disable Interrupt Enable. When enabled, the IPEND will be set to 1 whenever CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="31" size="1" name="CTZIEN" description="Count-to-zero Interrupts Enable. When enabled, the IPEND will be set to 1 whenever a count-to-zero event occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+3*4+0x104" size="4" name="CH[3].ST" access="Read/Write" description="DMA Channel Status Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH_ST" description="Channel Status. This bit is used to indicate to the programmer when it is safe to change the configuration, address, and count registers for the channel. Whenever this bit is cleared by hardware, the DMA_CFG.CHEN bit is also cleared (if not cleared already).">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="IPEND" description="Channel Interrupt.">
        <Enum name="inactive" start="0" description="No interrupt is pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="2" size="1" name="CTZ_ST" description="Count-to-Zero (CTZ) Status">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="RLD_ST" description="Reload Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="BUS_ERR" description="Bus Error. Indicates that an AHB abort was received and the channel has been disabled.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="TO_ST" description="Time-Out Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x100+3*4+0x108" size="4" name="CH[3].SRC" access="Read/Write" description="Source Device Address. If SRCINC=1, the counter bits are incremented by 1,2, or 4, depending on the data width of each AHB cycle. For peripheral transfers, some or all of the actual address bits are fixed. If SRCINC=0, this register remains constant. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with the contents of DMA_SRC_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+3*4+0x10C" size="4" name="CH[3].DST" access="Read/Write" description="Destination Device Address. For peripheral transfers, some or all of the actual address bits are fixed. If DSTINC=1, this register is incremented on every AHB write out of the DMA FIFO. They are incremented by 1, 2, or 4, depending on the data width of each AHB cycle. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with DMA_DST_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+3*4+0x110" size="4" name="CH[3].CNT" access="Read/Write" description="DMA Counter. The user loads this register with the number of bytes to transfer. This counter decreases on every AHB cycle into the DMA FIFO. The decrement will be 1, 2, or 4 depending on the data width of each AHB cycle. When the counter reaches 0, a count-to-zero condition is triggered." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT" description="DMA Counter." />
    </Register>
    <Register start="+0x100+3*4+0x114" size="4" name="CH[3].SRC_RLD" access="Read/Write" description="Source Address Reload Value. The value of this register is loaded into DMA0_SRC upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="SRC_RLD" description="Source Address Reload Value." />
    </Register>
    <Register start="+0x100+3*4+0x118" size="4" name="CH[3].DST_RLD" access="Read/Write" description="Destination Address Reload Value. The value of this register is loaded into DMA0_DST upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="DST_RLD" description="Destination Address Reload Value." />
    </Register>
    <Register start="+0x100+3*4+0x11C" size="4" name="CH[3].CNT_RLD" access="Read/Write" description="DMA Channel Count Reload Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT_RLD" description="Count Reload Value. The value of this register is loaded into DMA0_CNT upon a count-to-zero condition." />
      <BitField start="31" size="1" name="RLDEN" description="Reload Enable. This bit should be set after the address reload registers have been programmed. This bit is automatically cleared to 0 when reload occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+4*4+0x100" size="4" name="CH[4].CFG" access="Read/Write" description="DMA Channel Configuration Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CHEN" description="Channel Enable. This bit is automatically cleared when DMA_ST.CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="RLDEN" description="Reload Enable. Setting this bit to 1 enables DMA_SRC, DMA_DST and DMA_CNT to be reloaded with their corresponding reload registers upon count-to-zero. This bit is also writeable in the Count Reload Register. Refer to the description on Buffer Chaining for use of this bit. If buffer chaining is not used this bit must be written with a 0. This bit should be set after the reload registers have been programmed.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="2" size="2" name="PRI" description="DMA Priority.">
        <Enum name="high" start="0" description="Highest Priority." />
        <Enum name="medHigh" start="1" description="Medium High Priority." />
        <Enum name="medLow" start="2" description="Medium Low Priority." />
        <Enum name="low" start="3" description="Lowest Priority." />
      </BitField>
      <BitField start="4" size="6" name="REQSEL" description="Request Select. Select DMA request line for this channel. If memory-to-memory is selected, the channel operates as if the request is always active.">
        <Enum name="MEMTOMEM" start="0x00" description="Memory To Memory" />
        <Enum name="SPI0RX" start="0x01" description="SPI0 RX" />
        <Enum name="SPI1RX" start="0x02" description="SPI1 RX" />
        <Enum name="SPI2RX" start="0x03" description="SPI2 RX" />
        <Enum name="UART0RX" start="0x04" description="UART0 RX" />
        <Enum name="UART1RX" start="0x05" description="UART1 RX" />
        <Enum name="I2C0RX" start="0x07" description="I2C0 RX" />
        <Enum name="I2C1RX" start="0x08" description="I2C1 RX" />
        <Enum name="ADC" start="0x09" description="Analog-to-Digital Converter Channel" />
        <Enum name="UART2RX" start="0x0E" description="UART2 RX" />
        <Enum name="SPI3RX" start="0x0F" description="SPI3 RX" />
        <Enum name="SPI_MSS0RX" start="0x10" description="SPI MSS0 RX" />
        <Enum name="USBRXEP1" start="0x11" description="USB Endpoint 1 RX" />
        <Enum name="USBRXEP2" start="0x12" description="USB Endpoint 2 RX" />
        <Enum name="USBRXEP3" start="0x13" description="USB Endpoint 3 RX" />
        <Enum name="USBRXEP4" start="0x14" description="USB Endpoint 4 RX" />
        <Enum name="USBRXEP5" start="0x15" description="USB Endpoint 5 RX" />
        <Enum name="USBRXEP6" start="0x16" description="USB Endpoint 6 RX" />
        <Enum name="USBRXEP7" start="0x17" description="USB Endpoint 7 RX" />
        <Enum name="USBRXEP8" start="0x18" description="USB Endpoint 8 RX" />
        <Enum name="USBRXEP9" start="0x19" description="USB Endpoint 9 RX" />
        <Enum name="USBRXEP10" start="0x1A" description="USB Endpoint 10 RX" />
        <Enum name="USBRXEP11" start="0x1B" description="USB Endpoint 11 RX" />
        <Enum name="SPI0TX" start="0x21" description="SPI0 TX" />
        <Enum name="SPI1TX" start="0x22" description="SPI1 TX" />
        <Enum name="SPI2TX" start="0x23" description="SPI2 TX" />
        <Enum name="UART0TX" start="0x24" description="UART0 TX" />
        <Enum name="UART1TX" start="0x25" description="UART1 TX" />
        <Enum name="I2C0TX" start="0x27" description="I2C0 TX" />
        <Enum name="I2C1TX" start="0x28" description="I2C1 TX" />
        <Enum name="UART2TX" start="0x2E" description="UART2 TX" />
        <Enum name="SPI3TX" start="0x2F" description="SPI3 TX" />
        <Enum name="SPI_MSS0TX" start="0x30" description="SPI MSS0 TX" />
        <Enum name="USBTXEP1" start="0x31" description="USB Endpoint 1 TX" />
        <Enum name="USBTXEP2" start="0x32" description="USB Endpoint 2 TX" />
        <Enum name="USBTXEP3" start="0x33" description="USB Endpoint 3 TX" />
        <Enum name="USBTXEP4" start="0x34" description="USB Endpoint 4 TX" />
        <Enum name="USBTXEP5" start="0x35" description="USB Endpoint 5 TX" />
        <Enum name="USBTXEP6" start="0x36" description="USB Endpoint 6 TX" />
        <Enum name="USBTXEP7" start="0x37" description="USB Endpoint 7 TX" />
        <Enum name="USBTXEP8" start="0x38" description="USB Endpoint 8 TX" />
        <Enum name="USBTXEP9" start="0x39" description="USB Endpoint 9 TX" />
        <Enum name="USBTXEP10" start="0x3A" description="USB Endpoint 10 TX" />
        <Enum name="USBTXEP11" start="0x3B" description="USB Endpoint 11 TX" />
      </BitField>
      <BitField start="10" size="1" name="REQWAIT" description="Request Wait Enable. When enabled, delay timer start until DMA request transitions from active to inactive.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="11" size="3" name="TOSEL" description="Time-Out Select. Selects the number of prescale clocks seen by the channel timer before a time-out conditions is generated for this channel. Important note: since the prescaler runs independent of the individual channel timers, the actual number of Pre-Scale clock edges seen has a margin of error equal to a single Pre-Scale clock.">
        <Enum name="to4" start="0" description="Timeout of 3 to 4 prescale clocks." />
        <Enum name="to8" start="1" description="Timeout of 7 to 8 prescale clocks." />
        <Enum name="to16" start="2" description="Timeout of 15 to 16 prescale clocks." />
        <Enum name="to32" start="3" description="Timeout of 31 to 32 prescale clocks." />
        <Enum name="to64" start="4" description="Timeout of 63 to 64 prescale clocks." />
        <Enum name="to128" start="5" description="Timeout of 127 to 128 prescale clocks." />
        <Enum name="to256" start="6" description="Timeout of 255 to 256 prescale clocks." />
        <Enum name="to512" start="7" description="Timeout of 511 to 512 prescale clocks." />
      </BitField>
      <BitField start="14" size="2" name="PSSEL" description="Pre-Scale Select. Selects the Pre-Scale divider for timer clock input.">
        <Enum name="dis" start="0" description="Disable timer." />
        <Enum name="div256" start="1" description="hclk / 256." />
        <Enum name="div64k" start="2" description="hclk / 64k." />
        <Enum name="div16M" start="3" description="hclk / 16M." />
      </BitField>
      <BitField start="16" size="2" name="SRCWD" description="Source Width. In most cases, this will be the data width of each AHB transactions. However, the width will be reduced in the cases where DMA_CNT indicates a smaller value.">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="18" size="1" name="SRCINC" description="Source Increment Enable. This bit enables DMA_SRC increment upon every AHB transaction. This bit is forced to 0 for DMA receive from peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="20" size="2" name="DSTWD" description="Destination Width. Indicates the width of the each AHB transactions to the destination peripheral or memory. (The actual width may be less than this if there are insufficient bytes in the DMA FIFO for the full width).">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="22" size="1" name="DSTINC" description="Destination Increment Enable. This bit enables DMA_DST increment upon every AHB transaction. This bit is forced to 0 for DMA transmit to peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="24" size="5" name="BRST" description="Burst Size. The number of bytes to be transferred into and out of the DMA FIFO in a single burst. Burst size equals 1 + value stored in this field." />
      <BitField start="30" size="1" name="CHDIEN" description="Channel Disable Interrupt Enable. When enabled, the IPEND will be set to 1 whenever CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="31" size="1" name="CTZIEN" description="Count-to-zero Interrupts Enable. When enabled, the IPEND will be set to 1 whenever a count-to-zero event occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+4*4+0x104" size="4" name="CH[4].ST" access="Read/Write" description="DMA Channel Status Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH_ST" description="Channel Status. This bit is used to indicate to the programmer when it is safe to change the configuration, address, and count registers for the channel. Whenever this bit is cleared by hardware, the DMA_CFG.CHEN bit is also cleared (if not cleared already).">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="IPEND" description="Channel Interrupt.">
        <Enum name="inactive" start="0" description="No interrupt is pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="2" size="1" name="CTZ_ST" description="Count-to-Zero (CTZ) Status">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="RLD_ST" description="Reload Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="BUS_ERR" description="Bus Error. Indicates that an AHB abort was received and the channel has been disabled.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="TO_ST" description="Time-Out Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x100+4*4+0x108" size="4" name="CH[4].SRC" access="Read/Write" description="Source Device Address. If SRCINC=1, the counter bits are incremented by 1,2, or 4, depending on the data width of each AHB cycle. For peripheral transfers, some or all of the actual address bits are fixed. If SRCINC=0, this register remains constant. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with the contents of DMA_SRC_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+4*4+0x10C" size="4" name="CH[4].DST" access="Read/Write" description="Destination Device Address. For peripheral transfers, some or all of the actual address bits are fixed. If DSTINC=1, this register is incremented on every AHB write out of the DMA FIFO. They are incremented by 1, 2, or 4, depending on the data width of each AHB cycle. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with DMA_DST_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+4*4+0x110" size="4" name="CH[4].CNT" access="Read/Write" description="DMA Counter. The user loads this register with the number of bytes to transfer. This counter decreases on every AHB cycle into the DMA FIFO. The decrement will be 1, 2, or 4 depending on the data width of each AHB cycle. When the counter reaches 0, a count-to-zero condition is triggered." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT" description="DMA Counter." />
    </Register>
    <Register start="+0x100+4*4+0x114" size="4" name="CH[4].SRC_RLD" access="Read/Write" description="Source Address Reload Value. The value of this register is loaded into DMA0_SRC upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="SRC_RLD" description="Source Address Reload Value." />
    </Register>
    <Register start="+0x100+4*4+0x118" size="4" name="CH[4].DST_RLD" access="Read/Write" description="Destination Address Reload Value. The value of this register is loaded into DMA0_DST upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="DST_RLD" description="Destination Address Reload Value." />
    </Register>
    <Register start="+0x100+4*4+0x11C" size="4" name="CH[4].CNT_RLD" access="Read/Write" description="DMA Channel Count Reload Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT_RLD" description="Count Reload Value. The value of this register is loaded into DMA0_CNT upon a count-to-zero condition." />
      <BitField start="31" size="1" name="RLDEN" description="Reload Enable. This bit should be set after the address reload registers have been programmed. This bit is automatically cleared to 0 when reload occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+5*4+0x100" size="4" name="CH[5].CFG" access="Read/Write" description="DMA Channel Configuration Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CHEN" description="Channel Enable. This bit is automatically cleared when DMA_ST.CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="RLDEN" description="Reload Enable. Setting this bit to 1 enables DMA_SRC, DMA_DST and DMA_CNT to be reloaded with their corresponding reload registers upon count-to-zero. This bit is also writeable in the Count Reload Register. Refer to the description on Buffer Chaining for use of this bit. If buffer chaining is not used this bit must be written with a 0. This bit should be set after the reload registers have been programmed.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="2" size="2" name="PRI" description="DMA Priority.">
        <Enum name="high" start="0" description="Highest Priority." />
        <Enum name="medHigh" start="1" description="Medium High Priority." />
        <Enum name="medLow" start="2" description="Medium Low Priority." />
        <Enum name="low" start="3" description="Lowest Priority." />
      </BitField>
      <BitField start="4" size="6" name="REQSEL" description="Request Select. Select DMA request line for this channel. If memory-to-memory is selected, the channel operates as if the request is always active.">
        <Enum name="MEMTOMEM" start="0x00" description="Memory To Memory" />
        <Enum name="SPI0RX" start="0x01" description="SPI0 RX" />
        <Enum name="SPI1RX" start="0x02" description="SPI1 RX" />
        <Enum name="SPI2RX" start="0x03" description="SPI2 RX" />
        <Enum name="UART0RX" start="0x04" description="UART0 RX" />
        <Enum name="UART1RX" start="0x05" description="UART1 RX" />
        <Enum name="I2C0RX" start="0x07" description="I2C0 RX" />
        <Enum name="I2C1RX" start="0x08" description="I2C1 RX" />
        <Enum name="ADC" start="0x09" description="Analog-to-Digital Converter Channel" />
        <Enum name="UART2RX" start="0x0E" description="UART2 RX" />
        <Enum name="SPI3RX" start="0x0F" description="SPI3 RX" />
        <Enum name="SPI_MSS0RX" start="0x10" description="SPI MSS0 RX" />
        <Enum name="USBRXEP1" start="0x11" description="USB Endpoint 1 RX" />
        <Enum name="USBRXEP2" start="0x12" description="USB Endpoint 2 RX" />
        <Enum name="USBRXEP3" start="0x13" description="USB Endpoint 3 RX" />
        <Enum name="USBRXEP4" start="0x14" description="USB Endpoint 4 RX" />
        <Enum name="USBRXEP5" start="0x15" description="USB Endpoint 5 RX" />
        <Enum name="USBRXEP6" start="0x16" description="USB Endpoint 6 RX" />
        <Enum name="USBRXEP7" start="0x17" description="USB Endpoint 7 RX" />
        <Enum name="USBRXEP8" start="0x18" description="USB Endpoint 8 RX" />
        <Enum name="USBRXEP9" start="0x19" description="USB Endpoint 9 RX" />
        <Enum name="USBRXEP10" start="0x1A" description="USB Endpoint 10 RX" />
        <Enum name="USBRXEP11" start="0x1B" description="USB Endpoint 11 RX" />
        <Enum name="SPI0TX" start="0x21" description="SPI0 TX" />
        <Enum name="SPI1TX" start="0x22" description="SPI1 TX" />
        <Enum name="SPI2TX" start="0x23" description="SPI2 TX" />
        <Enum name="UART0TX" start="0x24" description="UART0 TX" />
        <Enum name="UART1TX" start="0x25" description="UART1 TX" />
        <Enum name="I2C0TX" start="0x27" description="I2C0 TX" />
        <Enum name="I2C1TX" start="0x28" description="I2C1 TX" />
        <Enum name="UART2TX" start="0x2E" description="UART2 TX" />
        <Enum name="SPI3TX" start="0x2F" description="SPI3 TX" />
        <Enum name="SPI_MSS0TX" start="0x30" description="SPI MSS0 TX" />
        <Enum name="USBTXEP1" start="0x31" description="USB Endpoint 1 TX" />
        <Enum name="USBTXEP2" start="0x32" description="USB Endpoint 2 TX" />
        <Enum name="USBTXEP3" start="0x33" description="USB Endpoint 3 TX" />
        <Enum name="USBTXEP4" start="0x34" description="USB Endpoint 4 TX" />
        <Enum name="USBTXEP5" start="0x35" description="USB Endpoint 5 TX" />
        <Enum name="USBTXEP6" start="0x36" description="USB Endpoint 6 TX" />
        <Enum name="USBTXEP7" start="0x37" description="USB Endpoint 7 TX" />
        <Enum name="USBTXEP8" start="0x38" description="USB Endpoint 8 TX" />
        <Enum name="USBTXEP9" start="0x39" description="USB Endpoint 9 TX" />
        <Enum name="USBTXEP10" start="0x3A" description="USB Endpoint 10 TX" />
        <Enum name="USBTXEP11" start="0x3B" description="USB Endpoint 11 TX" />
      </BitField>
      <BitField start="10" size="1" name="REQWAIT" description="Request Wait Enable. When enabled, delay timer start until DMA request transitions from active to inactive.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="11" size="3" name="TOSEL" description="Time-Out Select. Selects the number of prescale clocks seen by the channel timer before a time-out conditions is generated for this channel. Important note: since the prescaler runs independent of the individual channel timers, the actual number of Pre-Scale clock edges seen has a margin of error equal to a single Pre-Scale clock.">
        <Enum name="to4" start="0" description="Timeout of 3 to 4 prescale clocks." />
        <Enum name="to8" start="1" description="Timeout of 7 to 8 prescale clocks." />
        <Enum name="to16" start="2" description="Timeout of 15 to 16 prescale clocks." />
        <Enum name="to32" start="3" description="Timeout of 31 to 32 prescale clocks." />
        <Enum name="to64" start="4" description="Timeout of 63 to 64 prescale clocks." />
        <Enum name="to128" start="5" description="Timeout of 127 to 128 prescale clocks." />
        <Enum name="to256" start="6" description="Timeout of 255 to 256 prescale clocks." />
        <Enum name="to512" start="7" description="Timeout of 511 to 512 prescale clocks." />
      </BitField>
      <BitField start="14" size="2" name="PSSEL" description="Pre-Scale Select. Selects the Pre-Scale divider for timer clock input.">
        <Enum name="dis" start="0" description="Disable timer." />
        <Enum name="div256" start="1" description="hclk / 256." />
        <Enum name="div64k" start="2" description="hclk / 64k." />
        <Enum name="div16M" start="3" description="hclk / 16M." />
      </BitField>
      <BitField start="16" size="2" name="SRCWD" description="Source Width. In most cases, this will be the data width of each AHB transactions. However, the width will be reduced in the cases where DMA_CNT indicates a smaller value.">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="18" size="1" name="SRCINC" description="Source Increment Enable. This bit enables DMA_SRC increment upon every AHB transaction. This bit is forced to 0 for DMA receive from peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="20" size="2" name="DSTWD" description="Destination Width. Indicates the width of the each AHB transactions to the destination peripheral or memory. (The actual width may be less than this if there are insufficient bytes in the DMA FIFO for the full width).">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="22" size="1" name="DSTINC" description="Destination Increment Enable. This bit enables DMA_DST increment upon every AHB transaction. This bit is forced to 0 for DMA transmit to peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="24" size="5" name="BRST" description="Burst Size. The number of bytes to be transferred into and out of the DMA FIFO in a single burst. Burst size equals 1 + value stored in this field." />
      <BitField start="30" size="1" name="CHDIEN" description="Channel Disable Interrupt Enable. When enabled, the IPEND will be set to 1 whenever CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="31" size="1" name="CTZIEN" description="Count-to-zero Interrupts Enable. When enabled, the IPEND will be set to 1 whenever a count-to-zero event occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+5*4+0x104" size="4" name="CH[5].ST" access="Read/Write" description="DMA Channel Status Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH_ST" description="Channel Status. This bit is used to indicate to the programmer when it is safe to change the configuration, address, and count registers for the channel. Whenever this bit is cleared by hardware, the DMA_CFG.CHEN bit is also cleared (if not cleared already).">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="IPEND" description="Channel Interrupt.">
        <Enum name="inactive" start="0" description="No interrupt is pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="2" size="1" name="CTZ_ST" description="Count-to-Zero (CTZ) Status">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="RLD_ST" description="Reload Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="BUS_ERR" description="Bus Error. Indicates that an AHB abort was received and the channel has been disabled.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="TO_ST" description="Time-Out Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x100+5*4+0x108" size="4" name="CH[5].SRC" access="Read/Write" description="Source Device Address. If SRCINC=1, the counter bits are incremented by 1,2, or 4, depending on the data width of each AHB cycle. For peripheral transfers, some or all of the actual address bits are fixed. If SRCINC=0, this register remains constant. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with the contents of DMA_SRC_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+5*4+0x10C" size="4" name="CH[5].DST" access="Read/Write" description="Destination Device Address. For peripheral transfers, some or all of the actual address bits are fixed. If DSTINC=1, this register is incremented on every AHB write out of the DMA FIFO. They are incremented by 1, 2, or 4, depending on the data width of each AHB cycle. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with DMA_DST_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+5*4+0x110" size="4" name="CH[5].CNT" access="Read/Write" description="DMA Counter. The user loads this register with the number of bytes to transfer. This counter decreases on every AHB cycle into the DMA FIFO. The decrement will be 1, 2, or 4 depending on the data width of each AHB cycle. When the counter reaches 0, a count-to-zero condition is triggered." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT" description="DMA Counter." />
    </Register>
    <Register start="+0x100+5*4+0x114" size="4" name="CH[5].SRC_RLD" access="Read/Write" description="Source Address Reload Value. The value of this register is loaded into DMA0_SRC upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="SRC_RLD" description="Source Address Reload Value." />
    </Register>
    <Register start="+0x100+5*4+0x118" size="4" name="CH[5].DST_RLD" access="Read/Write" description="Destination Address Reload Value. The value of this register is loaded into DMA0_DST upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="DST_RLD" description="Destination Address Reload Value." />
    </Register>
    <Register start="+0x100+5*4+0x11C" size="4" name="CH[5].CNT_RLD" access="Read/Write" description="DMA Channel Count Reload Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT_RLD" description="Count Reload Value. The value of this register is loaded into DMA0_CNT upon a count-to-zero condition." />
      <BitField start="31" size="1" name="RLDEN" description="Reload Enable. This bit should be set after the address reload registers have been programmed. This bit is automatically cleared to 0 when reload occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+6*4+0x100" size="4" name="CH[6].CFG" access="Read/Write" description="DMA Channel Configuration Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CHEN" description="Channel Enable. This bit is automatically cleared when DMA_ST.CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="RLDEN" description="Reload Enable. Setting this bit to 1 enables DMA_SRC, DMA_DST and DMA_CNT to be reloaded with their corresponding reload registers upon count-to-zero. This bit is also writeable in the Count Reload Register. Refer to the description on Buffer Chaining for use of this bit. If buffer chaining is not used this bit must be written with a 0. This bit should be set after the reload registers have been programmed.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="2" size="2" name="PRI" description="DMA Priority.">
        <Enum name="high" start="0" description="Highest Priority." />
        <Enum name="medHigh" start="1" description="Medium High Priority." />
        <Enum name="medLow" start="2" description="Medium Low Priority." />
        <Enum name="low" start="3" description="Lowest Priority." />
      </BitField>
      <BitField start="4" size="6" name="REQSEL" description="Request Select. Select DMA request line for this channel. If memory-to-memory is selected, the channel operates as if the request is always active.">
        <Enum name="MEMTOMEM" start="0x00" description="Memory To Memory" />
        <Enum name="SPI0RX" start="0x01" description="SPI0 RX" />
        <Enum name="SPI1RX" start="0x02" description="SPI1 RX" />
        <Enum name="SPI2RX" start="0x03" description="SPI2 RX" />
        <Enum name="UART0RX" start="0x04" description="UART0 RX" />
        <Enum name="UART1RX" start="0x05" description="UART1 RX" />
        <Enum name="I2C0RX" start="0x07" description="I2C0 RX" />
        <Enum name="I2C1RX" start="0x08" description="I2C1 RX" />
        <Enum name="ADC" start="0x09" description="Analog-to-Digital Converter Channel" />
        <Enum name="UART2RX" start="0x0E" description="UART2 RX" />
        <Enum name="SPI3RX" start="0x0F" description="SPI3 RX" />
        <Enum name="SPI_MSS0RX" start="0x10" description="SPI MSS0 RX" />
        <Enum name="USBRXEP1" start="0x11" description="USB Endpoint 1 RX" />
        <Enum name="USBRXEP2" start="0x12" description="USB Endpoint 2 RX" />
        <Enum name="USBRXEP3" start="0x13" description="USB Endpoint 3 RX" />
        <Enum name="USBRXEP4" start="0x14" description="USB Endpoint 4 RX" />
        <Enum name="USBRXEP5" start="0x15" description="USB Endpoint 5 RX" />
        <Enum name="USBRXEP6" start="0x16" description="USB Endpoint 6 RX" />
        <Enum name="USBRXEP7" start="0x17" description="USB Endpoint 7 RX" />
        <Enum name="USBRXEP8" start="0x18" description="USB Endpoint 8 RX" />
        <Enum name="USBRXEP9" start="0x19" description="USB Endpoint 9 RX" />
        <Enum name="USBRXEP10" start="0x1A" description="USB Endpoint 10 RX" />
        <Enum name="USBRXEP11" start="0x1B" description="USB Endpoint 11 RX" />
        <Enum name="SPI0TX" start="0x21" description="SPI0 TX" />
        <Enum name="SPI1TX" start="0x22" description="SPI1 TX" />
        <Enum name="SPI2TX" start="0x23" description="SPI2 TX" />
        <Enum name="UART0TX" start="0x24" description="UART0 TX" />
        <Enum name="UART1TX" start="0x25" description="UART1 TX" />
        <Enum name="I2C0TX" start="0x27" description="I2C0 TX" />
        <Enum name="I2C1TX" start="0x28" description="I2C1 TX" />
        <Enum name="UART2TX" start="0x2E" description="UART2 TX" />
        <Enum name="SPI3TX" start="0x2F" description="SPI3 TX" />
        <Enum name="SPI_MSS0TX" start="0x30" description="SPI MSS0 TX" />
        <Enum name="USBTXEP1" start="0x31" description="USB Endpoint 1 TX" />
        <Enum name="USBTXEP2" start="0x32" description="USB Endpoint 2 TX" />
        <Enum name="USBTXEP3" start="0x33" description="USB Endpoint 3 TX" />
        <Enum name="USBTXEP4" start="0x34" description="USB Endpoint 4 TX" />
        <Enum name="USBTXEP5" start="0x35" description="USB Endpoint 5 TX" />
        <Enum name="USBTXEP6" start="0x36" description="USB Endpoint 6 TX" />
        <Enum name="USBTXEP7" start="0x37" description="USB Endpoint 7 TX" />
        <Enum name="USBTXEP8" start="0x38" description="USB Endpoint 8 TX" />
        <Enum name="USBTXEP9" start="0x39" description="USB Endpoint 9 TX" />
        <Enum name="USBTXEP10" start="0x3A" description="USB Endpoint 10 TX" />
        <Enum name="USBTXEP11" start="0x3B" description="USB Endpoint 11 TX" />
      </BitField>
      <BitField start="10" size="1" name="REQWAIT" description="Request Wait Enable. When enabled, delay timer start until DMA request transitions from active to inactive.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="11" size="3" name="TOSEL" description="Time-Out Select. Selects the number of prescale clocks seen by the channel timer before a time-out conditions is generated for this channel. Important note: since the prescaler runs independent of the individual channel timers, the actual number of Pre-Scale clock edges seen has a margin of error equal to a single Pre-Scale clock.">
        <Enum name="to4" start="0" description="Timeout of 3 to 4 prescale clocks." />
        <Enum name="to8" start="1" description="Timeout of 7 to 8 prescale clocks." />
        <Enum name="to16" start="2" description="Timeout of 15 to 16 prescale clocks." />
        <Enum name="to32" start="3" description="Timeout of 31 to 32 prescale clocks." />
        <Enum name="to64" start="4" description="Timeout of 63 to 64 prescale clocks." />
        <Enum name="to128" start="5" description="Timeout of 127 to 128 prescale clocks." />
        <Enum name="to256" start="6" description="Timeout of 255 to 256 prescale clocks." />
        <Enum name="to512" start="7" description="Timeout of 511 to 512 prescale clocks." />
      </BitField>
      <BitField start="14" size="2" name="PSSEL" description="Pre-Scale Select. Selects the Pre-Scale divider for timer clock input.">
        <Enum name="dis" start="0" description="Disable timer." />
        <Enum name="div256" start="1" description="hclk / 256." />
        <Enum name="div64k" start="2" description="hclk / 64k." />
        <Enum name="div16M" start="3" description="hclk / 16M." />
      </BitField>
      <BitField start="16" size="2" name="SRCWD" description="Source Width. In most cases, this will be the data width of each AHB transactions. However, the width will be reduced in the cases where DMA_CNT indicates a smaller value.">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="18" size="1" name="SRCINC" description="Source Increment Enable. This bit enables DMA_SRC increment upon every AHB transaction. This bit is forced to 0 for DMA receive from peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="20" size="2" name="DSTWD" description="Destination Width. Indicates the width of the each AHB transactions to the destination peripheral or memory. (The actual width may be less than this if there are insufficient bytes in the DMA FIFO for the full width).">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="22" size="1" name="DSTINC" description="Destination Increment Enable. This bit enables DMA_DST increment upon every AHB transaction. This bit is forced to 0 for DMA transmit to peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="24" size="5" name="BRST" description="Burst Size. The number of bytes to be transferred into and out of the DMA FIFO in a single burst. Burst size equals 1 + value stored in this field." />
      <BitField start="30" size="1" name="CHDIEN" description="Channel Disable Interrupt Enable. When enabled, the IPEND will be set to 1 whenever CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="31" size="1" name="CTZIEN" description="Count-to-zero Interrupts Enable. When enabled, the IPEND will be set to 1 whenever a count-to-zero event occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+6*4+0x104" size="4" name="CH[6].ST" access="Read/Write" description="DMA Channel Status Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH_ST" description="Channel Status. This bit is used to indicate to the programmer when it is safe to change the configuration, address, and count registers for the channel. Whenever this bit is cleared by hardware, the DMA_CFG.CHEN bit is also cleared (if not cleared already).">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="IPEND" description="Channel Interrupt.">
        <Enum name="inactive" start="0" description="No interrupt is pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="2" size="1" name="CTZ_ST" description="Count-to-Zero (CTZ) Status">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="RLD_ST" description="Reload Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="BUS_ERR" description="Bus Error. Indicates that an AHB abort was received and the channel has been disabled.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="TO_ST" description="Time-Out Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x100+6*4+0x108" size="4" name="CH[6].SRC" access="Read/Write" description="Source Device Address. If SRCINC=1, the counter bits are incremented by 1,2, or 4, depending on the data width of each AHB cycle. For peripheral transfers, some or all of the actual address bits are fixed. If SRCINC=0, this register remains constant. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with the contents of DMA_SRC_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+6*4+0x10C" size="4" name="CH[6].DST" access="Read/Write" description="Destination Device Address. For peripheral transfers, some or all of the actual address bits are fixed. If DSTINC=1, this register is incremented on every AHB write out of the DMA FIFO. They are incremented by 1, 2, or 4, depending on the data width of each AHB cycle. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with DMA_DST_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+6*4+0x110" size="4" name="CH[6].CNT" access="Read/Write" description="DMA Counter. The user loads this register with the number of bytes to transfer. This counter decreases on every AHB cycle into the DMA FIFO. The decrement will be 1, 2, or 4 depending on the data width of each AHB cycle. When the counter reaches 0, a count-to-zero condition is triggered." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT" description="DMA Counter." />
    </Register>
    <Register start="+0x100+6*4+0x114" size="4" name="CH[6].SRC_RLD" access="Read/Write" description="Source Address Reload Value. The value of this register is loaded into DMA0_SRC upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="SRC_RLD" description="Source Address Reload Value." />
    </Register>
    <Register start="+0x100+6*4+0x118" size="4" name="CH[6].DST_RLD" access="Read/Write" description="Destination Address Reload Value. The value of this register is loaded into DMA0_DST upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="DST_RLD" description="Destination Address Reload Value." />
    </Register>
    <Register start="+0x100+6*4+0x11C" size="4" name="CH[6].CNT_RLD" access="Read/Write" description="DMA Channel Count Reload Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT_RLD" description="Count Reload Value. The value of this register is loaded into DMA0_CNT upon a count-to-zero condition." />
      <BitField start="31" size="1" name="RLDEN" description="Reload Enable. This bit should be set after the address reload registers have been programmed. This bit is automatically cleared to 0 when reload occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+7*4+0x100" size="4" name="CH[7].CFG" access="Read/Write" description="DMA Channel Configuration Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CHEN" description="Channel Enable. This bit is automatically cleared when DMA_ST.CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="RLDEN" description="Reload Enable. Setting this bit to 1 enables DMA_SRC, DMA_DST and DMA_CNT to be reloaded with their corresponding reload registers upon count-to-zero. This bit is also writeable in the Count Reload Register. Refer to the description on Buffer Chaining for use of this bit. If buffer chaining is not used this bit must be written with a 0. This bit should be set after the reload registers have been programmed.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="2" size="2" name="PRI" description="DMA Priority.">
        <Enum name="high" start="0" description="Highest Priority." />
        <Enum name="medHigh" start="1" description="Medium High Priority." />
        <Enum name="medLow" start="2" description="Medium Low Priority." />
        <Enum name="low" start="3" description="Lowest Priority." />
      </BitField>
      <BitField start="4" size="6" name="REQSEL" description="Request Select. Select DMA request line for this channel. If memory-to-memory is selected, the channel operates as if the request is always active.">
        <Enum name="MEMTOMEM" start="0x00" description="Memory To Memory" />
        <Enum name="SPI0RX" start="0x01" description="SPI0 RX" />
        <Enum name="SPI1RX" start="0x02" description="SPI1 RX" />
        <Enum name="SPI2RX" start="0x03" description="SPI2 RX" />
        <Enum name="UART0RX" start="0x04" description="UART0 RX" />
        <Enum name="UART1RX" start="0x05" description="UART1 RX" />
        <Enum name="I2C0RX" start="0x07" description="I2C0 RX" />
        <Enum name="I2C1RX" start="0x08" description="I2C1 RX" />
        <Enum name="ADC" start="0x09" description="Analog-to-Digital Converter Channel" />
        <Enum name="UART2RX" start="0x0E" description="UART2 RX" />
        <Enum name="SPI3RX" start="0x0F" description="SPI3 RX" />
        <Enum name="SPI_MSS0RX" start="0x10" description="SPI MSS0 RX" />
        <Enum name="USBRXEP1" start="0x11" description="USB Endpoint 1 RX" />
        <Enum name="USBRXEP2" start="0x12" description="USB Endpoint 2 RX" />
        <Enum name="USBRXEP3" start="0x13" description="USB Endpoint 3 RX" />
        <Enum name="USBRXEP4" start="0x14" description="USB Endpoint 4 RX" />
        <Enum name="USBRXEP5" start="0x15" description="USB Endpoint 5 RX" />
        <Enum name="USBRXEP6" start="0x16" description="USB Endpoint 6 RX" />
        <Enum name="USBRXEP7" start="0x17" description="USB Endpoint 7 RX" />
        <Enum name="USBRXEP8" start="0x18" description="USB Endpoint 8 RX" />
        <Enum name="USBRXEP9" start="0x19" description="USB Endpoint 9 RX" />
        <Enum name="USBRXEP10" start="0x1A" description="USB Endpoint 10 RX" />
        <Enum name="USBRXEP11" start="0x1B" description="USB Endpoint 11 RX" />
        <Enum name="SPI0TX" start="0x21" description="SPI0 TX" />
        <Enum name="SPI1TX" start="0x22" description="SPI1 TX" />
        <Enum name="SPI2TX" start="0x23" description="SPI2 TX" />
        <Enum name="UART0TX" start="0x24" description="UART0 TX" />
        <Enum name="UART1TX" start="0x25" description="UART1 TX" />
        <Enum name="I2C0TX" start="0x27" description="I2C0 TX" />
        <Enum name="I2C1TX" start="0x28" description="I2C1 TX" />
        <Enum name="UART2TX" start="0x2E" description="UART2 TX" />
        <Enum name="SPI3TX" start="0x2F" description="SPI3 TX" />
        <Enum name="SPI_MSS0TX" start="0x30" description="SPI MSS0 TX" />
        <Enum name="USBTXEP1" start="0x31" description="USB Endpoint 1 TX" />
        <Enum name="USBTXEP2" start="0x32" description="USB Endpoint 2 TX" />
        <Enum name="USBTXEP3" start="0x33" description="USB Endpoint 3 TX" />
        <Enum name="USBTXEP4" start="0x34" description="USB Endpoint 4 TX" />
        <Enum name="USBTXEP5" start="0x35" description="USB Endpoint 5 TX" />
        <Enum name="USBTXEP6" start="0x36" description="USB Endpoint 6 TX" />
        <Enum name="USBTXEP7" start="0x37" description="USB Endpoint 7 TX" />
        <Enum name="USBTXEP8" start="0x38" description="USB Endpoint 8 TX" />
        <Enum name="USBTXEP9" start="0x39" description="USB Endpoint 9 TX" />
        <Enum name="USBTXEP10" start="0x3A" description="USB Endpoint 10 TX" />
        <Enum name="USBTXEP11" start="0x3B" description="USB Endpoint 11 TX" />
      </BitField>
      <BitField start="10" size="1" name="REQWAIT" description="Request Wait Enable. When enabled, delay timer start until DMA request transitions from active to inactive.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="11" size="3" name="TOSEL" description="Time-Out Select. Selects the number of prescale clocks seen by the channel timer before a time-out conditions is generated for this channel. Important note: since the prescaler runs independent of the individual channel timers, the actual number of Pre-Scale clock edges seen has a margin of error equal to a single Pre-Scale clock.">
        <Enum name="to4" start="0" description="Timeout of 3 to 4 prescale clocks." />
        <Enum name="to8" start="1" description="Timeout of 7 to 8 prescale clocks." />
        <Enum name="to16" start="2" description="Timeout of 15 to 16 prescale clocks." />
        <Enum name="to32" start="3" description="Timeout of 31 to 32 prescale clocks." />
        <Enum name="to64" start="4" description="Timeout of 63 to 64 prescale clocks." />
        <Enum name="to128" start="5" description="Timeout of 127 to 128 prescale clocks." />
        <Enum name="to256" start="6" description="Timeout of 255 to 256 prescale clocks." />
        <Enum name="to512" start="7" description="Timeout of 511 to 512 prescale clocks." />
      </BitField>
      <BitField start="14" size="2" name="PSSEL" description="Pre-Scale Select. Selects the Pre-Scale divider for timer clock input.">
        <Enum name="dis" start="0" description="Disable timer." />
        <Enum name="div256" start="1" description="hclk / 256." />
        <Enum name="div64k" start="2" description="hclk / 64k." />
        <Enum name="div16M" start="3" description="hclk / 16M." />
      </BitField>
      <BitField start="16" size="2" name="SRCWD" description="Source Width. In most cases, this will be the data width of each AHB transactions. However, the width will be reduced in the cases where DMA_CNT indicates a smaller value.">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="18" size="1" name="SRCINC" description="Source Increment Enable. This bit enables DMA_SRC increment upon every AHB transaction. This bit is forced to 0 for DMA receive from peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="20" size="2" name="DSTWD" description="Destination Width. Indicates the width of the each AHB transactions to the destination peripheral or memory. (The actual width may be less than this if there are insufficient bytes in the DMA FIFO for the full width).">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="22" size="1" name="DSTINC" description="Destination Increment Enable. This bit enables DMA_DST increment upon every AHB transaction. This bit is forced to 0 for DMA transmit to peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="24" size="5" name="BRST" description="Burst Size. The number of bytes to be transferred into and out of the DMA FIFO in a single burst. Burst size equals 1 + value stored in this field." />
      <BitField start="30" size="1" name="CHDIEN" description="Channel Disable Interrupt Enable. When enabled, the IPEND will be set to 1 whenever CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="31" size="1" name="CTZIEN" description="Count-to-zero Interrupts Enable. When enabled, the IPEND will be set to 1 whenever a count-to-zero event occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+7*4+0x104" size="4" name="CH[7].ST" access="Read/Write" description="DMA Channel Status Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH_ST" description="Channel Status. This bit is used to indicate to the programmer when it is safe to change the configuration, address, and count registers for the channel. Whenever this bit is cleared by hardware, the DMA_CFG.CHEN bit is also cleared (if not cleared already).">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="IPEND" description="Channel Interrupt.">
        <Enum name="inactive" start="0" description="No interrupt is pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="2" size="1" name="CTZ_ST" description="Count-to-Zero (CTZ) Status">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="RLD_ST" description="Reload Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="BUS_ERR" description="Bus Error. Indicates that an AHB abort was received and the channel has been disabled.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="TO_ST" description="Time-Out Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x100+7*4+0x108" size="4" name="CH[7].SRC" access="Read/Write" description="Source Device Address. If SRCINC=1, the counter bits are incremented by 1,2, or 4, depending on the data width of each AHB cycle. For peripheral transfers, some or all of the actual address bits are fixed. If SRCINC=0, this register remains constant. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with the contents of DMA_SRC_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+7*4+0x10C" size="4" name="CH[7].DST" access="Read/Write" description="Destination Device Address. For peripheral transfers, some or all of the actual address bits are fixed. If DSTINC=1, this register is incremented on every AHB write out of the DMA FIFO. They are incremented by 1, 2, or 4, depending on the data width of each AHB cycle. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with DMA_DST_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+7*4+0x110" size="4" name="CH[7].CNT" access="Read/Write" description="DMA Counter. The user loads this register with the number of bytes to transfer. This counter decreases on every AHB cycle into the DMA FIFO. The decrement will be 1, 2, or 4 depending on the data width of each AHB cycle. When the counter reaches 0, a count-to-zero condition is triggered." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT" description="DMA Counter." />
    </Register>
    <Register start="+0x100+7*4+0x114" size="4" name="CH[7].SRC_RLD" access="Read/Write" description="Source Address Reload Value. The value of this register is loaded into DMA0_SRC upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="SRC_RLD" description="Source Address Reload Value." />
    </Register>
    <Register start="+0x100+7*4+0x118" size="4" name="CH[7].DST_RLD" access="Read/Write" description="Destination Address Reload Value. The value of this register is loaded into DMA0_DST upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="DST_RLD" description="Destination Address Reload Value." />
    </Register>
    <Register start="+0x100+7*4+0x11C" size="4" name="CH[7].CNT_RLD" access="Read/Write" description="DMA Channel Count Reload Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT_RLD" description="Count Reload Value. The value of this register is loaded into DMA0_CNT upon a count-to-zero condition." />
      <BitField start="31" size="1" name="RLDEN" description="Reload Enable. This bit should be set after the address reload registers have been programmed. This bit is automatically cleared to 0 when reload occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+8*4+0x100" size="4" name="CH[8].CFG" access="Read/Write" description="DMA Channel Configuration Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CHEN" description="Channel Enable. This bit is automatically cleared when DMA_ST.CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="RLDEN" description="Reload Enable. Setting this bit to 1 enables DMA_SRC, DMA_DST and DMA_CNT to be reloaded with their corresponding reload registers upon count-to-zero. This bit is also writeable in the Count Reload Register. Refer to the description on Buffer Chaining for use of this bit. If buffer chaining is not used this bit must be written with a 0. This bit should be set after the reload registers have been programmed.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="2" size="2" name="PRI" description="DMA Priority.">
        <Enum name="high" start="0" description="Highest Priority." />
        <Enum name="medHigh" start="1" description="Medium High Priority." />
        <Enum name="medLow" start="2" description="Medium Low Priority." />
        <Enum name="low" start="3" description="Lowest Priority." />
      </BitField>
      <BitField start="4" size="6" name="REQSEL" description="Request Select. Select DMA request line for this channel. If memory-to-memory is selected, the channel operates as if the request is always active.">
        <Enum name="MEMTOMEM" start="0x00" description="Memory To Memory" />
        <Enum name="SPI0RX" start="0x01" description="SPI0 RX" />
        <Enum name="SPI1RX" start="0x02" description="SPI1 RX" />
        <Enum name="SPI2RX" start="0x03" description="SPI2 RX" />
        <Enum name="UART0RX" start="0x04" description="UART0 RX" />
        <Enum name="UART1RX" start="0x05" description="UART1 RX" />
        <Enum name="I2C0RX" start="0x07" description="I2C0 RX" />
        <Enum name="I2C1RX" start="0x08" description="I2C1 RX" />
        <Enum name="ADC" start="0x09" description="Analog-to-Digital Converter Channel" />
        <Enum name="UART2RX" start="0x0E" description="UART2 RX" />
        <Enum name="SPI3RX" start="0x0F" description="SPI3 RX" />
        <Enum name="SPI_MSS0RX" start="0x10" description="SPI MSS0 RX" />
        <Enum name="USBRXEP1" start="0x11" description="USB Endpoint 1 RX" />
        <Enum name="USBRXEP2" start="0x12" description="USB Endpoint 2 RX" />
        <Enum name="USBRXEP3" start="0x13" description="USB Endpoint 3 RX" />
        <Enum name="USBRXEP4" start="0x14" description="USB Endpoint 4 RX" />
        <Enum name="USBRXEP5" start="0x15" description="USB Endpoint 5 RX" />
        <Enum name="USBRXEP6" start="0x16" description="USB Endpoint 6 RX" />
        <Enum name="USBRXEP7" start="0x17" description="USB Endpoint 7 RX" />
        <Enum name="USBRXEP8" start="0x18" description="USB Endpoint 8 RX" />
        <Enum name="USBRXEP9" start="0x19" description="USB Endpoint 9 RX" />
        <Enum name="USBRXEP10" start="0x1A" description="USB Endpoint 10 RX" />
        <Enum name="USBRXEP11" start="0x1B" description="USB Endpoint 11 RX" />
        <Enum name="SPI0TX" start="0x21" description="SPI0 TX" />
        <Enum name="SPI1TX" start="0x22" description="SPI1 TX" />
        <Enum name="SPI2TX" start="0x23" description="SPI2 TX" />
        <Enum name="UART0TX" start="0x24" description="UART0 TX" />
        <Enum name="UART1TX" start="0x25" description="UART1 TX" />
        <Enum name="I2C0TX" start="0x27" description="I2C0 TX" />
        <Enum name="I2C1TX" start="0x28" description="I2C1 TX" />
        <Enum name="UART2TX" start="0x2E" description="UART2 TX" />
        <Enum name="SPI3TX" start="0x2F" description="SPI3 TX" />
        <Enum name="SPI_MSS0TX" start="0x30" description="SPI MSS0 TX" />
        <Enum name="USBTXEP1" start="0x31" description="USB Endpoint 1 TX" />
        <Enum name="USBTXEP2" start="0x32" description="USB Endpoint 2 TX" />
        <Enum name="USBTXEP3" start="0x33" description="USB Endpoint 3 TX" />
        <Enum name="USBTXEP4" start="0x34" description="USB Endpoint 4 TX" />
        <Enum name="USBTXEP5" start="0x35" description="USB Endpoint 5 TX" />
        <Enum name="USBTXEP6" start="0x36" description="USB Endpoint 6 TX" />
        <Enum name="USBTXEP7" start="0x37" description="USB Endpoint 7 TX" />
        <Enum name="USBTXEP8" start="0x38" description="USB Endpoint 8 TX" />
        <Enum name="USBTXEP9" start="0x39" description="USB Endpoint 9 TX" />
        <Enum name="USBTXEP10" start="0x3A" description="USB Endpoint 10 TX" />
        <Enum name="USBTXEP11" start="0x3B" description="USB Endpoint 11 TX" />
      </BitField>
      <BitField start="10" size="1" name="REQWAIT" description="Request Wait Enable. When enabled, delay timer start until DMA request transitions from active to inactive.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="11" size="3" name="TOSEL" description="Time-Out Select. Selects the number of prescale clocks seen by the channel timer before a time-out conditions is generated for this channel. Important note: since the prescaler runs independent of the individual channel timers, the actual number of Pre-Scale clock edges seen has a margin of error equal to a single Pre-Scale clock.">
        <Enum name="to4" start="0" description="Timeout of 3 to 4 prescale clocks." />
        <Enum name="to8" start="1" description="Timeout of 7 to 8 prescale clocks." />
        <Enum name="to16" start="2" description="Timeout of 15 to 16 prescale clocks." />
        <Enum name="to32" start="3" description="Timeout of 31 to 32 prescale clocks." />
        <Enum name="to64" start="4" description="Timeout of 63 to 64 prescale clocks." />
        <Enum name="to128" start="5" description="Timeout of 127 to 128 prescale clocks." />
        <Enum name="to256" start="6" description="Timeout of 255 to 256 prescale clocks." />
        <Enum name="to512" start="7" description="Timeout of 511 to 512 prescale clocks." />
      </BitField>
      <BitField start="14" size="2" name="PSSEL" description="Pre-Scale Select. Selects the Pre-Scale divider for timer clock input.">
        <Enum name="dis" start="0" description="Disable timer." />
        <Enum name="div256" start="1" description="hclk / 256." />
        <Enum name="div64k" start="2" description="hclk / 64k." />
        <Enum name="div16M" start="3" description="hclk / 16M." />
      </BitField>
      <BitField start="16" size="2" name="SRCWD" description="Source Width. In most cases, this will be the data width of each AHB transactions. However, the width will be reduced in the cases where DMA_CNT indicates a smaller value.">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="18" size="1" name="SRCINC" description="Source Increment Enable. This bit enables DMA_SRC increment upon every AHB transaction. This bit is forced to 0 for DMA receive from peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="20" size="2" name="DSTWD" description="Destination Width. Indicates the width of the each AHB transactions to the destination peripheral or memory. (The actual width may be less than this if there are insufficient bytes in the DMA FIFO for the full width).">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="22" size="1" name="DSTINC" description="Destination Increment Enable. This bit enables DMA_DST increment upon every AHB transaction. This bit is forced to 0 for DMA transmit to peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="24" size="5" name="BRST" description="Burst Size. The number of bytes to be transferred into and out of the DMA FIFO in a single burst. Burst size equals 1 + value stored in this field." />
      <BitField start="30" size="1" name="CHDIEN" description="Channel Disable Interrupt Enable. When enabled, the IPEND will be set to 1 whenever CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="31" size="1" name="CTZIEN" description="Count-to-zero Interrupts Enable. When enabled, the IPEND will be set to 1 whenever a count-to-zero event occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+8*4+0x104" size="4" name="CH[8].ST" access="Read/Write" description="DMA Channel Status Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH_ST" description="Channel Status. This bit is used to indicate to the programmer when it is safe to change the configuration, address, and count registers for the channel. Whenever this bit is cleared by hardware, the DMA_CFG.CHEN bit is also cleared (if not cleared already).">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="IPEND" description="Channel Interrupt.">
        <Enum name="inactive" start="0" description="No interrupt is pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="2" size="1" name="CTZ_ST" description="Count-to-Zero (CTZ) Status">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="RLD_ST" description="Reload Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="BUS_ERR" description="Bus Error. Indicates that an AHB abort was received and the channel has been disabled.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="TO_ST" description="Time-Out Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x100+8*4+0x108" size="4" name="CH[8].SRC" access="Read/Write" description="Source Device Address. If SRCINC=1, the counter bits are incremented by 1,2, or 4, depending on the data width of each AHB cycle. For peripheral transfers, some or all of the actual address bits are fixed. If SRCINC=0, this register remains constant. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with the contents of DMA_SRC_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+8*4+0x10C" size="4" name="CH[8].DST" access="Read/Write" description="Destination Device Address. For peripheral transfers, some or all of the actual address bits are fixed. If DSTINC=1, this register is incremented on every AHB write out of the DMA FIFO. They are incremented by 1, 2, or 4, depending on the data width of each AHB cycle. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with DMA_DST_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+8*4+0x110" size="4" name="CH[8].CNT" access="Read/Write" description="DMA Counter. The user loads this register with the number of bytes to transfer. This counter decreases on every AHB cycle into the DMA FIFO. The decrement will be 1, 2, or 4 depending on the data width of each AHB cycle. When the counter reaches 0, a count-to-zero condition is triggered." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT" description="DMA Counter." />
    </Register>
    <Register start="+0x100+8*4+0x114" size="4" name="CH[8].SRC_RLD" access="Read/Write" description="Source Address Reload Value. The value of this register is loaded into DMA0_SRC upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="SRC_RLD" description="Source Address Reload Value." />
    </Register>
    <Register start="+0x100+8*4+0x118" size="4" name="CH[8].DST_RLD" access="Read/Write" description="Destination Address Reload Value. The value of this register is loaded into DMA0_DST upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="DST_RLD" description="Destination Address Reload Value." />
    </Register>
    <Register start="+0x100+8*4+0x11C" size="4" name="CH[8].CNT_RLD" access="Read/Write" description="DMA Channel Count Reload Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT_RLD" description="Count Reload Value. The value of this register is loaded into DMA0_CNT upon a count-to-zero condition." />
      <BitField start="31" size="1" name="RLDEN" description="Reload Enable. This bit should be set after the address reload registers have been programmed. This bit is automatically cleared to 0 when reload occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+9*4+0x100" size="4" name="CH[9].CFG" access="Read/Write" description="DMA Channel Configuration Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CHEN" description="Channel Enable. This bit is automatically cleared when DMA_ST.CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="RLDEN" description="Reload Enable. Setting this bit to 1 enables DMA_SRC, DMA_DST and DMA_CNT to be reloaded with their corresponding reload registers upon count-to-zero. This bit is also writeable in the Count Reload Register. Refer to the description on Buffer Chaining for use of this bit. If buffer chaining is not used this bit must be written with a 0. This bit should be set after the reload registers have been programmed.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="2" size="2" name="PRI" description="DMA Priority.">
        <Enum name="high" start="0" description="Highest Priority." />
        <Enum name="medHigh" start="1" description="Medium High Priority." />
        <Enum name="medLow" start="2" description="Medium Low Priority." />
        <Enum name="low" start="3" description="Lowest Priority." />
      </BitField>
      <BitField start="4" size="6" name="REQSEL" description="Request Select. Select DMA request line for this channel. If memory-to-memory is selected, the channel operates as if the request is always active.">
        <Enum name="MEMTOMEM" start="0x00" description="Memory To Memory" />
        <Enum name="SPI0RX" start="0x01" description="SPI0 RX" />
        <Enum name="SPI1RX" start="0x02" description="SPI1 RX" />
        <Enum name="SPI2RX" start="0x03" description="SPI2 RX" />
        <Enum name="UART0RX" start="0x04" description="UART0 RX" />
        <Enum name="UART1RX" start="0x05" description="UART1 RX" />
        <Enum name="I2C0RX" start="0x07" description="I2C0 RX" />
        <Enum name="I2C1RX" start="0x08" description="I2C1 RX" />
        <Enum name="ADC" start="0x09" description="Analog-to-Digital Converter Channel" />
        <Enum name="UART2RX" start="0x0E" description="UART2 RX" />
        <Enum name="SPI3RX" start="0x0F" description="SPI3 RX" />
        <Enum name="SPI_MSS0RX" start="0x10" description="SPI MSS0 RX" />
        <Enum name="USBRXEP1" start="0x11" description="USB Endpoint 1 RX" />
        <Enum name="USBRXEP2" start="0x12" description="USB Endpoint 2 RX" />
        <Enum name="USBRXEP3" start="0x13" description="USB Endpoint 3 RX" />
        <Enum name="USBRXEP4" start="0x14" description="USB Endpoint 4 RX" />
        <Enum name="USBRXEP5" start="0x15" description="USB Endpoint 5 RX" />
        <Enum name="USBRXEP6" start="0x16" description="USB Endpoint 6 RX" />
        <Enum name="USBRXEP7" start="0x17" description="USB Endpoint 7 RX" />
        <Enum name="USBRXEP8" start="0x18" description="USB Endpoint 8 RX" />
        <Enum name="USBRXEP9" start="0x19" description="USB Endpoint 9 RX" />
        <Enum name="USBRXEP10" start="0x1A" description="USB Endpoint 10 RX" />
        <Enum name="USBRXEP11" start="0x1B" description="USB Endpoint 11 RX" />
        <Enum name="SPI0TX" start="0x21" description="SPI0 TX" />
        <Enum name="SPI1TX" start="0x22" description="SPI1 TX" />
        <Enum name="SPI2TX" start="0x23" description="SPI2 TX" />
        <Enum name="UART0TX" start="0x24" description="UART0 TX" />
        <Enum name="UART1TX" start="0x25" description="UART1 TX" />
        <Enum name="I2C0TX" start="0x27" description="I2C0 TX" />
        <Enum name="I2C1TX" start="0x28" description="I2C1 TX" />
        <Enum name="UART2TX" start="0x2E" description="UART2 TX" />
        <Enum name="SPI3TX" start="0x2F" description="SPI3 TX" />
        <Enum name="SPI_MSS0TX" start="0x30" description="SPI MSS0 TX" />
        <Enum name="USBTXEP1" start="0x31" description="USB Endpoint 1 TX" />
        <Enum name="USBTXEP2" start="0x32" description="USB Endpoint 2 TX" />
        <Enum name="USBTXEP3" start="0x33" description="USB Endpoint 3 TX" />
        <Enum name="USBTXEP4" start="0x34" description="USB Endpoint 4 TX" />
        <Enum name="USBTXEP5" start="0x35" description="USB Endpoint 5 TX" />
        <Enum name="USBTXEP6" start="0x36" description="USB Endpoint 6 TX" />
        <Enum name="USBTXEP7" start="0x37" description="USB Endpoint 7 TX" />
        <Enum name="USBTXEP8" start="0x38" description="USB Endpoint 8 TX" />
        <Enum name="USBTXEP9" start="0x39" description="USB Endpoint 9 TX" />
        <Enum name="USBTXEP10" start="0x3A" description="USB Endpoint 10 TX" />
        <Enum name="USBTXEP11" start="0x3B" description="USB Endpoint 11 TX" />
      </BitField>
      <BitField start="10" size="1" name="REQWAIT" description="Request Wait Enable. When enabled, delay timer start until DMA request transitions from active to inactive.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="11" size="3" name="TOSEL" description="Time-Out Select. Selects the number of prescale clocks seen by the channel timer before a time-out conditions is generated for this channel. Important note: since the prescaler runs independent of the individual channel timers, the actual number of Pre-Scale clock edges seen has a margin of error equal to a single Pre-Scale clock.">
        <Enum name="to4" start="0" description="Timeout of 3 to 4 prescale clocks." />
        <Enum name="to8" start="1" description="Timeout of 7 to 8 prescale clocks." />
        <Enum name="to16" start="2" description="Timeout of 15 to 16 prescale clocks." />
        <Enum name="to32" start="3" description="Timeout of 31 to 32 prescale clocks." />
        <Enum name="to64" start="4" description="Timeout of 63 to 64 prescale clocks." />
        <Enum name="to128" start="5" description="Timeout of 127 to 128 prescale clocks." />
        <Enum name="to256" start="6" description="Timeout of 255 to 256 prescale clocks." />
        <Enum name="to512" start="7" description="Timeout of 511 to 512 prescale clocks." />
      </BitField>
      <BitField start="14" size="2" name="PSSEL" description="Pre-Scale Select. Selects the Pre-Scale divider for timer clock input.">
        <Enum name="dis" start="0" description="Disable timer." />
        <Enum name="div256" start="1" description="hclk / 256." />
        <Enum name="div64k" start="2" description="hclk / 64k." />
        <Enum name="div16M" start="3" description="hclk / 16M." />
      </BitField>
      <BitField start="16" size="2" name="SRCWD" description="Source Width. In most cases, this will be the data width of each AHB transactions. However, the width will be reduced in the cases where DMA_CNT indicates a smaller value.">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="18" size="1" name="SRCINC" description="Source Increment Enable. This bit enables DMA_SRC increment upon every AHB transaction. This bit is forced to 0 for DMA receive from peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="20" size="2" name="DSTWD" description="Destination Width. Indicates the width of the each AHB transactions to the destination peripheral or memory. (The actual width may be less than this if there are insufficient bytes in the DMA FIFO for the full width).">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="22" size="1" name="DSTINC" description="Destination Increment Enable. This bit enables DMA_DST increment upon every AHB transaction. This bit is forced to 0 for DMA transmit to peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="24" size="5" name="BRST" description="Burst Size. The number of bytes to be transferred into and out of the DMA FIFO in a single burst. Burst size equals 1 + value stored in this field." />
      <BitField start="30" size="1" name="CHDIEN" description="Channel Disable Interrupt Enable. When enabled, the IPEND will be set to 1 whenever CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="31" size="1" name="CTZIEN" description="Count-to-zero Interrupts Enable. When enabled, the IPEND will be set to 1 whenever a count-to-zero event occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+9*4+0x104" size="4" name="CH[9].ST" access="Read/Write" description="DMA Channel Status Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH_ST" description="Channel Status. This bit is used to indicate to the programmer when it is safe to change the configuration, address, and count registers for the channel. Whenever this bit is cleared by hardware, the DMA_CFG.CHEN bit is also cleared (if not cleared already).">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="IPEND" description="Channel Interrupt.">
        <Enum name="inactive" start="0" description="No interrupt is pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="2" size="1" name="CTZ_ST" description="Count-to-Zero (CTZ) Status">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="RLD_ST" description="Reload Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="BUS_ERR" description="Bus Error. Indicates that an AHB abort was received and the channel has been disabled.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="TO_ST" description="Time-Out Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x100+9*4+0x108" size="4" name="CH[9].SRC" access="Read/Write" description="Source Device Address. If SRCINC=1, the counter bits are incremented by 1,2, or 4, depending on the data width of each AHB cycle. For peripheral transfers, some or all of the actual address bits are fixed. If SRCINC=0, this register remains constant. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with the contents of DMA_SRC_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+9*4+0x10C" size="4" name="CH[9].DST" access="Read/Write" description="Destination Device Address. For peripheral transfers, some or all of the actual address bits are fixed. If DSTINC=1, this register is incremented on every AHB write out of the DMA FIFO. They are incremented by 1, 2, or 4, depending on the data width of each AHB cycle. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with DMA_DST_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+9*4+0x110" size="4" name="CH[9].CNT" access="Read/Write" description="DMA Counter. The user loads this register with the number of bytes to transfer. This counter decreases on every AHB cycle into the DMA FIFO. The decrement will be 1, 2, or 4 depending on the data width of each AHB cycle. When the counter reaches 0, a count-to-zero condition is triggered." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT" description="DMA Counter." />
    </Register>
    <Register start="+0x100+9*4+0x114" size="4" name="CH[9].SRC_RLD" access="Read/Write" description="Source Address Reload Value. The value of this register is loaded into DMA0_SRC upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="SRC_RLD" description="Source Address Reload Value." />
    </Register>
    <Register start="+0x100+9*4+0x118" size="4" name="CH[9].DST_RLD" access="Read/Write" description="Destination Address Reload Value. The value of this register is loaded into DMA0_DST upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="DST_RLD" description="Destination Address Reload Value." />
    </Register>
    <Register start="+0x100+9*4+0x11C" size="4" name="CH[9].CNT_RLD" access="Read/Write" description="DMA Channel Count Reload Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT_RLD" description="Count Reload Value. The value of this register is loaded into DMA0_CNT upon a count-to-zero condition." />
      <BitField start="31" size="1" name="RLDEN" description="Reload Enable. This bit should be set after the address reload registers have been programmed. This bit is automatically cleared to 0 when reload occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+10*4+0x100" size="4" name="CH[10].CFG" access="Read/Write" description="DMA Channel Configuration Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CHEN" description="Channel Enable. This bit is automatically cleared when DMA_ST.CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="RLDEN" description="Reload Enable. Setting this bit to 1 enables DMA_SRC, DMA_DST and DMA_CNT to be reloaded with their corresponding reload registers upon count-to-zero. This bit is also writeable in the Count Reload Register. Refer to the description on Buffer Chaining for use of this bit. If buffer chaining is not used this bit must be written with a 0. This bit should be set after the reload registers have been programmed.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="2" size="2" name="PRI" description="DMA Priority.">
        <Enum name="high" start="0" description="Highest Priority." />
        <Enum name="medHigh" start="1" description="Medium High Priority." />
        <Enum name="medLow" start="2" description="Medium Low Priority." />
        <Enum name="low" start="3" description="Lowest Priority." />
      </BitField>
      <BitField start="4" size="6" name="REQSEL" description="Request Select. Select DMA request line for this channel. If memory-to-memory is selected, the channel operates as if the request is always active.">
        <Enum name="MEMTOMEM" start="0x00" description="Memory To Memory" />
        <Enum name="SPI0RX" start="0x01" description="SPI0 RX" />
        <Enum name="SPI1RX" start="0x02" description="SPI1 RX" />
        <Enum name="SPI2RX" start="0x03" description="SPI2 RX" />
        <Enum name="UART0RX" start="0x04" description="UART0 RX" />
        <Enum name="UART1RX" start="0x05" description="UART1 RX" />
        <Enum name="I2C0RX" start="0x07" description="I2C0 RX" />
        <Enum name="I2C1RX" start="0x08" description="I2C1 RX" />
        <Enum name="ADC" start="0x09" description="Analog-to-Digital Converter Channel" />
        <Enum name="UART2RX" start="0x0E" description="UART2 RX" />
        <Enum name="SPI3RX" start="0x0F" description="SPI3 RX" />
        <Enum name="SPI_MSS0RX" start="0x10" description="SPI MSS0 RX" />
        <Enum name="USBRXEP1" start="0x11" description="USB Endpoint 1 RX" />
        <Enum name="USBRXEP2" start="0x12" description="USB Endpoint 2 RX" />
        <Enum name="USBRXEP3" start="0x13" description="USB Endpoint 3 RX" />
        <Enum name="USBRXEP4" start="0x14" description="USB Endpoint 4 RX" />
        <Enum name="USBRXEP5" start="0x15" description="USB Endpoint 5 RX" />
        <Enum name="USBRXEP6" start="0x16" description="USB Endpoint 6 RX" />
        <Enum name="USBRXEP7" start="0x17" description="USB Endpoint 7 RX" />
        <Enum name="USBRXEP8" start="0x18" description="USB Endpoint 8 RX" />
        <Enum name="USBRXEP9" start="0x19" description="USB Endpoint 9 RX" />
        <Enum name="USBRXEP10" start="0x1A" description="USB Endpoint 10 RX" />
        <Enum name="USBRXEP11" start="0x1B" description="USB Endpoint 11 RX" />
        <Enum name="SPI0TX" start="0x21" description="SPI0 TX" />
        <Enum name="SPI1TX" start="0x22" description="SPI1 TX" />
        <Enum name="SPI2TX" start="0x23" description="SPI2 TX" />
        <Enum name="UART0TX" start="0x24" description="UART0 TX" />
        <Enum name="UART1TX" start="0x25" description="UART1 TX" />
        <Enum name="I2C0TX" start="0x27" description="I2C0 TX" />
        <Enum name="I2C1TX" start="0x28" description="I2C1 TX" />
        <Enum name="UART2TX" start="0x2E" description="UART2 TX" />
        <Enum name="SPI3TX" start="0x2F" description="SPI3 TX" />
        <Enum name="SPI_MSS0TX" start="0x30" description="SPI MSS0 TX" />
        <Enum name="USBTXEP1" start="0x31" description="USB Endpoint 1 TX" />
        <Enum name="USBTXEP2" start="0x32" description="USB Endpoint 2 TX" />
        <Enum name="USBTXEP3" start="0x33" description="USB Endpoint 3 TX" />
        <Enum name="USBTXEP4" start="0x34" description="USB Endpoint 4 TX" />
        <Enum name="USBTXEP5" start="0x35" description="USB Endpoint 5 TX" />
        <Enum name="USBTXEP6" start="0x36" description="USB Endpoint 6 TX" />
        <Enum name="USBTXEP7" start="0x37" description="USB Endpoint 7 TX" />
        <Enum name="USBTXEP8" start="0x38" description="USB Endpoint 8 TX" />
        <Enum name="USBTXEP9" start="0x39" description="USB Endpoint 9 TX" />
        <Enum name="USBTXEP10" start="0x3A" description="USB Endpoint 10 TX" />
        <Enum name="USBTXEP11" start="0x3B" description="USB Endpoint 11 TX" />
      </BitField>
      <BitField start="10" size="1" name="REQWAIT" description="Request Wait Enable. When enabled, delay timer start until DMA request transitions from active to inactive.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="11" size="3" name="TOSEL" description="Time-Out Select. Selects the number of prescale clocks seen by the channel timer before a time-out conditions is generated for this channel. Important note: since the prescaler runs independent of the individual channel timers, the actual number of Pre-Scale clock edges seen has a margin of error equal to a single Pre-Scale clock.">
        <Enum name="to4" start="0" description="Timeout of 3 to 4 prescale clocks." />
        <Enum name="to8" start="1" description="Timeout of 7 to 8 prescale clocks." />
        <Enum name="to16" start="2" description="Timeout of 15 to 16 prescale clocks." />
        <Enum name="to32" start="3" description="Timeout of 31 to 32 prescale clocks." />
        <Enum name="to64" start="4" description="Timeout of 63 to 64 prescale clocks." />
        <Enum name="to128" start="5" description="Timeout of 127 to 128 prescale clocks." />
        <Enum name="to256" start="6" description="Timeout of 255 to 256 prescale clocks." />
        <Enum name="to512" start="7" description="Timeout of 511 to 512 prescale clocks." />
      </BitField>
      <BitField start="14" size="2" name="PSSEL" description="Pre-Scale Select. Selects the Pre-Scale divider for timer clock input.">
        <Enum name="dis" start="0" description="Disable timer." />
        <Enum name="div256" start="1" description="hclk / 256." />
        <Enum name="div64k" start="2" description="hclk / 64k." />
        <Enum name="div16M" start="3" description="hclk / 16M." />
      </BitField>
      <BitField start="16" size="2" name="SRCWD" description="Source Width. In most cases, this will be the data width of each AHB transactions. However, the width will be reduced in the cases where DMA_CNT indicates a smaller value.">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="18" size="1" name="SRCINC" description="Source Increment Enable. This bit enables DMA_SRC increment upon every AHB transaction. This bit is forced to 0 for DMA receive from peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="20" size="2" name="DSTWD" description="Destination Width. Indicates the width of the each AHB transactions to the destination peripheral or memory. (The actual width may be less than this if there are insufficient bytes in the DMA FIFO for the full width).">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="22" size="1" name="DSTINC" description="Destination Increment Enable. This bit enables DMA_DST increment upon every AHB transaction. This bit is forced to 0 for DMA transmit to peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="24" size="5" name="BRST" description="Burst Size. The number of bytes to be transferred into and out of the DMA FIFO in a single burst. Burst size equals 1 + value stored in this field." />
      <BitField start="30" size="1" name="CHDIEN" description="Channel Disable Interrupt Enable. When enabled, the IPEND will be set to 1 whenever CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="31" size="1" name="CTZIEN" description="Count-to-zero Interrupts Enable. When enabled, the IPEND will be set to 1 whenever a count-to-zero event occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+10*4+0x104" size="4" name="CH[10].ST" access="Read/Write" description="DMA Channel Status Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH_ST" description="Channel Status. This bit is used to indicate to the programmer when it is safe to change the configuration, address, and count registers for the channel. Whenever this bit is cleared by hardware, the DMA_CFG.CHEN bit is also cleared (if not cleared already).">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="IPEND" description="Channel Interrupt.">
        <Enum name="inactive" start="0" description="No interrupt is pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="2" size="1" name="CTZ_ST" description="Count-to-Zero (CTZ) Status">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="RLD_ST" description="Reload Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="BUS_ERR" description="Bus Error. Indicates that an AHB abort was received and the channel has been disabled.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="TO_ST" description="Time-Out Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x100+10*4+0x108" size="4" name="CH[10].SRC" access="Read/Write" description="Source Device Address. If SRCINC=1, the counter bits are incremented by 1,2, or 4, depending on the data width of each AHB cycle. For peripheral transfers, some or all of the actual address bits are fixed. If SRCINC=0, this register remains constant. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with the contents of DMA_SRC_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+10*4+0x10C" size="4" name="CH[10].DST" access="Read/Write" description="Destination Device Address. For peripheral transfers, some or all of the actual address bits are fixed. If DSTINC=1, this register is incremented on every AHB write out of the DMA FIFO. They are incremented by 1, 2, or 4, depending on the data width of each AHB cycle. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with DMA_DST_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+10*4+0x110" size="4" name="CH[10].CNT" access="Read/Write" description="DMA Counter. The user loads this register with the number of bytes to transfer. This counter decreases on every AHB cycle into the DMA FIFO. The decrement will be 1, 2, or 4 depending on the data width of each AHB cycle. When the counter reaches 0, a count-to-zero condition is triggered." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT" description="DMA Counter." />
    </Register>
    <Register start="+0x100+10*4+0x114" size="4" name="CH[10].SRC_RLD" access="Read/Write" description="Source Address Reload Value. The value of this register is loaded into DMA0_SRC upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="SRC_RLD" description="Source Address Reload Value." />
    </Register>
    <Register start="+0x100+10*4+0x118" size="4" name="CH[10].DST_RLD" access="Read/Write" description="Destination Address Reload Value. The value of this register is loaded into DMA0_DST upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="DST_RLD" description="Destination Address Reload Value." />
    </Register>
    <Register start="+0x100+10*4+0x11C" size="4" name="CH[10].CNT_RLD" access="Read/Write" description="DMA Channel Count Reload Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT_RLD" description="Count Reload Value. The value of this register is loaded into DMA0_CNT upon a count-to-zero condition." />
      <BitField start="31" size="1" name="RLDEN" description="Reload Enable. This bit should be set after the address reload registers have been programmed. This bit is automatically cleared to 0 when reload occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+11*4+0x100" size="4" name="CH[11].CFG" access="Read/Write" description="DMA Channel Configuration Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CHEN" description="Channel Enable. This bit is automatically cleared when DMA_ST.CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="RLDEN" description="Reload Enable. Setting this bit to 1 enables DMA_SRC, DMA_DST and DMA_CNT to be reloaded with their corresponding reload registers upon count-to-zero. This bit is also writeable in the Count Reload Register. Refer to the description on Buffer Chaining for use of this bit. If buffer chaining is not used this bit must be written with a 0. This bit should be set after the reload registers have been programmed.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="2" size="2" name="PRI" description="DMA Priority.">
        <Enum name="high" start="0" description="Highest Priority." />
        <Enum name="medHigh" start="1" description="Medium High Priority." />
        <Enum name="medLow" start="2" description="Medium Low Priority." />
        <Enum name="low" start="3" description="Lowest Priority." />
      </BitField>
      <BitField start="4" size="6" name="REQSEL" description="Request Select. Select DMA request line for this channel. If memory-to-memory is selected, the channel operates as if the request is always active.">
        <Enum name="MEMTOMEM" start="0x00" description="Memory To Memory" />
        <Enum name="SPI0RX" start="0x01" description="SPI0 RX" />
        <Enum name="SPI1RX" start="0x02" description="SPI1 RX" />
        <Enum name="SPI2RX" start="0x03" description="SPI2 RX" />
        <Enum name="UART0RX" start="0x04" description="UART0 RX" />
        <Enum name="UART1RX" start="0x05" description="UART1 RX" />
        <Enum name="I2C0RX" start="0x07" description="I2C0 RX" />
        <Enum name="I2C1RX" start="0x08" description="I2C1 RX" />
        <Enum name="ADC" start="0x09" description="Analog-to-Digital Converter Channel" />
        <Enum name="UART2RX" start="0x0E" description="UART2 RX" />
        <Enum name="SPI3RX" start="0x0F" description="SPI3 RX" />
        <Enum name="SPI_MSS0RX" start="0x10" description="SPI MSS0 RX" />
        <Enum name="USBRXEP1" start="0x11" description="USB Endpoint 1 RX" />
        <Enum name="USBRXEP2" start="0x12" description="USB Endpoint 2 RX" />
        <Enum name="USBRXEP3" start="0x13" description="USB Endpoint 3 RX" />
        <Enum name="USBRXEP4" start="0x14" description="USB Endpoint 4 RX" />
        <Enum name="USBRXEP5" start="0x15" description="USB Endpoint 5 RX" />
        <Enum name="USBRXEP6" start="0x16" description="USB Endpoint 6 RX" />
        <Enum name="USBRXEP7" start="0x17" description="USB Endpoint 7 RX" />
        <Enum name="USBRXEP8" start="0x18" description="USB Endpoint 8 RX" />
        <Enum name="USBRXEP9" start="0x19" description="USB Endpoint 9 RX" />
        <Enum name="USBRXEP10" start="0x1A" description="USB Endpoint 10 RX" />
        <Enum name="USBRXEP11" start="0x1B" description="USB Endpoint 11 RX" />
        <Enum name="SPI0TX" start="0x21" description="SPI0 TX" />
        <Enum name="SPI1TX" start="0x22" description="SPI1 TX" />
        <Enum name="SPI2TX" start="0x23" description="SPI2 TX" />
        <Enum name="UART0TX" start="0x24" description="UART0 TX" />
        <Enum name="UART1TX" start="0x25" description="UART1 TX" />
        <Enum name="I2C0TX" start="0x27" description="I2C0 TX" />
        <Enum name="I2C1TX" start="0x28" description="I2C1 TX" />
        <Enum name="UART2TX" start="0x2E" description="UART2 TX" />
        <Enum name="SPI3TX" start="0x2F" description="SPI3 TX" />
        <Enum name="SPI_MSS0TX" start="0x30" description="SPI MSS0 TX" />
        <Enum name="USBTXEP1" start="0x31" description="USB Endpoint 1 TX" />
        <Enum name="USBTXEP2" start="0x32" description="USB Endpoint 2 TX" />
        <Enum name="USBTXEP3" start="0x33" description="USB Endpoint 3 TX" />
        <Enum name="USBTXEP4" start="0x34" description="USB Endpoint 4 TX" />
        <Enum name="USBTXEP5" start="0x35" description="USB Endpoint 5 TX" />
        <Enum name="USBTXEP6" start="0x36" description="USB Endpoint 6 TX" />
        <Enum name="USBTXEP7" start="0x37" description="USB Endpoint 7 TX" />
        <Enum name="USBTXEP8" start="0x38" description="USB Endpoint 8 TX" />
        <Enum name="USBTXEP9" start="0x39" description="USB Endpoint 9 TX" />
        <Enum name="USBTXEP10" start="0x3A" description="USB Endpoint 10 TX" />
        <Enum name="USBTXEP11" start="0x3B" description="USB Endpoint 11 TX" />
      </BitField>
      <BitField start="10" size="1" name="REQWAIT" description="Request Wait Enable. When enabled, delay timer start until DMA request transitions from active to inactive.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="11" size="3" name="TOSEL" description="Time-Out Select. Selects the number of prescale clocks seen by the channel timer before a time-out conditions is generated for this channel. Important note: since the prescaler runs independent of the individual channel timers, the actual number of Pre-Scale clock edges seen has a margin of error equal to a single Pre-Scale clock.">
        <Enum name="to4" start="0" description="Timeout of 3 to 4 prescale clocks." />
        <Enum name="to8" start="1" description="Timeout of 7 to 8 prescale clocks." />
        <Enum name="to16" start="2" description="Timeout of 15 to 16 prescale clocks." />
        <Enum name="to32" start="3" description="Timeout of 31 to 32 prescale clocks." />
        <Enum name="to64" start="4" description="Timeout of 63 to 64 prescale clocks." />
        <Enum name="to128" start="5" description="Timeout of 127 to 128 prescale clocks." />
        <Enum name="to256" start="6" description="Timeout of 255 to 256 prescale clocks." />
        <Enum name="to512" start="7" description="Timeout of 511 to 512 prescale clocks." />
      </BitField>
      <BitField start="14" size="2" name="PSSEL" description="Pre-Scale Select. Selects the Pre-Scale divider for timer clock input.">
        <Enum name="dis" start="0" description="Disable timer." />
        <Enum name="div256" start="1" description="hclk / 256." />
        <Enum name="div64k" start="2" description="hclk / 64k." />
        <Enum name="div16M" start="3" description="hclk / 16M." />
      </BitField>
      <BitField start="16" size="2" name="SRCWD" description="Source Width. In most cases, this will be the data width of each AHB transactions. However, the width will be reduced in the cases where DMA_CNT indicates a smaller value.">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="18" size="1" name="SRCINC" description="Source Increment Enable. This bit enables DMA_SRC increment upon every AHB transaction. This bit is forced to 0 for DMA receive from peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="20" size="2" name="DSTWD" description="Destination Width. Indicates the width of the each AHB transactions to the destination peripheral or memory. (The actual width may be less than this if there are insufficient bytes in the DMA FIFO for the full width).">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="22" size="1" name="DSTINC" description="Destination Increment Enable. This bit enables DMA_DST increment upon every AHB transaction. This bit is forced to 0 for DMA transmit to peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="24" size="5" name="BRST" description="Burst Size. The number of bytes to be transferred into and out of the DMA FIFO in a single burst. Burst size equals 1 + value stored in this field." />
      <BitField start="30" size="1" name="CHDIEN" description="Channel Disable Interrupt Enable. When enabled, the IPEND will be set to 1 whenever CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="31" size="1" name="CTZIEN" description="Count-to-zero Interrupts Enable. When enabled, the IPEND will be set to 1 whenever a count-to-zero event occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+11*4+0x104" size="4" name="CH[11].ST" access="Read/Write" description="DMA Channel Status Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH_ST" description="Channel Status. This bit is used to indicate to the programmer when it is safe to change the configuration, address, and count registers for the channel. Whenever this bit is cleared by hardware, the DMA_CFG.CHEN bit is also cleared (if not cleared already).">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="IPEND" description="Channel Interrupt.">
        <Enum name="inactive" start="0" description="No interrupt is pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="2" size="1" name="CTZ_ST" description="Count-to-Zero (CTZ) Status">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="RLD_ST" description="Reload Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="BUS_ERR" description="Bus Error. Indicates that an AHB abort was received and the channel has been disabled.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="TO_ST" description="Time-Out Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x100+11*4+0x108" size="4" name="CH[11].SRC" access="Read/Write" description="Source Device Address. If SRCINC=1, the counter bits are incremented by 1,2, or 4, depending on the data width of each AHB cycle. For peripheral transfers, some or all of the actual address bits are fixed. If SRCINC=0, this register remains constant. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with the contents of DMA_SRC_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+11*4+0x10C" size="4" name="CH[11].DST" access="Read/Write" description="Destination Device Address. For peripheral transfers, some or all of the actual address bits are fixed. If DSTINC=1, this register is incremented on every AHB write out of the DMA FIFO. They are incremented by 1, 2, or 4, depending on the data width of each AHB cycle. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with DMA_DST_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+11*4+0x110" size="4" name="CH[11].CNT" access="Read/Write" description="DMA Counter. The user loads this register with the number of bytes to transfer. This counter decreases on every AHB cycle into the DMA FIFO. The decrement will be 1, 2, or 4 depending on the data width of each AHB cycle. When the counter reaches 0, a count-to-zero condition is triggered." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT" description="DMA Counter." />
    </Register>
    <Register start="+0x100+11*4+0x114" size="4" name="CH[11].SRC_RLD" access="Read/Write" description="Source Address Reload Value. The value of this register is loaded into DMA0_SRC upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="SRC_RLD" description="Source Address Reload Value." />
    </Register>
    <Register start="+0x100+11*4+0x118" size="4" name="CH[11].DST_RLD" access="Read/Write" description="Destination Address Reload Value. The value of this register is loaded into DMA0_DST upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="DST_RLD" description="Destination Address Reload Value." />
    </Register>
    <Register start="+0x100+11*4+0x11C" size="4" name="CH[11].CNT_RLD" access="Read/Write" description="DMA Channel Count Reload Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT_RLD" description="Count Reload Value. The value of this register is loaded into DMA0_CNT upon a count-to-zero condition." />
      <BitField start="31" size="1" name="RLDEN" description="Reload Enable. This bit should be set after the address reload registers have been programmed. This bit is automatically cleared to 0 when reload occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+12*4+0x100" size="4" name="CH[12].CFG" access="Read/Write" description="DMA Channel Configuration Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CHEN" description="Channel Enable. This bit is automatically cleared when DMA_ST.CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="RLDEN" description="Reload Enable. Setting this bit to 1 enables DMA_SRC, DMA_DST and DMA_CNT to be reloaded with their corresponding reload registers upon count-to-zero. This bit is also writeable in the Count Reload Register. Refer to the description on Buffer Chaining for use of this bit. If buffer chaining is not used this bit must be written with a 0. This bit should be set after the reload registers have been programmed.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="2" size="2" name="PRI" description="DMA Priority.">
        <Enum name="high" start="0" description="Highest Priority." />
        <Enum name="medHigh" start="1" description="Medium High Priority." />
        <Enum name="medLow" start="2" description="Medium Low Priority." />
        <Enum name="low" start="3" description="Lowest Priority." />
      </BitField>
      <BitField start="4" size="6" name="REQSEL" description="Request Select. Select DMA request line for this channel. If memory-to-memory is selected, the channel operates as if the request is always active.">
        <Enum name="MEMTOMEM" start="0x00" description="Memory To Memory" />
        <Enum name="SPI0RX" start="0x01" description="SPI0 RX" />
        <Enum name="SPI1RX" start="0x02" description="SPI1 RX" />
        <Enum name="SPI2RX" start="0x03" description="SPI2 RX" />
        <Enum name="UART0RX" start="0x04" description="UART0 RX" />
        <Enum name="UART1RX" start="0x05" description="UART1 RX" />
        <Enum name="I2C0RX" start="0x07" description="I2C0 RX" />
        <Enum name="I2C1RX" start="0x08" description="I2C1 RX" />
        <Enum name="ADC" start="0x09" description="Analog-to-Digital Converter Channel" />
        <Enum name="UART2RX" start="0x0E" description="UART2 RX" />
        <Enum name="SPI3RX" start="0x0F" description="SPI3 RX" />
        <Enum name="SPI_MSS0RX" start="0x10" description="SPI MSS0 RX" />
        <Enum name="USBRXEP1" start="0x11" description="USB Endpoint 1 RX" />
        <Enum name="USBRXEP2" start="0x12" description="USB Endpoint 2 RX" />
        <Enum name="USBRXEP3" start="0x13" description="USB Endpoint 3 RX" />
        <Enum name="USBRXEP4" start="0x14" description="USB Endpoint 4 RX" />
        <Enum name="USBRXEP5" start="0x15" description="USB Endpoint 5 RX" />
        <Enum name="USBRXEP6" start="0x16" description="USB Endpoint 6 RX" />
        <Enum name="USBRXEP7" start="0x17" description="USB Endpoint 7 RX" />
        <Enum name="USBRXEP8" start="0x18" description="USB Endpoint 8 RX" />
        <Enum name="USBRXEP9" start="0x19" description="USB Endpoint 9 RX" />
        <Enum name="USBRXEP10" start="0x1A" description="USB Endpoint 10 RX" />
        <Enum name="USBRXEP11" start="0x1B" description="USB Endpoint 11 RX" />
        <Enum name="SPI0TX" start="0x21" description="SPI0 TX" />
        <Enum name="SPI1TX" start="0x22" description="SPI1 TX" />
        <Enum name="SPI2TX" start="0x23" description="SPI2 TX" />
        <Enum name="UART0TX" start="0x24" description="UART0 TX" />
        <Enum name="UART1TX" start="0x25" description="UART1 TX" />
        <Enum name="I2C0TX" start="0x27" description="I2C0 TX" />
        <Enum name="I2C1TX" start="0x28" description="I2C1 TX" />
        <Enum name="UART2TX" start="0x2E" description="UART2 TX" />
        <Enum name="SPI3TX" start="0x2F" description="SPI3 TX" />
        <Enum name="SPI_MSS0TX" start="0x30" description="SPI MSS0 TX" />
        <Enum name="USBTXEP1" start="0x31" description="USB Endpoint 1 TX" />
        <Enum name="USBTXEP2" start="0x32" description="USB Endpoint 2 TX" />
        <Enum name="USBTXEP3" start="0x33" description="USB Endpoint 3 TX" />
        <Enum name="USBTXEP4" start="0x34" description="USB Endpoint 4 TX" />
        <Enum name="USBTXEP5" start="0x35" description="USB Endpoint 5 TX" />
        <Enum name="USBTXEP6" start="0x36" description="USB Endpoint 6 TX" />
        <Enum name="USBTXEP7" start="0x37" description="USB Endpoint 7 TX" />
        <Enum name="USBTXEP8" start="0x38" description="USB Endpoint 8 TX" />
        <Enum name="USBTXEP9" start="0x39" description="USB Endpoint 9 TX" />
        <Enum name="USBTXEP10" start="0x3A" description="USB Endpoint 10 TX" />
        <Enum name="USBTXEP11" start="0x3B" description="USB Endpoint 11 TX" />
      </BitField>
      <BitField start="10" size="1" name="REQWAIT" description="Request Wait Enable. When enabled, delay timer start until DMA request transitions from active to inactive.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="11" size="3" name="TOSEL" description="Time-Out Select. Selects the number of prescale clocks seen by the channel timer before a time-out conditions is generated for this channel. Important note: since the prescaler runs independent of the individual channel timers, the actual number of Pre-Scale clock edges seen has a margin of error equal to a single Pre-Scale clock.">
        <Enum name="to4" start="0" description="Timeout of 3 to 4 prescale clocks." />
        <Enum name="to8" start="1" description="Timeout of 7 to 8 prescale clocks." />
        <Enum name="to16" start="2" description="Timeout of 15 to 16 prescale clocks." />
        <Enum name="to32" start="3" description="Timeout of 31 to 32 prescale clocks." />
        <Enum name="to64" start="4" description="Timeout of 63 to 64 prescale clocks." />
        <Enum name="to128" start="5" description="Timeout of 127 to 128 prescale clocks." />
        <Enum name="to256" start="6" description="Timeout of 255 to 256 prescale clocks." />
        <Enum name="to512" start="7" description="Timeout of 511 to 512 prescale clocks." />
      </BitField>
      <BitField start="14" size="2" name="PSSEL" description="Pre-Scale Select. Selects the Pre-Scale divider for timer clock input.">
        <Enum name="dis" start="0" description="Disable timer." />
        <Enum name="div256" start="1" description="hclk / 256." />
        <Enum name="div64k" start="2" description="hclk / 64k." />
        <Enum name="div16M" start="3" description="hclk / 16M." />
      </BitField>
      <BitField start="16" size="2" name="SRCWD" description="Source Width. In most cases, this will be the data width of each AHB transactions. However, the width will be reduced in the cases where DMA_CNT indicates a smaller value.">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="18" size="1" name="SRCINC" description="Source Increment Enable. This bit enables DMA_SRC increment upon every AHB transaction. This bit is forced to 0 for DMA receive from peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="20" size="2" name="DSTWD" description="Destination Width. Indicates the width of the each AHB transactions to the destination peripheral or memory. (The actual width may be less than this if there are insufficient bytes in the DMA FIFO for the full width).">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="22" size="1" name="DSTINC" description="Destination Increment Enable. This bit enables DMA_DST increment upon every AHB transaction. This bit is forced to 0 for DMA transmit to peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="24" size="5" name="BRST" description="Burst Size. The number of bytes to be transferred into and out of the DMA FIFO in a single burst. Burst size equals 1 + value stored in this field." />
      <BitField start="30" size="1" name="CHDIEN" description="Channel Disable Interrupt Enable. When enabled, the IPEND will be set to 1 whenever CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="31" size="1" name="CTZIEN" description="Count-to-zero Interrupts Enable. When enabled, the IPEND will be set to 1 whenever a count-to-zero event occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+12*4+0x104" size="4" name="CH[12].ST" access="Read/Write" description="DMA Channel Status Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH_ST" description="Channel Status. This bit is used to indicate to the programmer when it is safe to change the configuration, address, and count registers for the channel. Whenever this bit is cleared by hardware, the DMA_CFG.CHEN bit is also cleared (if not cleared already).">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="IPEND" description="Channel Interrupt.">
        <Enum name="inactive" start="0" description="No interrupt is pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="2" size="1" name="CTZ_ST" description="Count-to-Zero (CTZ) Status">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="RLD_ST" description="Reload Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="BUS_ERR" description="Bus Error. Indicates that an AHB abort was received and the channel has been disabled.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="TO_ST" description="Time-Out Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x100+12*4+0x108" size="4" name="CH[12].SRC" access="Read/Write" description="Source Device Address. If SRCINC=1, the counter bits are incremented by 1,2, or 4, depending on the data width of each AHB cycle. For peripheral transfers, some or all of the actual address bits are fixed. If SRCINC=0, this register remains constant. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with the contents of DMA_SRC_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+12*4+0x10C" size="4" name="CH[12].DST" access="Read/Write" description="Destination Device Address. For peripheral transfers, some or all of the actual address bits are fixed. If DSTINC=1, this register is incremented on every AHB write out of the DMA FIFO. They are incremented by 1, 2, or 4, depending on the data width of each AHB cycle. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with DMA_DST_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+12*4+0x110" size="4" name="CH[12].CNT" access="Read/Write" description="DMA Counter. The user loads this register with the number of bytes to transfer. This counter decreases on every AHB cycle into the DMA FIFO. The decrement will be 1, 2, or 4 depending on the data width of each AHB cycle. When the counter reaches 0, a count-to-zero condition is triggered." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT" description="DMA Counter." />
    </Register>
    <Register start="+0x100+12*4+0x114" size="4" name="CH[12].SRC_RLD" access="Read/Write" description="Source Address Reload Value. The value of this register is loaded into DMA0_SRC upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="SRC_RLD" description="Source Address Reload Value." />
    </Register>
    <Register start="+0x100+12*4+0x118" size="4" name="CH[12].DST_RLD" access="Read/Write" description="Destination Address Reload Value. The value of this register is loaded into DMA0_DST upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="DST_RLD" description="Destination Address Reload Value." />
    </Register>
    <Register start="+0x100+12*4+0x11C" size="4" name="CH[12].CNT_RLD" access="Read/Write" description="DMA Channel Count Reload Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT_RLD" description="Count Reload Value. The value of this register is loaded into DMA0_CNT upon a count-to-zero condition." />
      <BitField start="31" size="1" name="RLDEN" description="Reload Enable. This bit should be set after the address reload registers have been programmed. This bit is automatically cleared to 0 when reload occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+13*4+0x100" size="4" name="CH[13].CFG" access="Read/Write" description="DMA Channel Configuration Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CHEN" description="Channel Enable. This bit is automatically cleared when DMA_ST.CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="RLDEN" description="Reload Enable. Setting this bit to 1 enables DMA_SRC, DMA_DST and DMA_CNT to be reloaded with their corresponding reload registers upon count-to-zero. This bit is also writeable in the Count Reload Register. Refer to the description on Buffer Chaining for use of this bit. If buffer chaining is not used this bit must be written with a 0. This bit should be set after the reload registers have been programmed.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="2" size="2" name="PRI" description="DMA Priority.">
        <Enum name="high" start="0" description="Highest Priority." />
        <Enum name="medHigh" start="1" description="Medium High Priority." />
        <Enum name="medLow" start="2" description="Medium Low Priority." />
        <Enum name="low" start="3" description="Lowest Priority." />
      </BitField>
      <BitField start="4" size="6" name="REQSEL" description="Request Select. Select DMA request line for this channel. If memory-to-memory is selected, the channel operates as if the request is always active.">
        <Enum name="MEMTOMEM" start="0x00" description="Memory To Memory" />
        <Enum name="SPI0RX" start="0x01" description="SPI0 RX" />
        <Enum name="SPI1RX" start="0x02" description="SPI1 RX" />
        <Enum name="SPI2RX" start="0x03" description="SPI2 RX" />
        <Enum name="UART0RX" start="0x04" description="UART0 RX" />
        <Enum name="UART1RX" start="0x05" description="UART1 RX" />
        <Enum name="I2C0RX" start="0x07" description="I2C0 RX" />
        <Enum name="I2C1RX" start="0x08" description="I2C1 RX" />
        <Enum name="ADC" start="0x09" description="Analog-to-Digital Converter Channel" />
        <Enum name="UART2RX" start="0x0E" description="UART2 RX" />
        <Enum name="SPI3RX" start="0x0F" description="SPI3 RX" />
        <Enum name="SPI_MSS0RX" start="0x10" description="SPI MSS0 RX" />
        <Enum name="USBRXEP1" start="0x11" description="USB Endpoint 1 RX" />
        <Enum name="USBRXEP2" start="0x12" description="USB Endpoint 2 RX" />
        <Enum name="USBRXEP3" start="0x13" description="USB Endpoint 3 RX" />
        <Enum name="USBRXEP4" start="0x14" description="USB Endpoint 4 RX" />
        <Enum name="USBRXEP5" start="0x15" description="USB Endpoint 5 RX" />
        <Enum name="USBRXEP6" start="0x16" description="USB Endpoint 6 RX" />
        <Enum name="USBRXEP7" start="0x17" description="USB Endpoint 7 RX" />
        <Enum name="USBRXEP8" start="0x18" description="USB Endpoint 8 RX" />
        <Enum name="USBRXEP9" start="0x19" description="USB Endpoint 9 RX" />
        <Enum name="USBRXEP10" start="0x1A" description="USB Endpoint 10 RX" />
        <Enum name="USBRXEP11" start="0x1B" description="USB Endpoint 11 RX" />
        <Enum name="SPI0TX" start="0x21" description="SPI0 TX" />
        <Enum name="SPI1TX" start="0x22" description="SPI1 TX" />
        <Enum name="SPI2TX" start="0x23" description="SPI2 TX" />
        <Enum name="UART0TX" start="0x24" description="UART0 TX" />
        <Enum name="UART1TX" start="0x25" description="UART1 TX" />
        <Enum name="I2C0TX" start="0x27" description="I2C0 TX" />
        <Enum name="I2C1TX" start="0x28" description="I2C1 TX" />
        <Enum name="UART2TX" start="0x2E" description="UART2 TX" />
        <Enum name="SPI3TX" start="0x2F" description="SPI3 TX" />
        <Enum name="SPI_MSS0TX" start="0x30" description="SPI MSS0 TX" />
        <Enum name="USBTXEP1" start="0x31" description="USB Endpoint 1 TX" />
        <Enum name="USBTXEP2" start="0x32" description="USB Endpoint 2 TX" />
        <Enum name="USBTXEP3" start="0x33" description="USB Endpoint 3 TX" />
        <Enum name="USBTXEP4" start="0x34" description="USB Endpoint 4 TX" />
        <Enum name="USBTXEP5" start="0x35" description="USB Endpoint 5 TX" />
        <Enum name="USBTXEP6" start="0x36" description="USB Endpoint 6 TX" />
        <Enum name="USBTXEP7" start="0x37" description="USB Endpoint 7 TX" />
        <Enum name="USBTXEP8" start="0x38" description="USB Endpoint 8 TX" />
        <Enum name="USBTXEP9" start="0x39" description="USB Endpoint 9 TX" />
        <Enum name="USBTXEP10" start="0x3A" description="USB Endpoint 10 TX" />
        <Enum name="USBTXEP11" start="0x3B" description="USB Endpoint 11 TX" />
      </BitField>
      <BitField start="10" size="1" name="REQWAIT" description="Request Wait Enable. When enabled, delay timer start until DMA request transitions from active to inactive.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="11" size="3" name="TOSEL" description="Time-Out Select. Selects the number of prescale clocks seen by the channel timer before a time-out conditions is generated for this channel. Important note: since the prescaler runs independent of the individual channel timers, the actual number of Pre-Scale clock edges seen has a margin of error equal to a single Pre-Scale clock.">
        <Enum name="to4" start="0" description="Timeout of 3 to 4 prescale clocks." />
        <Enum name="to8" start="1" description="Timeout of 7 to 8 prescale clocks." />
        <Enum name="to16" start="2" description="Timeout of 15 to 16 prescale clocks." />
        <Enum name="to32" start="3" description="Timeout of 31 to 32 prescale clocks." />
        <Enum name="to64" start="4" description="Timeout of 63 to 64 prescale clocks." />
        <Enum name="to128" start="5" description="Timeout of 127 to 128 prescale clocks." />
        <Enum name="to256" start="6" description="Timeout of 255 to 256 prescale clocks." />
        <Enum name="to512" start="7" description="Timeout of 511 to 512 prescale clocks." />
      </BitField>
      <BitField start="14" size="2" name="PSSEL" description="Pre-Scale Select. Selects the Pre-Scale divider for timer clock input.">
        <Enum name="dis" start="0" description="Disable timer." />
        <Enum name="div256" start="1" description="hclk / 256." />
        <Enum name="div64k" start="2" description="hclk / 64k." />
        <Enum name="div16M" start="3" description="hclk / 16M." />
      </BitField>
      <BitField start="16" size="2" name="SRCWD" description="Source Width. In most cases, this will be the data width of each AHB transactions. However, the width will be reduced in the cases where DMA_CNT indicates a smaller value.">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="18" size="1" name="SRCINC" description="Source Increment Enable. This bit enables DMA_SRC increment upon every AHB transaction. This bit is forced to 0 for DMA receive from peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="20" size="2" name="DSTWD" description="Destination Width. Indicates the width of the each AHB transactions to the destination peripheral or memory. (The actual width may be less than this if there are insufficient bytes in the DMA FIFO for the full width).">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="22" size="1" name="DSTINC" description="Destination Increment Enable. This bit enables DMA_DST increment upon every AHB transaction. This bit is forced to 0 for DMA transmit to peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="24" size="5" name="BRST" description="Burst Size. The number of bytes to be transferred into and out of the DMA FIFO in a single burst. Burst size equals 1 + value stored in this field." />
      <BitField start="30" size="1" name="CHDIEN" description="Channel Disable Interrupt Enable. When enabled, the IPEND will be set to 1 whenever CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="31" size="1" name="CTZIEN" description="Count-to-zero Interrupts Enable. When enabled, the IPEND will be set to 1 whenever a count-to-zero event occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+13*4+0x104" size="4" name="CH[13].ST" access="Read/Write" description="DMA Channel Status Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH_ST" description="Channel Status. This bit is used to indicate to the programmer when it is safe to change the configuration, address, and count registers for the channel. Whenever this bit is cleared by hardware, the DMA_CFG.CHEN bit is also cleared (if not cleared already).">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="IPEND" description="Channel Interrupt.">
        <Enum name="inactive" start="0" description="No interrupt is pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="2" size="1" name="CTZ_ST" description="Count-to-Zero (CTZ) Status">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="RLD_ST" description="Reload Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="BUS_ERR" description="Bus Error. Indicates that an AHB abort was received and the channel has been disabled.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="TO_ST" description="Time-Out Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x100+13*4+0x108" size="4" name="CH[13].SRC" access="Read/Write" description="Source Device Address. If SRCINC=1, the counter bits are incremented by 1,2, or 4, depending on the data width of each AHB cycle. For peripheral transfers, some or all of the actual address bits are fixed. If SRCINC=0, this register remains constant. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with the contents of DMA_SRC_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+13*4+0x10C" size="4" name="CH[13].DST" access="Read/Write" description="Destination Device Address. For peripheral transfers, some or all of the actual address bits are fixed. If DSTINC=1, this register is incremented on every AHB write out of the DMA FIFO. They are incremented by 1, 2, or 4, depending on the data width of each AHB cycle. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with DMA_DST_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+13*4+0x110" size="4" name="CH[13].CNT" access="Read/Write" description="DMA Counter. The user loads this register with the number of bytes to transfer. This counter decreases on every AHB cycle into the DMA FIFO. The decrement will be 1, 2, or 4 depending on the data width of each AHB cycle. When the counter reaches 0, a count-to-zero condition is triggered." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT" description="DMA Counter." />
    </Register>
    <Register start="+0x100+13*4+0x114" size="4" name="CH[13].SRC_RLD" access="Read/Write" description="Source Address Reload Value. The value of this register is loaded into DMA0_SRC upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="SRC_RLD" description="Source Address Reload Value." />
    </Register>
    <Register start="+0x100+13*4+0x118" size="4" name="CH[13].DST_RLD" access="Read/Write" description="Destination Address Reload Value. The value of this register is loaded into DMA0_DST upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="DST_RLD" description="Destination Address Reload Value." />
    </Register>
    <Register start="+0x100+13*4+0x11C" size="4" name="CH[13].CNT_RLD" access="Read/Write" description="DMA Channel Count Reload Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT_RLD" description="Count Reload Value. The value of this register is loaded into DMA0_CNT upon a count-to-zero condition." />
      <BitField start="31" size="1" name="RLDEN" description="Reload Enable. This bit should be set after the address reload registers have been programmed. This bit is automatically cleared to 0 when reload occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+14*4+0x100" size="4" name="CH[14].CFG" access="Read/Write" description="DMA Channel Configuration Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CHEN" description="Channel Enable. This bit is automatically cleared when DMA_ST.CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="RLDEN" description="Reload Enable. Setting this bit to 1 enables DMA_SRC, DMA_DST and DMA_CNT to be reloaded with their corresponding reload registers upon count-to-zero. This bit is also writeable in the Count Reload Register. Refer to the description on Buffer Chaining for use of this bit. If buffer chaining is not used this bit must be written with a 0. This bit should be set after the reload registers have been programmed.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="2" size="2" name="PRI" description="DMA Priority.">
        <Enum name="high" start="0" description="Highest Priority." />
        <Enum name="medHigh" start="1" description="Medium High Priority." />
        <Enum name="medLow" start="2" description="Medium Low Priority." />
        <Enum name="low" start="3" description="Lowest Priority." />
      </BitField>
      <BitField start="4" size="6" name="REQSEL" description="Request Select. Select DMA request line for this channel. If memory-to-memory is selected, the channel operates as if the request is always active.">
        <Enum name="MEMTOMEM" start="0x00" description="Memory To Memory" />
        <Enum name="SPI0RX" start="0x01" description="SPI0 RX" />
        <Enum name="SPI1RX" start="0x02" description="SPI1 RX" />
        <Enum name="SPI2RX" start="0x03" description="SPI2 RX" />
        <Enum name="UART0RX" start="0x04" description="UART0 RX" />
        <Enum name="UART1RX" start="0x05" description="UART1 RX" />
        <Enum name="I2C0RX" start="0x07" description="I2C0 RX" />
        <Enum name="I2C1RX" start="0x08" description="I2C1 RX" />
        <Enum name="ADC" start="0x09" description="Analog-to-Digital Converter Channel" />
        <Enum name="UART2RX" start="0x0E" description="UART2 RX" />
        <Enum name="SPI3RX" start="0x0F" description="SPI3 RX" />
        <Enum name="SPI_MSS0RX" start="0x10" description="SPI MSS0 RX" />
        <Enum name="USBRXEP1" start="0x11" description="USB Endpoint 1 RX" />
        <Enum name="USBRXEP2" start="0x12" description="USB Endpoint 2 RX" />
        <Enum name="USBRXEP3" start="0x13" description="USB Endpoint 3 RX" />
        <Enum name="USBRXEP4" start="0x14" description="USB Endpoint 4 RX" />
        <Enum name="USBRXEP5" start="0x15" description="USB Endpoint 5 RX" />
        <Enum name="USBRXEP6" start="0x16" description="USB Endpoint 6 RX" />
        <Enum name="USBRXEP7" start="0x17" description="USB Endpoint 7 RX" />
        <Enum name="USBRXEP8" start="0x18" description="USB Endpoint 8 RX" />
        <Enum name="USBRXEP9" start="0x19" description="USB Endpoint 9 RX" />
        <Enum name="USBRXEP10" start="0x1A" description="USB Endpoint 10 RX" />
        <Enum name="USBRXEP11" start="0x1B" description="USB Endpoint 11 RX" />
        <Enum name="SPI0TX" start="0x21" description="SPI0 TX" />
        <Enum name="SPI1TX" start="0x22" description="SPI1 TX" />
        <Enum name="SPI2TX" start="0x23" description="SPI2 TX" />
        <Enum name="UART0TX" start="0x24" description="UART0 TX" />
        <Enum name="UART1TX" start="0x25" description="UART1 TX" />
        <Enum name="I2C0TX" start="0x27" description="I2C0 TX" />
        <Enum name="I2C1TX" start="0x28" description="I2C1 TX" />
        <Enum name="UART2TX" start="0x2E" description="UART2 TX" />
        <Enum name="SPI3TX" start="0x2F" description="SPI3 TX" />
        <Enum name="SPI_MSS0TX" start="0x30" description="SPI MSS0 TX" />
        <Enum name="USBTXEP1" start="0x31" description="USB Endpoint 1 TX" />
        <Enum name="USBTXEP2" start="0x32" description="USB Endpoint 2 TX" />
        <Enum name="USBTXEP3" start="0x33" description="USB Endpoint 3 TX" />
        <Enum name="USBTXEP4" start="0x34" description="USB Endpoint 4 TX" />
        <Enum name="USBTXEP5" start="0x35" description="USB Endpoint 5 TX" />
        <Enum name="USBTXEP6" start="0x36" description="USB Endpoint 6 TX" />
        <Enum name="USBTXEP7" start="0x37" description="USB Endpoint 7 TX" />
        <Enum name="USBTXEP8" start="0x38" description="USB Endpoint 8 TX" />
        <Enum name="USBTXEP9" start="0x39" description="USB Endpoint 9 TX" />
        <Enum name="USBTXEP10" start="0x3A" description="USB Endpoint 10 TX" />
        <Enum name="USBTXEP11" start="0x3B" description="USB Endpoint 11 TX" />
      </BitField>
      <BitField start="10" size="1" name="REQWAIT" description="Request Wait Enable. When enabled, delay timer start until DMA request transitions from active to inactive.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="11" size="3" name="TOSEL" description="Time-Out Select. Selects the number of prescale clocks seen by the channel timer before a time-out conditions is generated for this channel. Important note: since the prescaler runs independent of the individual channel timers, the actual number of Pre-Scale clock edges seen has a margin of error equal to a single Pre-Scale clock.">
        <Enum name="to4" start="0" description="Timeout of 3 to 4 prescale clocks." />
        <Enum name="to8" start="1" description="Timeout of 7 to 8 prescale clocks." />
        <Enum name="to16" start="2" description="Timeout of 15 to 16 prescale clocks." />
        <Enum name="to32" start="3" description="Timeout of 31 to 32 prescale clocks." />
        <Enum name="to64" start="4" description="Timeout of 63 to 64 prescale clocks." />
        <Enum name="to128" start="5" description="Timeout of 127 to 128 prescale clocks." />
        <Enum name="to256" start="6" description="Timeout of 255 to 256 prescale clocks." />
        <Enum name="to512" start="7" description="Timeout of 511 to 512 prescale clocks." />
      </BitField>
      <BitField start="14" size="2" name="PSSEL" description="Pre-Scale Select. Selects the Pre-Scale divider for timer clock input.">
        <Enum name="dis" start="0" description="Disable timer." />
        <Enum name="div256" start="1" description="hclk / 256." />
        <Enum name="div64k" start="2" description="hclk / 64k." />
        <Enum name="div16M" start="3" description="hclk / 16M." />
      </BitField>
      <BitField start="16" size="2" name="SRCWD" description="Source Width. In most cases, this will be the data width of each AHB transactions. However, the width will be reduced in the cases where DMA_CNT indicates a smaller value.">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="18" size="1" name="SRCINC" description="Source Increment Enable. This bit enables DMA_SRC increment upon every AHB transaction. This bit is forced to 0 for DMA receive from peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="20" size="2" name="DSTWD" description="Destination Width. Indicates the width of the each AHB transactions to the destination peripheral or memory. (The actual width may be less than this if there are insufficient bytes in the DMA FIFO for the full width).">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="22" size="1" name="DSTINC" description="Destination Increment Enable. This bit enables DMA_DST increment upon every AHB transaction. This bit is forced to 0 for DMA transmit to peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="24" size="5" name="BRST" description="Burst Size. The number of bytes to be transferred into and out of the DMA FIFO in a single burst. Burst size equals 1 + value stored in this field." />
      <BitField start="30" size="1" name="CHDIEN" description="Channel Disable Interrupt Enable. When enabled, the IPEND will be set to 1 whenever CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="31" size="1" name="CTZIEN" description="Count-to-zero Interrupts Enable. When enabled, the IPEND will be set to 1 whenever a count-to-zero event occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+14*4+0x104" size="4" name="CH[14].ST" access="Read/Write" description="DMA Channel Status Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH_ST" description="Channel Status. This bit is used to indicate to the programmer when it is safe to change the configuration, address, and count registers for the channel. Whenever this bit is cleared by hardware, the DMA_CFG.CHEN bit is also cleared (if not cleared already).">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="IPEND" description="Channel Interrupt.">
        <Enum name="inactive" start="0" description="No interrupt is pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="2" size="1" name="CTZ_ST" description="Count-to-Zero (CTZ) Status">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="RLD_ST" description="Reload Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="BUS_ERR" description="Bus Error. Indicates that an AHB abort was received and the channel has been disabled.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="TO_ST" description="Time-Out Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x100+14*4+0x108" size="4" name="CH[14].SRC" access="Read/Write" description="Source Device Address. If SRCINC=1, the counter bits are incremented by 1,2, or 4, depending on the data width of each AHB cycle. For peripheral transfers, some or all of the actual address bits are fixed. If SRCINC=0, this register remains constant. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with the contents of DMA_SRC_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+14*4+0x10C" size="4" name="CH[14].DST" access="Read/Write" description="Destination Device Address. For peripheral transfers, some or all of the actual address bits are fixed. If DSTINC=1, this register is incremented on every AHB write out of the DMA FIFO. They are incremented by 1, 2, or 4, depending on the data width of each AHB cycle. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with DMA_DST_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+14*4+0x110" size="4" name="CH[14].CNT" access="Read/Write" description="DMA Counter. The user loads this register with the number of bytes to transfer. This counter decreases on every AHB cycle into the DMA FIFO. The decrement will be 1, 2, or 4 depending on the data width of each AHB cycle. When the counter reaches 0, a count-to-zero condition is triggered." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT" description="DMA Counter." />
    </Register>
    <Register start="+0x100+14*4+0x114" size="4" name="CH[14].SRC_RLD" access="Read/Write" description="Source Address Reload Value. The value of this register is loaded into DMA0_SRC upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="SRC_RLD" description="Source Address Reload Value." />
    </Register>
    <Register start="+0x100+14*4+0x118" size="4" name="CH[14].DST_RLD" access="Read/Write" description="Destination Address Reload Value. The value of this register is loaded into DMA0_DST upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="DST_RLD" description="Destination Address Reload Value." />
    </Register>
    <Register start="+0x100+14*4+0x11C" size="4" name="CH[14].CNT_RLD" access="Read/Write" description="DMA Channel Count Reload Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT_RLD" description="Count Reload Value. The value of this register is loaded into DMA0_CNT upon a count-to-zero condition." />
      <BitField start="31" size="1" name="RLDEN" description="Reload Enable. This bit should be set after the address reload registers have been programmed. This bit is automatically cleared to 0 when reload occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+15*4+0x100" size="4" name="CH[15].CFG" access="Read/Write" description="DMA Channel Configuration Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CHEN" description="Channel Enable. This bit is automatically cleared when DMA_ST.CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="RLDEN" description="Reload Enable. Setting this bit to 1 enables DMA_SRC, DMA_DST and DMA_CNT to be reloaded with their corresponding reload registers upon count-to-zero. This bit is also writeable in the Count Reload Register. Refer to the description on Buffer Chaining for use of this bit. If buffer chaining is not used this bit must be written with a 0. This bit should be set after the reload registers have been programmed.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="2" size="2" name="PRI" description="DMA Priority.">
        <Enum name="high" start="0" description="Highest Priority." />
        <Enum name="medHigh" start="1" description="Medium High Priority." />
        <Enum name="medLow" start="2" description="Medium Low Priority." />
        <Enum name="low" start="3" description="Lowest Priority." />
      </BitField>
      <BitField start="4" size="6" name="REQSEL" description="Request Select. Select DMA request line for this channel. If memory-to-memory is selected, the channel operates as if the request is always active.">
        <Enum name="MEMTOMEM" start="0x00" description="Memory To Memory" />
        <Enum name="SPI0RX" start="0x01" description="SPI0 RX" />
        <Enum name="SPI1RX" start="0x02" description="SPI1 RX" />
        <Enum name="SPI2RX" start="0x03" description="SPI2 RX" />
        <Enum name="UART0RX" start="0x04" description="UART0 RX" />
        <Enum name="UART1RX" start="0x05" description="UART1 RX" />
        <Enum name="I2C0RX" start="0x07" description="I2C0 RX" />
        <Enum name="I2C1RX" start="0x08" description="I2C1 RX" />
        <Enum name="ADC" start="0x09" description="Analog-to-Digital Converter Channel" />
        <Enum name="UART2RX" start="0x0E" description="UART2 RX" />
        <Enum name="SPI3RX" start="0x0F" description="SPI3 RX" />
        <Enum name="SPI_MSS0RX" start="0x10" description="SPI MSS0 RX" />
        <Enum name="USBRXEP1" start="0x11" description="USB Endpoint 1 RX" />
        <Enum name="USBRXEP2" start="0x12" description="USB Endpoint 2 RX" />
        <Enum name="USBRXEP3" start="0x13" description="USB Endpoint 3 RX" />
        <Enum name="USBRXEP4" start="0x14" description="USB Endpoint 4 RX" />
        <Enum name="USBRXEP5" start="0x15" description="USB Endpoint 5 RX" />
        <Enum name="USBRXEP6" start="0x16" description="USB Endpoint 6 RX" />
        <Enum name="USBRXEP7" start="0x17" description="USB Endpoint 7 RX" />
        <Enum name="USBRXEP8" start="0x18" description="USB Endpoint 8 RX" />
        <Enum name="USBRXEP9" start="0x19" description="USB Endpoint 9 RX" />
        <Enum name="USBRXEP10" start="0x1A" description="USB Endpoint 10 RX" />
        <Enum name="USBRXEP11" start="0x1B" description="USB Endpoint 11 RX" />
        <Enum name="SPI0TX" start="0x21" description="SPI0 TX" />
        <Enum name="SPI1TX" start="0x22" description="SPI1 TX" />
        <Enum name="SPI2TX" start="0x23" description="SPI2 TX" />
        <Enum name="UART0TX" start="0x24" description="UART0 TX" />
        <Enum name="UART1TX" start="0x25" description="UART1 TX" />
        <Enum name="I2C0TX" start="0x27" description="I2C0 TX" />
        <Enum name="I2C1TX" start="0x28" description="I2C1 TX" />
        <Enum name="UART2TX" start="0x2E" description="UART2 TX" />
        <Enum name="SPI3TX" start="0x2F" description="SPI3 TX" />
        <Enum name="SPI_MSS0TX" start="0x30" description="SPI MSS0 TX" />
        <Enum name="USBTXEP1" start="0x31" description="USB Endpoint 1 TX" />
        <Enum name="USBTXEP2" start="0x32" description="USB Endpoint 2 TX" />
        <Enum name="USBTXEP3" start="0x33" description="USB Endpoint 3 TX" />
        <Enum name="USBTXEP4" start="0x34" description="USB Endpoint 4 TX" />
        <Enum name="USBTXEP5" start="0x35" description="USB Endpoint 5 TX" />
        <Enum name="USBTXEP6" start="0x36" description="USB Endpoint 6 TX" />
        <Enum name="USBTXEP7" start="0x37" description="USB Endpoint 7 TX" />
        <Enum name="USBTXEP8" start="0x38" description="USB Endpoint 8 TX" />
        <Enum name="USBTXEP9" start="0x39" description="USB Endpoint 9 TX" />
        <Enum name="USBTXEP10" start="0x3A" description="USB Endpoint 10 TX" />
        <Enum name="USBTXEP11" start="0x3B" description="USB Endpoint 11 TX" />
      </BitField>
      <BitField start="10" size="1" name="REQWAIT" description="Request Wait Enable. When enabled, delay timer start until DMA request transitions from active to inactive.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="11" size="3" name="TOSEL" description="Time-Out Select. Selects the number of prescale clocks seen by the channel timer before a time-out conditions is generated for this channel. Important note: since the prescaler runs independent of the individual channel timers, the actual number of Pre-Scale clock edges seen has a margin of error equal to a single Pre-Scale clock.">
        <Enum name="to4" start="0" description="Timeout of 3 to 4 prescale clocks." />
        <Enum name="to8" start="1" description="Timeout of 7 to 8 prescale clocks." />
        <Enum name="to16" start="2" description="Timeout of 15 to 16 prescale clocks." />
        <Enum name="to32" start="3" description="Timeout of 31 to 32 prescale clocks." />
        <Enum name="to64" start="4" description="Timeout of 63 to 64 prescale clocks." />
        <Enum name="to128" start="5" description="Timeout of 127 to 128 prescale clocks." />
        <Enum name="to256" start="6" description="Timeout of 255 to 256 prescale clocks." />
        <Enum name="to512" start="7" description="Timeout of 511 to 512 prescale clocks." />
      </BitField>
      <BitField start="14" size="2" name="PSSEL" description="Pre-Scale Select. Selects the Pre-Scale divider for timer clock input.">
        <Enum name="dis" start="0" description="Disable timer." />
        <Enum name="div256" start="1" description="hclk / 256." />
        <Enum name="div64k" start="2" description="hclk / 64k." />
        <Enum name="div16M" start="3" description="hclk / 16M." />
      </BitField>
      <BitField start="16" size="2" name="SRCWD" description="Source Width. In most cases, this will be the data width of each AHB transactions. However, the width will be reduced in the cases where DMA_CNT indicates a smaller value.">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="18" size="1" name="SRCINC" description="Source Increment Enable. This bit enables DMA_SRC increment upon every AHB transaction. This bit is forced to 0 for DMA receive from peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="20" size="2" name="DSTWD" description="Destination Width. Indicates the width of the each AHB transactions to the destination peripheral or memory. (The actual width may be less than this if there are insufficient bytes in the DMA FIFO for the full width).">
        <Enum name="byte" start="0" description="Byte." />
        <Enum name="halfWord" start="1" description="Halfword." />
        <Enum name="word" start="2" description="Word." />
      </BitField>
      <BitField start="22" size="1" name="DSTINC" description="Destination Increment Enable. This bit enables DMA_DST increment upon every AHB transaction. This bit is forced to 0 for DMA transmit to peripherals.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="24" size="5" name="BRST" description="Burst Size. The number of bytes to be transferred into and out of the DMA FIFO in a single burst. Burst size equals 1 + value stored in this field." />
      <BitField start="30" size="1" name="CHDIEN" description="Channel Disable Interrupt Enable. When enabled, the IPEND will be set to 1 whenever CH_ST changes from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="31" size="1" name="CTZIEN" description="Count-to-zero Interrupts Enable. When enabled, the IPEND will be set to 1 whenever a count-to-zero event occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x100+15*4+0x104" size="4" name="CH[15].ST" access="Read/Write" description="DMA Channel Status Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH_ST" description="Channel Status. This bit is used to indicate to the programmer when it is safe to change the configuration, address, and count registers for the channel. Whenever this bit is cleared by hardware, the DMA_CFG.CHEN bit is also cleared (if not cleared already).">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="IPEND" description="Channel Interrupt.">
        <Enum name="inactive" start="0" description="No interrupt is pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="2" size="1" name="CTZ_ST" description="Count-to-Zero (CTZ) Status">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="RLD_ST" description="Reload Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="BUS_ERR" description="Bus Error. Indicates that an AHB abort was received and the channel has been disabled.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="TO_ST" description="Time-Out Status.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x100+15*4+0x108" size="4" name="CH[15].SRC" access="Read/Write" description="Source Device Address. If SRCINC=1, the counter bits are incremented by 1,2, or 4, depending on the data width of each AHB cycle. For peripheral transfers, some or all of the actual address bits are fixed. If SRCINC=0, this register remains constant. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with the contents of DMA_SRC_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+15*4+0x10C" size="4" name="CH[15].DST" access="Read/Write" description="Destination Device Address. For peripheral transfers, some or all of the actual address bits are fixed. If DSTINC=1, this register is incremented on every AHB write out of the DMA FIFO. They are incremented by 1, 2, or 4, depending on the data width of each AHB cycle. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with DMA_DST_RLD." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" />
    </Register>
    <Register start="+0x100+15*4+0x110" size="4" name="CH[15].CNT" access="Read/Write" description="DMA Counter. The user loads this register with the number of bytes to transfer. This counter decreases on every AHB cycle into the DMA FIFO. The decrement will be 1, 2, or 4 depending on the data width of each AHB cycle. When the counter reaches 0, a count-to-zero condition is triggered." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT" description="DMA Counter." />
    </Register>
    <Register start="+0x100+15*4+0x114" size="4" name="CH[15].SRC_RLD" access="Read/Write" description="Source Address Reload Value. The value of this register is loaded into DMA0_SRC upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="SRC_RLD" description="Source Address Reload Value." />
    </Register>
    <Register start="+0x100+15*4+0x118" size="4" name="CH[15].DST_RLD" access="Read/Write" description="Destination Address Reload Value. The value of this register is loaded into DMA0_DST upon a count-to-zero condition." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="DST_RLD" description="Destination Address Reload Value." />
    </Register>
    <Register start="+0x100+15*4+0x11C" size="4" name="CH[15].CNT_RLD" access="Read/Write" description="DMA Channel Count Reload Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CNT_RLD" description="Count Reload Value. The value of this register is loaded into DMA0_CNT upon a count-to-zero condition." />
      <BitField start="31" size="1" name="RLDEN" description="Reload Enable. This bit should be set after the address reload registers have been programmed. This bit is automatically cleared to 0 when reload occurs.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FLC" start="0x40029000" description="Flash Memory Control.">
    <Register start="+0x00" size="0" name="FLSH_ADDR" access="Read/Write" description="Flash Write Address." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" description="Address for next operation." />
    </Register>
    <Register start="+0x04" size="0" name="FLSH_CLKDIV" access="Read/Write" description="Flash Clock Divide. The clock (PLL0) is divided by this value to generate a 1 MHz clock for Flash controller." reset_value="0x00000064" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLKDIV" description="Flash Clock Divide. The clock is divided by this value to generate a 1MHz clock for flash controller." />
    </Register>
    <Register start="+0x08" size="0" name="FLSH_CN" access="Read/Write" description="Flash Control Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WR" description="Write. This bit is automatically cleared after the operation.">
        <Enum name="complete" start="0" description="No operation/complete." />
        <Enum name="start" start="1" description="Start operation." />
      </BitField>
      <BitField start="1" size="1" name="ME" description="Mass Erase. This bit is automatically cleared after the operation.">
        <Enum name="complete" start="0" description="No operation/complete." />
        <Enum name="start" start="1" description="Start operation." />
      </BitField>
      <BitField start="2" size="1" name="PGE" description="Page Erase. This bit is automatically cleared after the operation.">
        <Enum name="complete" start="0" description="No operation/complete." />
        <Enum name="start" start="1" description="Start operation." />
      </BitField>
      <BitField start="4" size="1" name="WDTH" description="Data Width. This bits selects write data width.">
        <Enum name="size128" start="0" description="128-bit." />
        <Enum name="size32" start="1" description="32-bit." />
      </BitField>
      <BitField start="8" size="8" name="ERASE_CODE" description="Erase Code. The ERASE_CODE must be set up property before erase operation can be initiated. These bits are automatically cleared after the operation is complete.">
        <Enum name="nop" start="0" description="No operation." />
        <Enum name="erasePage" start="0x55" description="Enable Page Erase." />
        <Enum name="eraseAll" start="0xAA" description="Enable Mass Erase. The debug port must be enabled." />
      </BitField>
      <BitField start="24" size="1" name="PEND" description="Flash Pending. When Flash operation is in progress (busy), Flash reads and writes will fail. When PEND is set, write to all Flash registers, with exception of the Flash interrupt register, are ignored.">
        <Enum name="idle" start="0" description="Idle." />
        <Enum name="busy" start="1" description="Busy." />
      </BitField>
      <BitField start="25" size="1" name="LVE" description="Low Voltage Read Enable">
        <Enum name="dis" start="0" description="Disabled" />
        <Enum name="en" start="1" description="Enabled" />
      </BitField>
      <BitField start="27" size="1" name="BRST" description="Burst Mode Enable.">
        <Enum name="disable" start="0" description="Disable" />
        <Enum name="enable" start="1" description="Enable" />
      </BitField>
      <BitField start="28" size="4" name="UNLOCK" description="Flash Unlock. The correct unlock code must be written to these four bits before any Flash write or erase operation is allowed.">
        <Enum name="unlocked" start="2" description="Flash Unlocked" />
      </BitField>
    </Register>
    <Register start="+0x024" size="0" name="FLSH_INTR" access="Read/Write" description="Flash Interrupt Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DONE" description="Flash Done Interrupt. This bit is set to 1 upon Flash write or erase completion.">
        <Enum name="inactive" start="0" description="No interrupt is pending" />
        <Enum name="pending" start="1" description="An interrupt is pending" />
      </BitField>
      <BitField start="1" size="1" name="AF" description="Flash Access Fail. This bit is set when an attempt is made to write the flash while the flash is busy or the flash is locked. This bit can only be set to 1 by hardware.">
        <Enum name="noError" start="0" description="No Failure." />
        <Enum name="error" start="1" description="Failure occurs." />
      </BitField>
      <BitField start="8" size="1" name="DONEIE" description="Flash Done Interrupt Enable.">
        <Enum name="disable" start="0" description="Disable." />
        <Enum name="enable" start="1" description="Enable." />
      </BitField>
      <BitField start="9" size="1" name="AFIE" description="Flash Done Interrupt Enable.">
        <Enum name="disable" start="0" description="Disable." />
        <Enum name="enable" start="1" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x30+0" size="0" name="FLSH_DATA[0]" access="Read/Write" description="Flash Write Data." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Data next operation." />
    </Register>
    <Register start="+0x30+4" size="0" name="FLSH_DATA[1]" access="Read/Write" description="Flash Write Data." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Data next operation." />
    </Register>
    <Register start="+0x30+8" size="0" name="FLSH_DATA[2]" access="Read/Write" description="Flash Write Data." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Data next operation." />
    </Register>
    <Register start="+0x30+12" size="0" name="FLSH_DATA[3]" access="Read/Write" description="Flash Write Data." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Data next operation." />
    </Register>
    <Register start="+0x40" size="0" name="FLSH_ACNTL" access="WriteOnly" description="Access Control Register. Writing the ACNTL register with the following values in the order shown, allows read and write access to the system and user Information block: pflc-acntl = 0x3a7f5ca3; pflc-acntl = 0xa1e34f20; pflc-acntl = 0x9608b2c1. When unlocked, a write of any word will disable access to system and user information block. Readback of this register is always zero." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ACNTL" description="Access control." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GCR" start="0x40000000" description="Global Control Registers.">
    <Register start="+0x00" size="0" name="SCON" access="Read/Write" description="System Control." reset_value="0x00000000" reset_mask="0xFFFFFFFE">
      <BitField start="1" size="2" name="SBUSARB" description="System bus abritration scheme. These bits are used to select between Fixed-burst abritration and Round-Robin scheme. The Round-Robin scheme is selected by default. These bits are reset by the system reset.">
        <Enum name="fix" start="0" description="Fixed Burst abritration." />
        <Enum name="round" start="1" description="Round-robin scheme." />
      </BitField>
      <BitField start="4" size="1" name="FLASH_PAGE_FLIP" description="Flips the Flash bottom and top halves. (Depending on the total flash size, each half is either 256K or 512K). Initiating a flash page flip will cause a flush of both the data buffer on the DCODE bus and the internal instruction buffer.">
        <Enum name="normal" start="0" description="Physical layout matches logical layout." />
        <Enum name="swapped" start="1" description="Bottom half mapped to logical top half and vice versa." />
      </BitField>
      <BitField start="5" size="1" name="FPU_DIS" description="Floating Point Unit Disable">
        <Enum name="enable" start="0" description="enable Floating point unit" />
        <Enum name="disable" start="1" description="disable floating point unit" />
      </BitField>
      <BitField start="6" size="1" name="CCACHE_FLUSH" description="Code Cache Flush. This bit is used to flush the code caches and the instruction buffer of the Cortex-M4.">
        <Enum name="normal" start="0" description="Normal Code Cache Operation" />
        <Enum name="flush" start="1" description="Code Caches and CPU instruction buffer are flushed" />
      </BitField>
      <BitField start="14" size="1" name="SWD_DIS" description="Serial Wire Debug Disable">
        <Enum name="enable" start="0" description="Enable JTAG SWD" />
        <Enum name="disable" start="1" description="Disable JTAG SWD" />
      </BitField>
    </Register>
    <Register start="+0x04" size="0" name="RSTR0" access="Read/Write" description="Reset." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Reset.">
        <Enum name="RFU" start="0" description="Reserved. Do not use." />
        <Enum name="reset" start="1" description="Starts reset operation." />
      </BitField>
      <BitField start="1" size="1" name="WDT" description="Watchdog Timer Reset.">
        <Enum name="RFU" start="0" description="Reserved. Do not use." />
        <Enum name="reset" start="1" description="Starts reset operation." />
      </BitField>
      <BitField start="2" size="1" name="GPIO0" description="GPIO0 Reset. Setting this bit to 1 resets GPIO0 pins to their default states.">
        <Enum name="RFU" start="0" description="Reserved. Do not use." />
        <Enum name="reset" start="1" description="Starts reset operation." />
      </BitField>
      <BitField start="5" size="1" name="TIMER0" description="Timer0 Reset. Setting this bit to 1 resets Timer 0 blocks.">
        <Enum name="RFU" start="0" description="Reserved. Do not use." />
        <Enum name="reset" start="1" description="Starts reset operation." />
      </BitField>
      <BitField start="6" size="1" name="TIMER1" description="Timer1 Reset. Setting this bit to 1 resets Timer 1 blocks.">
        <Enum name="RFU" start="0" description="Reserved. Do not use." />
        <Enum name="reset" start="1" description="Starts reset operation." />
      </BitField>
      <BitField start="7" size="1" name="TIMER2" description="Timer2 Reset. Setting this bit to 1 resets Timer 2 blocks.">
        <Enum name="RFU" start="0" description="Reserved. Do not use." />
        <Enum name="reset" start="1" description="Starts reset operation." />
      </BitField>
      <BitField start="11" size="1" name="UART0" description="UART0 Reset. Setting this bit to 1 resets all UART 0 blocks.">
        <Enum name="RFU" start="0" description="Reserved. Do not use." />
        <Enum name="reset" start="1" description="Starts reset operation." />
      </BitField>
      <BitField start="12" size="1" name="UART1" description="UART1 Reset. Setting this bit to 1 resets all UART 1 blocks.">
        <Enum name="RFU" start="0" description="Reserved. Do not use." />
        <Enum name="reset" start="1" description="Starts reset operation." />
      </BitField>
      <BitField start="13" size="1" name="SPI0" description="SPI0 Reset. Setting this bit to 1 resets all SPI 0 blocks.">
        <Enum name="RFU" start="0" description="Reserved. Do not use." />
        <Enum name="reset" start="1" description="Starts reset operation." />
      </BitField>
      <BitField start="14" size="1" name="SPI1" description="SPI1 Reset. Setting this bit to 1 resets all SPI 1 blocks.">
        <Enum name="RFU" start="0" description="Reserved. Do not use." />
        <Enum name="reset" start="1" description="Starts reset operation." />
      </BitField>
      <BitField start="16" size="1" name="I2C0" description="I2C0 Reset.">
        <Enum name="RFU" start="0" description="Reserved. Do not use." />
        <Enum name="reset" start="1" description="Starts reset operation." />
      </BitField>
      <BitField start="17" size="1" name="RTC" description="Real Time Clock Reset.">
        <Enum name="RFU" start="0" description="Reserved. Do not use." />
        <Enum name="reset" start="1" description="Starts reset operation." />
      </BitField>
      <BitField start="29" size="1" name="SRST" description="Soft Reset.Write 1 to perform a Soft Reset. A soft reset performs a Peripheral Reset and also resets the GPIO peripheral but does not reset the CPU or Watchdog Timer.">
        <Enum name="RFU" start="0" description="Reserved. Do not use." />
        <Enum name="reset" start="1" description="Starts reset operation." />
      </BitField>
      <BitField start="30" size="1" name="PRST" description="Peripheral Reset. Setting this bit to 1 resets all peripherals. The CPU core, the watchdog timer, and all GPIO pins are unaffected by this reset.">
        <Enum name="RFU" start="0" description="Reserved. Do not use." />
        <Enum name="reset" start="1" description="Starts reset operation." />
      </BitField>
      <BitField start="31" size="1" name="SYSTEM" description="System Reset. Setting this bit to 1 resets the CPU core and all peripherals, including the watchdog timer.">
        <Enum name="RFU" start="0" description="Reserved. Do not use." />
        <Enum name="reset" start="1" description="Starts reset operation." />
      </BitField>
    </Register>
    <Register start="+0x08" size="0" name="CLKCN" access="Read/Write" description="Clock Control." reset_value="0x00000008" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="3" name="PSC" description="Prescaler Select. This 3 bit field sets the system operating frequency by controlling the prescaler that divides the output of the PLL0.">
        <Enum name="div1" start="0" description="Divide by 1." />
        <Enum name="div2" start="1" description="Divide by 2." />
        <Enum name="div4" start="2" description="Divide by 4." />
        <Enum name="div8" start="3" description="Divide by 8." />
        <Enum name="div16" start="4" description="Divide by 16." />
        <Enum name="div32" start="5" description="Divide by 32." />
        <Enum name="div64" start="6" description="Divide by 64." />
        <Enum name="div128" start="7" description="Divide by 128." />
      </BitField>
      <BitField start="9" size="3" name="CLKSEL" description="Clock Source Select. This 3 bit field selects the source for the system clock.">
        <Enum name="cryptoOsc" start="0" description="Crypto oscillator is used for the system clock." />
        <Enum name="hfxIn" start="2" description="HFXIN is used for the system clock." />
        <Enum name="nanoRing" start="3" description="The nano-ring output is used for the system clock." />
        <Enum name="HIRC96" start="4" description="The internal 96 MHz oscillator is used for the system clock." />
        <Enum name="HIRC8" start="5" description="The internal 8 MHz oscillator is used for the system clock." />
      </BitField>
      <BitField start="13" size="1" name="CKRDY" description="Clock Ready. This read only bit reflects whether the currently selected system clock source is running.">
        <Enum name="busy" start="0" description="Switchover to the new clock source (as selected by CLKSEL) has not yet occurred." />
        <Enum name="ready" start="1" description="System clock running from CLKSEL clock source." />
      </BitField>
      <BitField start="17" size="1" name="X32K_EN" description="32kHz Crystal Oscillator Enable.">
        <Enum name="dis" start="0" description="Is Disabled." />
        <Enum name="en" start="1" description="Is Enabled." />
      </BitField>
      <BitField start="18" size="1" name="HIRC_EN" description="60MHz High Frequency Internal Reference Clock Enable.">
        <Enum name="dis" start="0" description="Is Disabled." />
        <Enum name="en" start="1" description="Is Enabled." />
      </BitField>
      <BitField start="25" size="1" name="X32K_RDY" description="32kHz Crystal Oscillator Ready">
        <Enum name="not" start="0" description="Not Ready" />
        <Enum name="Ready" start="1" description="X32K Ready" />
      </BitField>
      <BitField start="26" size="1" name="HIRC_RDY" description="60MHz HIRC Ready.">
        <Enum name="not" start="0" description="Not Ready" />
        <Enum name="ready" start="1" description="HIRC Ready" />
      </BitField>
      <BitField start="29" size="1" name="LIRC8K_RDY" description="8kHz Low Frequency Reference Clock Ready.">
        <Enum name="not" start="0" description="Not Ready" />
        <Enum name="ready" start="1" description="Clock Ready" />
      </BitField>
    </Register>
    <Register start="+0x0C" size="0" name="PM" access="Read/Write" description="Power Management." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MODE" description="Operating Mode. This two bit field selects the current operating mode for the device. Note that code execution only occurs during ACTIVE mode.">
        <Enum name="active" start="0" description="Active Mode." />
        <Enum name="shutdown" start="3" description="Shutdown Mode." />
        <Enum name="backup" start="4" description="Backup Mode." />
      </BitField>
      <BitField start="4" size="1" name="GPIOWKEN" description="GPIO Wake Up Enable. This bit enables all GPIO pins as potential wakeup sources. Any GPIO configured for wakeup is capable of causing an exit from IDLE or STANDBY modes when this bit is set.">
        <Enum name="dis" start="0" description="Wake Up Disable." />
        <Enum name="en" start="1" description="Wake Up Enable." />
      </BitField>
      <BitField start="5" size="1" name="RTCWKEN" description="RTC Alarm Wake Up Enable. This bit enables RTC alarm as wakeup source. If enabled, the desired RTC alarm must be configured via the RTC control registers.">
        <Enum name="dis" start="0" description="Wake Up Disable." />
        <Enum name="en" start="1" description="Wake Up Enable." />
      </BitField>
      <BitField start="15" size="1" name="HIRCPD" description="HIRC Power Down. This bit selects HIRC power state in DEEPSLEEP mode.">
        <Enum name="active" start="0" description="Mode is Active." />
        <Enum name="deepsleep" start="1" description="Powered down in DEEPSLEEP." />
      </BitField>
    </Register>
    <Register start="+0x18" size="0" name="PCKDIV" access="Read/Write" description="Peripheral Clock Divider." reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="AONCD" description="Always-ON(AON) domain CLock Divider. These bits define the AON domain clock divider.">
        <Enum name="div_4" start="0" description="PCLK divide by 4." />
        <Enum name="div_8" start="1" description="PCLK divide by 8." />
        <Enum name="div_16" start="2" description="PCLK divide by 16." />
        <Enum name="div_32" start="3" description="PCLK divide by 32." />
      </BitField>
    </Register>
    <Register start="+0x24" size="0" name="PERCKCN0" access="Read/Write" description="Peripheral Clock Disable." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GPIO0D" description="GPIO0 Disable.">
        <Enum name="en" start="0" description="enable it." />
        <Enum name="dis" start="1" description="disable it." />
      </BitField>
      <BitField start="5" size="1" name="DMAD" description="DMA Disable.">
        <Enum name="en" start="0" description="enable it." />
        <Enum name="dis" start="1" description="disable it." />
      </BitField>
      <BitField start="6" size="1" name="SPI0D" description="SPI 0 Disable.">
        <Enum name="en" start="0" description="enable it." />
        <Enum name="dis" start="1" description="disable it." />
      </BitField>
      <BitField start="7" size="1" name="SPI1D" description="SPI 1 Disable.">
        <Enum name="en" start="0" description="enable it." />
        <Enum name="dis" start="1" description="disable it." />
      </BitField>
      <BitField start="9" size="1" name="UART0D" description="UART 0 Disable.">
        <Enum name="en" start="0" description="enable it." />
        <Enum name="dis" start="1" description="disable it." />
      </BitField>
      <BitField start="10" size="1" name="UART1D" description="UART 1 Disable.">
        <Enum name="en" start="0" description="enable it." />
        <Enum name="dis" start="1" description="disable it." />
      </BitField>
      <BitField start="13" size="1" name="I2C0D" description="I2C 0 Disable.">
        <Enum name="en" start="0" description="enable it." />
        <Enum name="dis" start="1" description="disable it." />
      </BitField>
      <BitField start="15" size="1" name="T0D" description="Timer 0 Disable.">
        <Enum name="en" start="0" description="enable it." />
        <Enum name="dis" start="1" description="disable it." />
      </BitField>
      <BitField start="16" size="1" name="T1D" description="Timer 1 Disable.">
        <Enum name="en" start="0" description="enable it." />
        <Enum name="dis" start="1" description="disable it." />
      </BitField>
      <BitField start="17" size="1" name="T2D" description="Timer 2 Disable.">
        <Enum name="en" start="0" description="enable it." />
        <Enum name="dis" start="1" description="disable it." />
      </BitField>
      <BitField start="28" size="1" name="I2C1D" description="I2C 1 Disable.">
        <Enum name="en" start="0" description="enable it." />
        <Enum name="dis" start="1" description="disable it." />
      </BitField>
    </Register>
    <Register start="+0x28" size="0" name="MEMCKCN" access="Read/Write" description="Memory Clock Control Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="FWS" description="Flash Wait State. These bits define the number of wait-state cycles per Flash data read access. Minimum wait state is 2." />
      <BitField start="8" size="1" name="SYSRAM0LS" description="System RAM 0 Light Sleep Mode.">
        <Enum name="active" start="0" description="Memory is active." />
        <Enum name="light_sleep" start="1" description="Memory is in Light Sleep mode." />
      </BitField>
      <BitField start="9" size="1" name="SYSRAM1LS" description="System RAM 1 Light Sleep Mode.">
        <Enum name="active" start="0" description="Memory is active." />
        <Enum name="light_sleep" start="1" description="Memory is in Light Sleep mode." />
      </BitField>
      <BitField start="10" size="1" name="SYSRAM2LS" description="System RAM 2 Light Sleep Mode.">
        <Enum name="active" start="0" description="Memory is active." />
        <Enum name="light_sleep" start="1" description="Memory is in Light Sleep mode." />
      </BitField>
      <BitField start="11" size="1" name="SYSRAM3LS" description="System RAM 3 Light Sleep Mode.">
        <Enum name="active" start="0" description="Memory is active." />
        <Enum name="light_sleep" start="1" description="Memory is in Light Sleep mode." />
      </BitField>
      <BitField start="12" size="1" name="ICACHELS" description="ICache RAM Light Sleep Mode.">
        <Enum name="active" start="0" description="Memory is active." />
        <Enum name="light_sleep" start="1" description="Memory is in Light Sleep mode." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="0" name="MEMZCN" access="Read/Write" description="Memory Zeroize Control." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRAM0Z" description="System RAM Block 0.">
        <Enum name="nop" start="0" description="No operation/complete." />
        <Enum name="start" start="1" description="Start operation." />
      </BitField>
      <BitField start="1" size="1" name="ICACHEZ" description="Instruction Cache.">
        <Enum name="nop" start="0" description="No operation/complete." />
        <Enum name="start" start="1" description="Start operation." />
      </BitField>
    </Register>
    <Register start="+0x34" size="0" name="SCCK" access="Read/Write" description="Smart Card Clock Control." reset_value="0x00001414" reset_mask="0xFFFFFFFF" />
    <Register start="+0x38" size="0" name="MPRI0" access="Read/Write" description="Master Priority Control Register 0." reset_value="0x00001414" reset_mask="0xFFFFFFFF" />
    <Register start="+0x3C" size="0" name="MPRI1" access="Read/Write" description="Mater Priority Control Register 1." reset_value="0x00001414" reset_mask="0xFFFFFFFF" />
    <Register start="+0x40" size="0" name="SYSST" access="Read/Write" description="System Status Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ICECLOCK" description="ARM ICE Lock Status.">
        <Enum name="unlocked" start="0" description="ICE is unlocked." />
        <Enum name="locked" start="1" description="ICE is locked." />
      </BitField>
      <BitField start="1" size="1" name="CODEINTERR" description="Code Integrity Error Flag. This bit indicates a code integrity error has occured in XiP interface.">
        <Enum name="norm" start="0" description="Normal Operating Condition." />
        <Enum name="code" start="1" description="Code Integrity Error." />
      </BitField>
      <BitField start="5" size="1" name="SCMEMF" description="System Cache Memory Fault Flag. This bit indicates a memory fault has occured in the System Cache while receiving data from the Hyperbus Interface.">
        <Enum name="norm" start="0" description="Normal Operating Condition." />
        <Enum name="memory" start="1" description="Memory Fault." />
      </BitField>
    </Register>
    <Register start="+0x44" size="0" name="RSTR1" access="Read/Write" description="Reset 1." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="I2C1" description="I2C1 Reset.">
        <Enum name="reset" start="1" description="Starts reset operation." />
      </BitField>
    </Register>
    <Register start="+0x48" size="0" name="PERCKCN1" access="Read/Write" description="Peripheral Clock Disable." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="FLCD" description="Secure Flash Controller Disable.">
        <Enum name="en" start="0" description="Enable." />
        <Enum name="dis" start="1" description="Disable." />
      </BitField>
      <BitField start="11" size="1" name="ICACHED" description="ICache Clock Disable.">
        <Enum name="en" start="0" description="Enable." />
        <Enum name="dis" start="1" description="Disable." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="0" name="EVTEN" access="Read/Write" description="Event Enable Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMAEVENT" description="Enable DMA event. When this bit is set, a DMA event will cause an RXEV event to wake the CPU from WFE sleep mode." />
      <BitField start="1" size="1" name="RXEVENT" description="Enable RXEV pin event. When this bit is set, a logic high of GPIO0[24] will cause an RXEV event to wake the CPU from WFE sleep mode." />
    </Register>
    <Register start="+0x50" size="0" name="REVISION" access="ReadOnly" description="Revision Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="REVISION" description="Manufacturer Chip Revision." />
    </Register>
    <Register start="+0x54" size="0" name="SYSSIE" access="Read/Write" description="System Status Interrupt Enable Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ICEULIE" description="ARM ICE Unlock Interrupt Enable.">
        <Enum name="dis" start="0" description="disabled." />
        <Enum name="en" start="1" description="enabled." />
      </BitField>
      <BitField start="1" size="1" name="CIEIE" description="Code Integrity Error Interrupt Enable.">
        <Enum name="dis" start="0" description="disabled." />
        <Enum name="en" start="1" description="enabled." />
      </BitField>
      <BitField start="5" size="1" name="SCMFIE" description="System Cache Memory Fault Interrupt Enable.">
        <Enum name="dis" start="0" description="disabled." />
        <Enum name="en" start="1" description="enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIO0" start="0x40008000" description="Individual I/O for each GPIO">
    <Register start="+0x00" size="0" name="EN" access="Read/Write" description="GPIO Function Enable Register. Each bit controls the GPIO_EN setting for one GPIO pin on the associated port." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPIO_EN" description="Mask of all of the pins on the port.">
        <Enum name="alternate" start="0" description="Alternate function enabled." />
        <Enum name="GPIO" start="1" description="GPIO function is enabled." />
      </BitField>
    </Register>
    <Register start="+0x04" size="0" name="EN_SET" access="Read/Write" description="GPIO Set Function Enable Register. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_EN to 1, without affecting other bits in that register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ALL" description="Mask of all of the pins on the port." />
    </Register>
    <Register start="+0x08" size="0" name="EN_CLR" access="Read/Write" description="GPIO Clear Function Enable Register. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_EN to 0, without affecting other bits in that register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ALL" description="Mask of all of the pins on the port." />
    </Register>
    <Register start="+0x0C" size="0" name="OUT_EN" access="Read/Write" description="GPIO Output Enable Register. Each bit controls the GPIO_OUT_EN setting for one GPIO pin in the associated port." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPIO_OUT_EN" description="Mask of all of the pins on the port.">
        <Enum name="dis" start="0" description="GPIO Output Disable" />
        <Enum name="en" start="1" description="GPIO Output Enable" />
      </BitField>
    </Register>
    <Register start="+0x10" size="0" name="OUT_EN_SET" access="Read/Write" description="GPIO Output Enable Set Function Enable Register. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_OUT_EN to 1, without affecting other bits in that register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ALL" description="Mask of all of the pins on the port." />
    </Register>
    <Register start="+0x14" size="0" name="OUT_EN_CLR" access="Read/Write" description="GPIO Output Enable Clear Function Enable Register. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_OUT_EN to 0, without affecting other bits in that register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ALL" description="Mask of all of the pins on the port." />
    </Register>
    <Register start="+0x18" size="0" name="OUT" access="Read/Write" description="GPIO Output Register. Each bit controls the GPIO_OUT setting for one pin in the associated port. This register can be written either directly, or by using the GPIO_OUT_SET and GPIO_OUT_CLR registers." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPIO_OUT" description="Mask of all of the pins on the port.">
        <Enum name="low" start="0" description="Drive Logic 0 (low) on GPIO output." />
        <Enum name="high" start="1" description="Drive logic 1 (high) on GPIO output." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="0" name="OUT_SET" access="WriteOnly" description="GPIO Output Set. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_OUT to 1, without affecting other bits in that register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPIO_OUT_SET" description="Mask of all of the pins on the port.">
        <Enum name="no" start="0" description="No Effect." />
        <Enum name="set" start="1" description="Set GPIO_OUT bit in this position to '1'" />
      </BitField>
    </Register>
    <Register start="+0x20" size="0" name="OUT_CLR" access="WriteOnly" description="GPIO Output Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_OUT to 0, without affecting other bits in that register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPIO_OUT_CLR" description="Mask of all of the pins on the port." />
    </Register>
    <Register start="+0x24" size="0" name="IN" access="ReadOnly" description="GPIO Input Register. Read-only register to read from the logic states of the GPIO pins on this port." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPIO_IN" description="Mask of all of the pins on the port." />
    </Register>
    <Register start="+0x28" size="0" name="INT_MOD" access="Read/Write" description="GPIO Interrupt Mode Register. Each bit in this register controls the interrupt mode setting for the associated GPIO pin on this port." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPIO_INT_MOD" description="Mask of all of the pins on the port.">
        <Enum name="level" start="0" description="Interrupts for this pin are level triggered." />
        <Enum name="edge" start="1" description="Interrupts for this pin are edge triggered." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="0" name="INT_POL" access="Read/Write" description="GPIO Interrupt Polarity Register. Each bit in this register controls the interrupt polarity setting for one GPIO pin in the associated port." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPIO_INT_POL" description="Mask of all of the pins on the port.">
        <Enum name="falling" start="0" description="Interrupts are latched on a falling edge or low level condition for this pin." />
        <Enum name="rising" start="1" description="Interrupts are latched on a rising edge or high condition for this pin." />
      </BitField>
    </Register>
    <Register start="+0x34" size="0" name="INT_EN" access="Read/Write" description="GPIO Interrupt Enable Register. Each bit in this register controls the GPIO interrupt enable for the associated pin on the GPIO port." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPIO_INT_EN" description="Mask of all of the pins on the port.">
        <Enum name="dis" start="0" description="Interrupts are disabled for this GPIO pin." />
        <Enum name="en" start="1" description="Interrupts are enabled for this GPIO pin." />
      </BitField>
    </Register>
    <Register start="+0x38" size="0" name="INT_EN_SET" access="Read/Write" description="GPIO Interrupt Enable Set. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_INT_EN to 1, without affecting other bits in that register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPIO_INT_EN_SET" description="Mask of all of the pins on the port.">
        <Enum name="no" start="0" description="No effect." />
        <Enum name="set" start="1" description="Set GPIO_INT_EN bit in this position to '1'" />
      </BitField>
    </Register>
    <Register start="+0x3C" size="0" name="INT_EN_CLR" access="Read/Write" description="GPIO Interrupt Enable Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_INT_EN to 0, without affecting other bits in that register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPIO_INT_EN_CLR" description="Mask of all of the pins on the port.">
        <Enum name="no" start="0" description="No Effect." />
        <Enum name="clear" start="1" description="Clear GPIO_INT_EN bit in this position to '0'" />
      </BitField>
    </Register>
    <Register start="+0x40" size="0" name="INT_STAT" access="ReadOnly" description="GPIO Interrupt Status Register. Each bit in this register contains the pending interrupt status for the associated GPIO pin in this port." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPIO_INT_STAT" description="Mask of all of the pins on the port.">
        <Enum name="no" start="0" description="No Interrupt is pending on this GPIO pin." />
        <Enum name="pending" start="1" description="An Interrupt is pending on this GPIO pin." />
      </BitField>
    </Register>
    <Register start="+0x48" size="0" name="INT_CLR" access="Read/Write" description="GPIO Status Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_INT_STAT to 0, without affecting other bits in that register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ALL" description="Mask of all of the pins on the port." />
    </Register>
    <Register start="+0x4C" size="0" name="WAKE_EN" access="Read/Write" description="GPIO Wake Enable Register. Each bit in this register controls the PMU wakeup enable for the associated GPIO pin in this port." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPIO_WAKE_EN" description="Mask of all of the pins on the port.">
        <Enum name="dis" start="0" description="PMU wakeup for this GPIO is disabled." />
        <Enum name="en" start="1" description="PMU wakeup for this GPIO is enabled." />
      </BitField>
    </Register>
    <Register start="+0x50" size="0" name="WAKE_EN_SET" access="Read/Write" description="GPIO Wake Enable Set. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_WAKE_EN to 1, without affecting other bits in that register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ALL" description="Mask of all of the pins on the port." />
    </Register>
    <Register start="+0x54" size="0" name="WAKE_EN_CLR" access="Read/Write" description="GPIO Wake Enable Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_WAKE_EN to 0, without affecting other bits in that register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ALL" description="Mask of all of the pins on the port." />
    </Register>
    <Register start="+0x5C" size="0" name="INT_DUAL_EDGE" access="Read/Write" description="GPIO Interrupt Dual Edge Mode Register. Each bit in this register selects dual edge mode for the associated GPIO pin in this port." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPIO_INT_DUAL_EDGE" description="Mask of all of the pins on the port.">
        <Enum name="no" start="0" description="No Effect." />
        <Enum name="en" start="1" description="Dual Edge mode is enabled. If edge-triggered interrupts are enabled on this GPIO pin, then both rising and falling edges will trigger interrupts regardless of the GPIO_INT_POL setting." />
      </BitField>
    </Register>
    <Register start="+0x60" size="0" name="PAD_CFG1" access="Read/Write" description="GPIO Input Mode Config 1. Each bit in this register enables the weak pull-up for the associated GPIO pin in this port." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPIO_PAD_CFG1" description="The two bits in GPIO_PAD_CFG1 and GPIO_PAD_CFG2 for each GPIO pin work together to determine the pad mode when the GPIO is set to input mode.">
        <Enum name="impedance" start="0" description="High Impedance." />
        <Enum name="pu" start="1" description="Weak pull-up mode." />
        <Enum name="pd" start="2" description="weak pull-down mode." />
      </BitField>
    </Register>
    <Register start="+0x64" size="0" name="PAD_CFG2" access="Read/Write" description="GPIO Input Mode Config 2. Each bit in this register enables the weak pull-up for the associated GPIO pin in this port." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPIO_PAD_CFG2" description="The two bits in GPIO_PAD_CFG1 and GPIO_PAD_CFG2 for each GPIO pin work together to determine the pad mode when the GPIO is set to input mode.">
        <Enum name="impedance" start="0" description="High Impedance." />
        <Enum name="pu" start="1" description="Weak pull-up mode." />
        <Enum name="pd" start="2" description="weak pull-down mode." />
      </BitField>
    </Register>
    <Register start="+0x68" size="0" name="EN1" access="Read/Write" description="GPIO Alternate Function Enable Register. Each bit in this register selects between primary/secondary functions for the associated GPIO pin in this port." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPIO_EN1" description="Mask of all of the pins on the port.">
        <Enum name="primary" start="0" description="Primary function selected." />
        <Enum name="secondary" start="1" description="Secondary function selected." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="0" name="EN1_SET" access="Read/Write" description="GPIO Alternate Function Set. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_EN1 to 1, without affecting other bits in that register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ALL" description="Mask of all of the pins on the port." />
    </Register>
    <Register start="+0x70" size="0" name="EN1_CLR" access="Read/Write" description="GPIO Alternate Function Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_EN1 to 0, without affecting other bits in that register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ALL" description="Mask of all of the pins on the port." />
    </Register>
    <Register start="+0x74" size="0" name="EN2" access="Read/Write" description="GPIO Alternate Function Enable Register. Each bit in this register selects between primary/secondary functions for the associated GPIO pin in this port." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPIO_EN2" description="Mask of all of the pins on the port.">
        <Enum name="primary" start="0" description="Primary function selected." />
        <Enum name="secondary" start="1" description="Secondary function selected." />
      </BitField>
    </Register>
    <Register start="+0x78" size="0" name="EN2_SET" access="Read/Write" description="GPIO Alternate Function 2 Set. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_EN2 to 1, without affecting other bits in that register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ALL" description="Mask of all of the pins on the port." />
    </Register>
    <Register start="+0x7C" size="0" name="EN2_CLR" access="Read/Write" description="GPIO Wake Alternate Function Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_EN2 to 0, without affecting other bits in that register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ALL" description="Mask of all of the pins on the port." />
    </Register>
    <Register start="+0xA8" size="0" name="IS" access="Read/Write" description="Input Hysteresis Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
    <Register start="+0xAC" size="0" name="SR" access="Read/Write" description="Slew Rate Select Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
    <Register start="+0xB0" size="0" name="DS" access="Read/Write" description="GPIO Drive Strength Register. Each bit in this register selects the drive strength for the associated GPIO pin in this port. Refer to the Datasheet for sink/source current of GPIO pins in each mode." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DS" description="Mask of all of the pins on the port.">
        <Enum name="ld" start="0" description="GPIO port pin is in low-drive mode." />
        <Enum name="hd" start="1" description="GPIO port pin is in high-drive mode." />
      </BitField>
    </Register>
    <Register start="+0xB4" size="0" name="DS1" access="Read/Write" description="GPIO Drive Strength 1 Register. Each bit in this register selects the drive strength for the associated GPIO pin in this port. Refer to the Datasheet for sink/source current of GPIO pins in each mode." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ALL" description="Mask of all of the pins on the port." />
    </Register>
    <Register start="+0xB8" size="0" name="PS" access="Read/Write" description="GPIO Pull Select Mode." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ALL" description="Mask of all of the pins on the port." />
    </Register>
    <Register start="+0xC0" size="0" name="VSSEL" access="Read/Write" description="GPIO Voltage Select." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ALL" description="Mask of all of the pins on the port." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C0" start="0x4001D000" description="Inter-Integrated Circuit.">
    <Register start="+0x00" size="4" name="CTRL" access="Read/Write" description="Control Register0." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="I2C_EN" description="I2C Enable.">
        <Enum name="dis" start="0" description="Disable I2C." />
        <Enum name="en" start="1" description="enable I2C." />
      </BitField>
      <BitField start="1" size="1" name="MST" description="Master Mode Enable.">
        <Enum name="slave_mode" start="0" description="Slave Mode." />
        <Enum name="master_mode" start="1" description="Master Mode." />
      </BitField>
      <BitField start="2" size="1" name="GEN_CALL_ADDR" description="General Call Address Enable.">
        <Enum name="dis" start="0" description="Ignore Gneral Call Address." />
        <Enum name="en" start="1" description="Acknowledge general call address." />
      </BitField>
      <BitField start="3" size="1" name="RX_MODE" description="Interactive Receive Mode.">
        <Enum name="dis" start="0" description="Disable Interactive Receive Mode." />
        <Enum name="en" start="1" description="Enable Interactive Receive Mode." />
      </BitField>
      <BitField start="4" size="1" name="RX_MODE_ACK" description="Data Acknowledge. This bit defines the acknowledge bit returned by the I2C receiver while IRXM = 1 HW forces ACK to 0 when IRXM = 0.">
        <Enum name="ack" start="0" description="return ACK (pulling SDA LOW)." />
        <Enum name="nack" start="1" description="return NACK (leaving SDA HIGH)." />
      </BitField>
      <BitField start="6" size="1" name="SCL_OUT" description="SCL Output. This bits control SCL output when SWOE =1.">
        <Enum name="drive_scl_low" start="0" description="Drive SCL low." />
        <Enum name="release_scl" start="1" description="Release SCL." />
      </BitField>
      <BitField start="7" size="1" name="SDA_OUT" description="SDA Output. This bits control SDA output when SWOE = 1.">
        <Enum name="drive_sda_low" start="0" description="Drive SDA low." />
        <Enum name="release_sda" start="1" description="Release SDA." />
      </BitField>
      <BitField start="8" size="1" name="SCL" description="SCL status. This bit reflects the logic gate of SCL signal." />
      <BitField start="9" size="1" name="SDA" description="SDA status. THis bit reflects the logic gate of SDA signal." />
      <BitField start="10" size="1" name="SW_OUT_EN" description="Software Output Enable.">
        <Enum name="outputs_disable" start="0" description="I2C Outputs SCLO and SDAO disabled." />
        <Enum name="outputs_enable" start="1" description="I2C Outputs SCLO and SDAO enabled." />
      </BitField>
      <BitField start="11" size="1" name="READ" description="Read. This bit reflects the R/W bit of an address match (AMI = 1) or general call match(GCI = 1). This bit is valid 3 cycles after the relevant interrupt bit is set.">
        <Enum name="write" start="0" description="Write." />
        <Enum name="read" start="1" description="Read." />
      </BitField>
      <BitField start="12" size="1" name="SCL_CLK_STRECH_DIS" description="This bit will disable slave clock stretching when set.">
        <Enum name="en" start="0" description="Slave clock stretching enabled." />
        <Enum name="dis" start="1" description="Slave clock stretching disabled." />
      </BitField>
      <BitField start="13" size="1" name="SCL_PP_MODE" description="SCL Push-Pull Mode. This bit controls whether SCL is operated in a the I2C standard open-drain mode, or in a non-standard push-pull mode where the Hi-Z output isreplaced with Drive-1. The non-standard mode should only be used when operating as a master and communicating with slaves that are guaranteed to never drive SCL low.">
        <Enum name="dis" start="0" description="Standard open-drain operation: drive low for 0, Hi-Z for 1" />
        <Enum name="en" start="1" description="Non-standard push-pull operation: drive low for 0, drive high for 1" />
      </BitField>
      <BitField start="15" size="1" name="HS_MODE" description="Hs-mode Enable.">
        <Enum name="dis" start="0" description="Hs-mode disabled." />
        <Enum name="en" start="1" description="Hs-mode enabled." />
      </BitField>
    </Register>
    <Register start="+0x04" size="4" name="STATUS" access="Read/Write" description="Status Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BUS" description="Bus Status.">
        <Enum name="idle" start="0" description="I2C Bus Idle." />
        <Enum name="busy" start="1" description="I2C Bus Busy." />
      </BitField>
      <BitField start="1" size="1" name="RX_EMPTY" description="RX empty.">
        <Enum name="not_empty" start="0" description="Not Empty." />
        <Enum name="empty" start="1" description="Empty." />
      </BitField>
      <BitField start="2" size="1" name="RX_FULL" description="RX Full.">
        <Enum name="not_full" start="0" description="Not Full." />
        <Enum name="full" start="1" description="Full." />
      </BitField>
      <BitField start="3" size="1" name="TX_EMPTY" description="TX Empty.">
        <Enum name="not_empty" start="0" description="Not Empty." />
        <Enum name="empty" start="1" description="Empty." />
      </BitField>
      <BitField start="4" size="1" name="TX_FULL" description="TX Full.">
        <Enum name="not_empty" start="0" description="Not Empty." />
        <Enum name="empty" start="1" description="Empty." />
      </BitField>
      <BitField start="5" size="1" name="CLK_MODE" description="Clock Mode.">
        <Enum name="not_actively_driving_scl_clock" start="0" description="Device not actively driving SCL clock cycles." />
        <Enum name="actively_driving_scl_clock" start="1" description="Device operating as master and actively driving SCL clock cycles." />
      </BitField>
      <BitField start="8" size="4" name="STATUS" description="Controller Status.">
        <Enum name="idle" start="0" description="Controller Idle." />
        <Enum name="mtx_addr" start="1" description="master Transmit address." />
        <Enum name="mrx_addr_ack" start="2" description="Master Receive address ACK." />
        <Enum name="mtx_ex_addr" start="3" description="Master Transmit extended address." />
        <Enum name="mrx_ex_addr" start="4" description="Master Receive extended address ACK." />
        <Enum name="srx_addr" start="5" description="Slave Receive address." />
        <Enum name="stx_addr_ack" start="6" description="Slave Transmit address ACK." />
        <Enum name="srx_ex_addr" start="7" description="Slave Receive extended address." />
        <Enum name="stx_ex_addr_ack" start="8" description="Slave Transmit extended address ACK." />
        <Enum name="tx" start="9" description="Transmit data (master or slave)." />
        <Enum name="rx_ack" start="10" description="Receive data ACK (master or slave)." />
        <Enum name="rx" start="11" description="Receive data (master or slave)." />
        <Enum name="tx_ack" start="12" description="Transmit data ACK (master or slave)." />
        <Enum name="nack" start="13" description="NACK stage (master or slave)." />
        <Enum name="by_st" start="15" description="Bystander state (ongoing transaction but not participant- another master addressing another slave)." />
      </BitField>
    </Register>
    <Register start="+0x08" size="4" name="INT_FL0" access="Read/Write" description="Interrupt Status Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DONE" description="Transfer Done Interrupt.">
        <Enum name="inactive" start="0" description="No Interrupt is Pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="1" size="1" name="RX_MODE" description="Interactive Receive Interrupt.">
        <Enum name="inactive" start="0" description="No Interrupt is Pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="2" size="1" name="GEN_CALL_ADDR" description="Slave General Call Address Match Interrupt.">
        <Enum name="inactive" start="0" description="No Interrupt is Pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="3" size="1" name="ADDR_MATCH" description="Slave Address Match Interrupt.">
        <Enum name="inactive" start="0" description="No Interrupt is Pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="4" size="1" name="RX_THRESH" description="Receive Threshold Interrupt. This bit is automaticcaly cleared when RX_FIFO is below the threshold level.">
        <Enum name="inactive" start="0" description="No interrupt is pending." />
        <Enum name="pending" start="1" description="An interrupt is pending. RX_FIFO equal or more bytes than the threshold." />
      </BitField>
      <BitField start="5" size="1" name="TX_THRESH" description="Transmit Threshold Interrupt. This bit is automaticcaly cleared when TX_FIFO is above the threshold level.">
        <Enum name="inactive" start="0" description="No interrupt is pending." />
        <Enum name="pending" start="1" description="An interrupt is pending. TX_FIFO has equal or less bytes than the threshold." />
      </BitField>
      <BitField start="6" size="1" name="STOP" description="STOP Interrupt.">
        <Enum name="inactive" start="0" description="No interrupt is pending." />
        <Enum name="pending" start="1" description="An interrupt is pending. TX_FIFO has equal or less bytes than the threshold." />
      </BitField>
      <BitField start="7" size="1" name="ADDR_ACK" description="Address Acknowledge Interrupt.">
        <Enum name="inactive" start="0" description="No Interrupt is Pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="8" size="1" name="ARB_ER" description="Arbritation error Interrupt.">
        <Enum name="inactive" start="0" description="No Interrupt is Pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="9" size="1" name="TO_ER" description="timeout Error Interrupt.">
        <Enum name="inactive" start="0" description="No Interrupt is Pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="10" size="1" name="ADDR_NACK_ER" description="Address NACK Error Interrupt.">
        <Enum name="inactive" start="0" description="No Interrupt is Pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="11" size="1" name="DATA_ER" description="Data NACK Error Interrupt.">
        <Enum name="inactive" start="0" description="No Interrupt is Pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="12" size="1" name="DO_NOT_RESP_ER" description="Do Not Respond Error Interrupt.">
        <Enum name="inactive" start="0" description="No Interrupt is Pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="13" size="1" name="START_ER" description="Start Error Interrupt.">
        <Enum name="inactive" start="0" description="No Interrupt is Pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="14" size="1" name="STOP_ER" description="Stop Error Interrupt.">
        <Enum name="inactive" start="0" description="No Interrupt is Pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="15" size="1" name="TX_LOCK_OUT" description="Transmit Lock Out Interrupt." />
    </Register>
    <Register start="+0x0C" size="4" name="INT_EN0" access="Read/Write" description="Interrupt Enable Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DONE" description="Transfer Done Interrupt Enable.">
        <Enum name="dis" start="0" description="Interrupt disabled." />
        <Enum name="en" start="1" description="Interrupt enabled when DONE = 1." />
      </BitField>
      <BitField start="1" size="1" name="RX_MODE" description="Description not available.">
        <Enum name="dis" start="0" description="Interrupt disabled." />
        <Enum name="en" start="1" description="Interrupt enabled when RX_MODE = 1." />
      </BitField>
      <BitField start="2" size="1" name="GEN_CTRL_ADDR" description="Slave mode general call address match received input enable.">
        <Enum name="dis" start="0" description="Interrupt disabled." />
        <Enum name="en" start="1" description="Interrupt enabled when GEN_CTRL_ADDR = 1." />
      </BitField>
      <BitField start="3" size="1" name="ADDR_MATCH" description="Slave mode incoming address match interrupt.">
        <Enum name="dis" start="0" description="Interrupt disabled." />
        <Enum name="en" start="1" description="Interrupt enabled when ADDR_MATCH = 1." />
      </BitField>
      <BitField start="4" size="1" name="RX_THRESH" description="RX FIFO Above Treshold Level Interrupt Enable.">
        <Enum name="dis" start="0" description="Interrupt disabled." />
        <Enum name="en" start="1" description="Interrupt enabled." />
      </BitField>
      <BitField start="5" size="1" name="TX_THRESH" description="TX FIFO Below Treshold Level Interrupt Enable.">
        <Enum name="dis" start="0" description="Interrupt disabled." />
        <Enum name="en" start="1" description="Interrupt enabled." />
      </BitField>
      <BitField start="6" size="1" name="STOP" description="Stop Interrupt Enable">
        <Enum name="dis" start="0" description="Interrupt disabled." />
        <Enum name="en" start="1" description="Interrupt enabled when STOP = 1." />
      </BitField>
      <BitField start="7" size="1" name="ADDR_ACK" description="Received Address ACK from Slave Interrupt.">
        <Enum name="dis" start="0" description="Interrupt disabled." />
        <Enum name="en" start="1" description="Interrupt enabled." />
      </BitField>
      <BitField start="8" size="1" name="ARB_ER" description="Master Mode Arbitration Lost Interrupt.">
        <Enum name="dis" start="0" description="Interrupt disabled." />
        <Enum name="en" start="1" description="Interrupt enabled." />
      </BitField>
      <BitField start="9" size="1" name="TO_ER" description="Timeout Error Interrupt Enable.">
        <Enum name="dis" start="0" description="Interrupt disabled." />
        <Enum name="en" start="1" description="Interrupt enabled." />
      </BitField>
      <BitField start="10" size="1" name="ADDR_ER" description="Master Mode Address NACK Received Interrupt.">
        <Enum name="dis" start="0" description="Interrupt disabled." />
        <Enum name="en" start="1" description="Interrupt enabled." />
      </BitField>
      <BitField start="11" size="1" name="DATA_ER" description="Master Mode Data NACK Received Interrupt.">
        <Enum name="dis" start="0" description="Interrupt disabled." />
        <Enum name="en" start="1" description="Interrupt enabled." />
      </BitField>
      <BitField start="12" size="1" name="DO_NOT_RESP_ER" description="Slave Mode Do Not Respond Interrupt.">
        <Enum name="dis" start="0" description="Interrupt disabled." />
        <Enum name="en" start="1" description="Interrupt enabled." />
      </BitField>
      <BitField start="13" size="1" name="START_ER" description="Out of Sequence START condition detected interrupt.">
        <Enum name="dis" start="0" description="Interrupt disabled." />
        <Enum name="en" start="1" description="Interrupt enabled." />
      </BitField>
      <BitField start="14" size="1" name="STOP_ER" description="Out of Sequence STOP condition detected interrupt.">
        <Enum name="dis" start="0" description="Interrupt disabled." />
        <Enum name="en" start="1" description="Interrupt enabled." />
      </BitField>
      <BitField start="15" size="1" name="TX_LOCK_OUT" description="TX FIFO Locked Out Interrupt.">
        <Enum name="dis" start="0" description="Interrupt disabled." />
        <Enum name="en" start="1" description="Interrupt enabled when TXLOIE = 1." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="INT_FL1" access="Read/Write" description="Interrupt Status Register 1." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RX_OVERFLOW" description="Receiver Overflow Interrupt. When operating as a slave receiver, this bit is set when you reach the first data bit and the RX FIFO and shift register are both full.">
        <Enum name="inactive" start="0" description="No Interrupt is Pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="1" size="1" name="TX_UNDERFLOW" description="Transmit Underflow Interrupt. When operating as a slave transmitter, this bit is set when you reach the first data bit and the TX FIFO is empty and the master is still asking for more data (i.e the master hasn't sent a NACK yet).">
        <Enum name="inactive" start="0" description="No Interrupt is Pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="INT_EN1" access="Read/Write" description="Interrupt Staus Register 1." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RX_OVERFLOW" description="Receiver Overflow Interrupt Enable.">
        <Enum name="dis" start="0" description="No Interrupt is Pending." />
        <Enum name="en" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="1" size="1" name="TX_UNDERFLOW" description="Transmit Underflow Interrupt Enable.">
        <Enum name="dis" start="0" description="No Interrupt is Pending." />
        <Enum name="en" start="1" description="An interrupt is pending." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="FIFO_LEN" access="Read/Write" description="FIFO Configuration Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RX_LEN" description="Receive FIFO Length." />
      <BitField start="8" size="8" name="TX_LEN" description="Transmit FIFO Length." />
    </Register>
    <Register start="+0x1C" size="4" name="RX_CTRL0" access="Read/Write" description="Receive Control Register 0." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DNR" description="Do Not Respond.">
        <Enum name="respond" start="0" description="Always respond to address match." />
        <Enum name="not_respond_rx_fifo_empty" start="1" description="Do not respond to address match when RX_FIFO is not empty." />
      </BitField>
      <BitField start="7" size="1" name="RX_FLUSH" description="Receive FIFO Flush. This bit is automatically cleared to 0 after the operation. Setting this bit to 1 will affect RX_FIFO status.">
        <Enum name="not_flushed" start="0" description="FIFO not flushed." />
        <Enum name="flush" start="1" description="Flush RX_FIFO." />
      </BitField>
      <BitField start="8" size="4" name="RX_THRESH" description="Receive FIFO Threshold. These bits define the RX_FIFO interrupt threshold." />
    </Register>
    <Register start="+0x20" size="4" name="RX_CTRL1" access="Read/Write" description="Receive Control Register 1." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RX_CNT" description="Receive Count Bits. These bits define the number of bytes to be received in a transaction, except for the case RXCNT = 0. RXCNT = 0 means 256 bytes to be received in a transaction." />
      <BitField start="8" size="4" name="RX_FIFO" description="Receive FIFO Count. These bits reflect the number of byte in the RX_FIFO. These bits are flushed when I2CEN = 0." />
    </Register>
    <Register start="+0x24" size="4" name="TX_CTRL0" access="Read/Write" description="Transmit Control Register 0." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TX_PRELOAD" description="Transmit FIFO Preaload Mode. Setting this bit will allow for high speed application to preload the transmit FIFO prior to Slave Address Match." />
      <BitField start="1" size="1" name="TX_READY_MODE" description="Transmit FIFO Ready Manual Mode.">
        <Enum name="en" start="0" description="HW control of I2CTXRDY enabled." />
        <Enum name="dis" start="1" description="HW control of I2CTXRDY disabled." />
      </BitField>
      <BitField start="7" size="1" name="TX_FLUSH" description="Transmit FIFO Flush. This bit is automatically cleared to 0 after the operation.">
        <Enum name="not_flushed" start="0" description="FIFO not flushed." />
        <Enum name="flush" start="1" description="Flush TX_FIFO." />
      </BitField>
      <BitField start="8" size="4" name="TX_THRESH" description="Transmit FIFO Threshold. These bits define the TX_FIFO interrupt threshold." />
    </Register>
    <Register start="+0x28" size="4" name="TX_CTRL1" access="Read/Write" description="Transmit Control Register 1." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TX_READY" description="Transmit FIFO Preload Ready." />
      <BitField start="1" size="1" name="TX_LAST" description="Transmit Last. This bit is used in slave mod only. Do not use when preloading (cleared by hardware).">
        <Enum name="hold_scl_low" start="0" description="Hold SCL low on TX_FIFO empty." />
        <Enum name="end_transaction" start="1" description="End transaction on TX_FIFO empty." />
      </BitField>
      <BitField start="8" size="4" name="TX_FIFO" description="Transmit FIFO Count. These bits reflect the number of bytes in the TX_FIFO." />
    </Register>
    <Register start="+0x2C" size="4" name="FIFO" access="Read/Write" description="Data Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Data is read from or written to this location. Transmit and receive FIFO are separate but both are addressed at this location." />
    </Register>
    <Register start="+0x30" size="4" name="MASTER_CTRL" access="Read/Write" description="Master Control Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="START" description="Setting this bit to 1 will start a master transfer." />
      <BitField start="1" size="1" name="RESTART" description="Setting this bit to 1 will generate a repeated START." />
      <BitField start="2" size="1" name="STOP" description="Setting this bit to 1 will generate a STOP condition." />
      <BitField start="7" size="1" name="SL_EX_ADDR" description="Slave Extend Address Select.">
        <Enum name="7_bits_address" start="0" description="7-bit address." />
        <Enum name="10_bits_address" start="1" description="10-bit address." />
      </BitField>
      <BitField start="8" size="3" name="MASTER_CODE" description="Master Code. These bits set the Master Code used in Hs-mode operation." />
      <BitField start="11" size="1" name="SCL_SPEED_UP" description="Serial Clock speed Up. Setting this bit disables the master's monitoring of SCL state for other external masters or slaves.">
        <Enum name="en" start="0" description="Master monitors SCL state." />
        <Enum name="dis" start="1" description="SCL state monitoring disabled." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="CLK_LO" access="Read/Write" description="Clock Low Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CLK_LO" description="Clock low. In master mode, these bits define the SCL low period. In slave mode, these bits define the time SCL will be held low after data is outputted." />
    </Register>
    <Register start="+0x38" size="4" name="CLK_HI" access="Read/Write" description="Clock high Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CKH" description="Clock High. In master mode, these bits define the SCL high period." />
    </Register>
    <Register start="+0x40" size="4" name="TIMEOUT" access="Read/Write" description="Timeout Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TO" description="Timeout. Timeout = I2C_CLKIN * (TO*8+3)." />
    </Register>
    <Register start="+0x44" size="4" name="SLAVE_ADDR" access="Read/Write" description="Slave Address Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="SLAVE_ADDR" description="Slave Address." />
      <BitField start="15" size="1" name="EX_ADDR" description="Extended Address Select.">
        <Enum name="7_bits_address" start="0" description="7-bit address." />
        <Enum name="10_bits_address" start="1" description="10-bit address." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="DMA" access="Read/Write" description="DMA Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TX_EN" description="TX channel enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="RX_EN" description="RX channel enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ICC0" start="0x4002A000" description="Instruction Cache Controller Registers">
    <Register start="+0x0000" size="0" name="CACHE_ID" access="ReadOnly" description="Cache ID Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="RELNUM" description="Release Number. Identifies the RTL release version." />
      <BitField start="6" size="4" name="PARTNUM" description="Part Number. This field reflects the value of C_ID_PART_NUMBER configuration parameter." />
      <BitField start="10" size="6" name="CCHID" description="Cache ID. This field reflects the value of the C_ID_CACHEID configuration parameter." />
    </Register>
    <Register start="+0x0004" size="0" name="MEMCFG" access="ReadOnly" description="Memory Configuration Register." reset_value="0x00080008" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCHSZ" description="Cache Size. Indicates total size in Kbytes of cache." />
      <BitField start="16" size="16" name="MEMSZ" description="Main Memory Size. Indicates the total size, in units of 128 Kbytes, of code memory accessible to the cache controller." />
    </Register>
    <Register start="+0x0100" size="0" name="CACHE_CTRL" access="Read/Write" description="Cache Control and Status Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CACHE_EN" description="Cache Enable. Controls whether the cache is bypassed or is in use. Changing the state of this bit will cause the instruction cache to be flushed and its contents invalidated.">
        <Enum name="dis" start="0" description="Cache Bypassed. Instruction data is stored in the line fill buffer but is not written to main cache memory array." />
        <Enum name="en" start="1" description="Cache Enabled." />
      </BitField>
      <BitField start="16" size="1" name="CACHE_RDY" description="Cache Ready flag. Cleared by hardware when at any time the cache as a whole is invalidated (including a system reset). When this bit is 0, the cache is effectively in bypass mode (instruction fetches will come from main memory or from the line fill buffer). Set by hardware when the invalidate operation is complete and the cache is ready.">
        <Enum name="notReady" start="0" description="Not Ready." />
        <Enum name="ready" start="1" description="Ready." />
      </BitField>
    </Register>
    <Register start="+0x0700" size="0" name="INVALIDATE" access="Read/Write" description="Invalidate All Registers." reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
  </RegisterGroup>
  <RegisterGroup name="ICC1" start="0x4002F000" description="Instruction Cache Controller Registers 1">
    <Register start="+0x0000" size="0" name="CACHE_ID" access="ReadOnly" description="Cache ID Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="RELNUM" description="Release Number. Identifies the RTL release version." />
      <BitField start="6" size="4" name="PARTNUM" description="Part Number. This field reflects the value of C_ID_PART_NUMBER configuration parameter." />
      <BitField start="10" size="6" name="CCHID" description="Cache ID. This field reflects the value of the C_ID_CACHEID configuration parameter." />
    </Register>
    <Register start="+0x0004" size="0" name="MEMCFG" access="ReadOnly" description="Memory Configuration Register." reset_value="0x00080008" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCHSZ" description="Cache Size. Indicates total size in Kbytes of cache." />
      <BitField start="16" size="16" name="MEMSZ" description="Main Memory Size. Indicates the total size, in units of 128 Kbytes, of code memory accessible to the cache controller." />
    </Register>
    <Register start="+0x0100" size="0" name="CACHE_CTRL" access="Read/Write" description="Cache Control and Status Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CACHE_EN" description="Cache Enable. Controls whether the cache is bypassed or is in use. Changing the state of this bit will cause the instruction cache to be flushed and its contents invalidated.">
        <Enum name="dis" start="0" description="Cache Bypassed. Instruction data is stored in the line fill buffer but is not written to main cache memory array." />
        <Enum name="en" start="1" description="Cache Enabled." />
      </BitField>
      <BitField start="16" size="1" name="CACHE_RDY" description="Cache Ready flag. Cleared by hardware when at any time the cache as a whole is invalidated (including a system reset). When this bit is 0, the cache is effectively in bypass mode (instruction fetches will come from main memory or from the line fill buffer). Set by hardware when the invalidate operation is complete and the cache is ready.">
        <Enum name="notReady" start="0" description="Not Ready." />
        <Enum name="ready" start="1" description="Ready." />
      </BitField>
    </Register>
    <Register start="+0x0700" size="0" name="INVALIDATE" access="Read/Write" description="Invalidate All Registers." reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
  </RegisterGroup>
  <RegisterGroup name="PWRSEQ" start="0x40006800" description="Power Sequencer / Low Power Control Register.">
    <Register start="+0x00" size="0" name="LPCN" access="Read/Write" description="Low Power Control Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="RAMRET" description="System RAM retention in BACKUP mode. These two bits are used in conjuction with RREGEN bit.">
        <Enum name="dis" start="0" description="Disable Ram Retention." />
        <Enum name="en1" start="1" description="Enable System RAM 0 retention." />
        <Enum name="en2" start="2" description="Enable System RAM 0 and 1 retention." />
        <Enum name="en3" start="3" description="Enable System RAM 0 and 1 retention, if RREGEN=0, Enable all System RAM retention." />
      </BitField>
      <BitField start="8" size="1" name="RREGEN" description="Retention Regulator Enable. This bit controls the retention regulator in BACKUP mode.">
        <Enum name="dis" start="0" description="Disabled." />
        <Enum name="en" start="1" description="Enabled." />
      </BitField>
      <BitField start="9" size="1" name="BCKGRND" description="Background Mode ENable. This bit allows low-power background mode operations, while the CPU is in DeepSleep.">
        <Enum name="dis" start="0" description="Disabled." />
        <Enum name="en" start="1" description="Enabled." />
      </BitField>
      <BitField start="10" size="1" name="FWKM" description="Fast Wake-Up Mode. This bit enables fast wake-up from DeepSleep mode. (5uS typical).">
        <Enum name="dis" start="0" description="Disabled." />
        <Enum name="en" start="1" description="Enabled." />
      </BitField>
      <BitField start="11" size="1" name="BGOFF" description="Bandgap OFF. This controls the System Bandgap in DeepSleep mode.">
        <Enum name="on" start="0" description="Bandgap is always ON." />
        <Enum name="off" start="1" description="Bandgap is OFF in DeepSleep mode(default)." />
      </BitField>
      <BitField start="12" size="1" name="PORVDDCMD" description="VDDC(VCore) Power-On Reset Monitor Disable. This bit controls the Power-On Reset monitor on VDDC supply in DeepSleep and BACKUP mode.">
        <Enum name="dis" start="0" description="Disabled." />
        <Enum name="en" start="1" description="Enabled." />
      </BitField>
      <BitField start="20" size="1" name="VDDCMD" description="VDDC(Vcore) Monitor Disable. This bit controls the power monitor on the VCore supply in all operating modes.">
        <Enum name="en" start="0" description="Enable if Bandgap is ON(default)" />
        <Enum name="dis" start="1" description="Disabled." />
      </BitField>
      <BitField start="21" size="1" name="VRTCMD" description="VRTC Monitor Disable. This bit controls the power monitor on the Always-On Supply in all operating modes.">
        <Enum name="en" start="0" description="Enable if Bandgap is ON(default)" />
        <Enum name="dis" start="1" description="Disabled." />
      </BitField>
      <BitField start="22" size="1" name="VDDAMD" description="VDDA Monitor Disable. This bit controls the power monitor of the Analog Supply in all operating modes.">
        <Enum name="en" start="0" description="Enable if Bandgap is ON(default)" />
        <Enum name="dis" start="1" description="Disabled." />
      </BitField>
      <BitField start="23" size="1" name="VDDIOMD" description="VDDIO Monitor Disable. This bit controls the power monitor of the Analog Supply in all operating modes.">
        <Enum name="en" start="0" description="Enable if Bandgap is ON(default)" />
        <Enum name="dis" start="1" description="Disabled." />
      </BitField>
      <BitField start="24" size="1" name="VDDIOHMD" description="VFDDIOH Monitor Disable. This bit controls the power monitor of the Analog Supply in all operating modes.">
        <Enum name="en" start="0" description="Enable if Bandgap is ON(default)" />
        <Enum name="dis" start="1" description="Disabled." />
      </BitField>
      <BitField start="25" size="1" name="PORVDDIOMD" description="VDDIO Power-On Reset Monitor Disable. This bit controls the Power-On Reset monitor on VDDIO supply in all operating mods.">
        <Enum name="dis" start="0" description="Disabled." />
        <Enum name="en" start="1" description="Enabled." />
      </BitField>
      <BitField start="26" size="1" name="PORVDDIOHMD" description="VDDIOH Power-On Reset Monitor Disable. This bit controls the Power-On Reset monitor on VDDIOH supply in all operating mods.">
        <Enum name="dis" start="0" description="Disabled." />
        <Enum name="en" start="1" description="Enabled." />
      </BitField>
      <BitField start="27" size="1" name="VDDBMD" description="VDDB Power-On Reset Monitor Disable. This bit controls the Power-On Reset monitor on VDDB supply in all operating mods.">
        <Enum name="dis" start="0" description="Disabled." />
        <Enum name="en" start="1" description="Enabled." />
      </BitField>
    </Register>
    <Register start="+0x04" size="0" name="LPWKST0" access="Read/Write" description="Low Power I/O Wakeup Status Register 0. This register indicates the low power wakeup status for GPIO0." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WAKEST" description="Wakeup IRQ flags (write ones to clear). One or more of these bits will be set when the corresponding dedicated GPIO pin(s) transition(s) from low to high or high to low. If GPIO wakeup source is selected, using PM.GPIOWKEN register, and the corresponding bit is also selected in LPWKEN register, an interrupt will be gnerated to wake up the CPU from a low power mode." />
    </Register>
    <Register start="+0x08" size="0" name="LPWKEN0" access="Read/Write" description="Low Power I/O Wakeup Enable Register 0. This register enables low power wakeup functionality for GPIO0." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="WAKEEN" description="Enable wakeup. These bits allow wakeup from the corresponding GPIO pin(s) on transition(s) from low to high or high to low when PM.GPIOWKEN is set. Wakeup status is indicated in PPWKST register." />
    </Register>
    <Register start="+0x0C" size="0" name="LPWKST1" access="Read/Write" description="Low Power I/O Wakeup Status Register 1. This register indicates the low power wakeup status for GPIO1." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WAKEST" description="Wakeup IRQ flags (write ones to clear). One or more of these bits will be set when the corresponding dedicated GPIO pin(s) transition(s) from low to high or high to low. If GPIO wakeup source is selected, using PM.GPIOWKEN register, and the corresponding bit is also selected in LPWKEN register, an interrupt will be gnerated to wake up the CPU from a low power mode." />
    </Register>
    <Register start="+0x10" size="0" name="LPWKEN1" access="Read/Write" description="Low Power I/O Wakeup Enable Register 1. This register enables low power wakeup functionality for GPIO1." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="WAKEEN" description="Enable wakeup. These bits allow wakeup from the corresponding GPIO pin(s) on transition(s) from low to high or high to low when PM.GPIOWKEN is set. Wakeup status is indicated in PPWKST register." />
    </Register>
    <Register start="+0x14" size="0" name="LPWKST2" access="Read/Write" description="Low Power I/O Wakeup Status Register 2. This register indicates the low power wakeup status for GPIO2." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WAKEST" description="Wakeup IRQ flags (write ones to clear). One or more of these bits will be set when the corresponding dedicated GPIO pin(s) transition(s) from low to high or high to low. If GPIO wakeup source is selected, using PM.GPIOWKEN register, and the corresponding bit is also selected in LPWKEN register, an interrupt will be gnerated to wake up the CPU from a low power mode." />
    </Register>
    <Register start="+0x18" size="0" name="LPWKEN2" access="Read/Write" description="Low Power I/O Wakeup Enable Register 2. This register enables low power wakeup functionality for GPIO2." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="WAKEEN" description="Enable wakeup. These bits allow wakeup from the corresponding GPIO pin(s) on transition(s) from low to high or high to low when PM.GPIOWKEN is set. Wakeup status is indicated in PPWKST register." />
    </Register>
    <Register start="+0x1C" size="0" name="LPWKST3" access="Read/Write" description="Low Power I/O Wakeup Status Register 3. This register indicates the low power wakeup status for GPIO3." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WAKEST" description="Wakeup IRQ flags (write ones to clear). One or more of these bits will be set when the corresponding dedicated GPIO pin(s) transition(s) from low to high or high to low. If GPIO wakeup source is selected, using PM.GPIOWKEN register, and the corresponding bit is also selected in LPWKEN register, an interrupt will be gnerated to wake up the CPU from a low power mode." />
    </Register>
    <Register start="+0x20" size="0" name="LPWKEN3" access="Read/Write" description="Low Power I/O Wakeup Enable Register 3. This register enables low power wakeup functionality for GPIO3." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="WAKEEN" description="Enable wakeup. These bits allow wakeup from the corresponding GPIO pin(s) on transition(s) from low to high or high to low when PM.GPIOWKEN is set. Wakeup status is indicated in PPWKST register." />
    </Register>
    <Register start="+0x30" size="0" name="LPPWST" access="Read/Write" description="Low Power Peripheral Wakeup Status Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="USBLSWKST" description="USB UTMI Linestate Detect Wakeup Flag(write one to clear). One or both of these bits will be set when the USB bus activity causes the linestate to change and the device to wake while USB wakeup is enabled using PMLUSBWKEN." />
      <BitField start="2" size="1" name="USBVBUSWKST" description="USB VBUS Detect Wakeup Flag (write one to clear). This bit will be set when the USB power supply is powered on or powered off." />
      <BitField start="3" size="1" name="SDMAWKST" description="Smart DMA Detect Wakeup Flag (write one to clear). This bit will be set when the SDMA IRQ transition from low to high or on high to low." />
      <BitField start="16" size="1" name="BBMODEST" description="Battery Back Wakeup Flag (write one to clear). This bit will be set when exiting Battery Backup Mode." />
    </Register>
    <Register start="+0x34" size="0" name="LPPWEN" access="Read/Write" description="Low Power Peripheral Wakeup Enable Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="USBLSWKEN" description="USB UTMI Linestate Detect Wakeup Enable. These bits allow wakeup from the corresponding USB linestate signal(s) on transition(s) from low to high or high to low when PM.USBWKEN is set." />
      <BitField start="2" size="1" name="USBVBUSWKEN" description="USB VBUS Detect Wakeup Enable. This bit allows wakeup from the USB power supply on or off status." />
      <BitField start="3" size="1" name="SDMAWKEN" description="Smart DMA Wakeup Enable. This bit allows wakeup from the Smart DMA IRQ." />
    </Register>
    <Register start="+0x40" size="0" name="LPMEMSD" access="Read/Write" description="Low Power Memory Shutdown Control." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRAM0SD" description="System RAM block 0 Shut Down.">
        <Enum name="normal" start="0" description="Normal Operating Mode." />
        <Enum name="shutdown" start="1" description="Shutdown Mode." />
      </BitField>
      <BitField start="1" size="1" name="SRAM1SD" description="System RAM block 1 Shut Down.">
        <Enum name="normal" start="0" description="Normal Operating Mode." />
        <Enum name="shutdown" start="1" description="Shutdown Mode." />
      </BitField>
      <BitField start="2" size="1" name="SRAM2SD" description="System RAM block 2 Shut Down.">
        <Enum name="normal" start="0" description="Normal Operating Mode." />
        <Enum name="shutdown" start="1" description="Shutdown Mode." />
      </BitField>
      <BitField start="3" size="1" name="SRAM3SD" description="System RAM block 3 Shut Down.">
        <Enum name="normal" start="0" description="Normal Operating Mode." />
        <Enum name="shutdown" start="1" description="Shutdown Mode." />
      </BitField>
      <BitField start="4" size="1" name="SRAM4SD" description="System RAM block 4 Shut Down.">
        <Enum name="normal" start="0" description="Normal Operating Mode." />
        <Enum name="shutdown" start="1" description="Shutdown Mode." />
      </BitField>
      <BitField start="5" size="1" name="SRAM5SD" description="System RAM block 5 Shut Down.">
        <Enum name="normal" start="0" description="Normal Operating Mode." />
        <Enum name="shutdown" start="1" description="Shutdown Mode." />
      </BitField>
      <BitField start="6" size="1" name="SRAM6SD" description="System RAM block 6 Shut Down.">
        <Enum name="normal" start="0" description="Normal Operating Mode." />
        <Enum name="shutdown" start="1" description="Shutdown Mode." />
      </BitField>
      <BitField start="7" size="1" name="ICACHESD" description="Instruction Cache RAM Shut Down.">
        <Enum name="normal" start="0" description="Normal Operating Mode." />
        <Enum name="shutdown" start="1" description="Shutdown Mode." />
      </BitField>
      <BitField start="8" size="1" name="ICACHEXIPSD" description="XiP Instruction Cache RAM Shut Down.">
        <Enum name="normal" start="0" description="Normal Operating Mode." />
        <Enum name="shutdown" start="1" description="Shutdown Mode." />
      </BitField>
      <BitField start="9" size="1" name="SCACHESD" description="System Cache RAM Shut Down.">
        <Enum name="normal" start="0" description="Normal Operating Mode." />
        <Enum name="shutdown" start="1" description="Shutdown Mode." />
      </BitField>
      <BitField start="10" size="1" name="CRYPTOSD" description="Crypto MAA RAM Shut Down.">
        <Enum name="normal" start="0" description="Normal Operating Mode." />
        <Enum name="shutdown" start="1" description="Shutdown Mode." />
      </BitField>
      <BitField start="11" size="1" name="USBFIFOSD" description="USB FIFO Shut Down.">
        <Enum name="normal" start="0" description="Normal Operating Mode." />
        <Enum name="shutdown" start="1" description="Shutdown Mode." />
      </BitField>
      <BitField start="12" size="1" name="ROMSD" description="ROM Shut Down.">
        <Enum name="normal" start="0" description="Normal Operating Mode." />
        <Enum name="shutdown" start="1" description="Shutdown Mode." />
      </BitField>
      <BitField start="13" size="1" name="ROM1SD" description="ROM1 Shut Down.">
        <Enum name="normal" start="0" description="Normal Operating Mode." />
        <Enum name="shutdown" start="1" description="Shutdown Mode." />
      </BitField>
      <BitField start="14" size="1" name="IC1SD" description="ICache 1 Shut Down.">
        <Enum name="normal" start="0" description="Normal Operating Mode." />
        <Enum name="shutdown" start="1" description="Shutdown Mode." />
      </BitField>
    </Register>
    <Register start="+0x48" size="0" name="BB_GP0" access="Read/Write" description="Battery Backed General Purpose Register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
    <Register start="+0x4C" size="0" name="BB_GP1" access="Read/Write" description="Battery Backed General Purpose Register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
    <Register start="+0x50" size="0" name="LPMCSTAT" access="Read/Write" description="Low Power Multi-Core Status" reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
    <Register start="+0x54" size="0" name="LPMCREQ" access="Read/Write" description="Low Power Multi-Core Request" reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
  </RegisterGroup>
  <RegisterGroup name="RTC" start="0x40006000" description="Real Time Clock and Alarm.">
    <Register start="+0x00" size="0" name="SEC" access="Read/Write" description="RTC Second Counter. This register contains the 32-bit second counter." reset_value="0x00000000" reset_mask="0x00000000" />
    <Register start="+0x04" size="0" name="SSEC" access="Read/Write" description="RTC Sub-second Counter. This counter increments at 256Hz. RTC_SEC is incremented when this register rolls over from 0xFF to 0x00." reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="8" name="RTSS" description="RTC Sub-second Counter." />
    </Register>
    <Register start="+0x08" size="0" name="RAS" access="Read/Write" description="Time-of-day Alarm." reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="20" name="RAS" description="Time-of-day Alarm." />
    </Register>
    <Register start="+0x0C" size="0" name="RSSA" access="Read/Write" description="RTC sub-second alarm. This register contains the reload value for the sub-second alarm." reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="32" name="RSSA" description="This register contains the reload value for the sub-second alarm." />
    </Register>
    <Register start="+0x10" size="0" name="CTRL" access="Read/Write" description="RTC Control Register." reset_value="0x00000008" reset_mask="0xFFFFFF38">
      <BitField start="0" size="1" name="RTCE" description="Real Time Clock Enable. This bit enables the Real Time Clock. This bit can only be written when WE=1 and BUSY =0. Change to this bit is effective only after BUSY is cleared from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="ADE" description="Alarm Time-of-Day Interrupt Enable. Change to this bit is effective only after BUSY is cleared from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="2" size="1" name="ASE" description="Alarm Sub-second Interrupt Enable. Change to this bit is effective only after BUSY is cleared from 1 to 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="3" size="1" name="BUSY" description="RTC Busy. This bit is set to 1 by hardware when changes to RTC registers required a synchronized version of the register to be in place. This bit is automatically cleared by hardware.">
        <Enum name="idle" start="0" description="Idle." />
        <Enum name="busy" start="1" description="Busy." />
      </BitField>
      <BitField start="4" size="1" name="RDY" description="RTC Ready. This bit is set to 1 by hardware when the RTC count registers update. It can be cleared to 0 by software at any time. It will also be cleared to 0 by hardware just prior to an update of the RTC count register.">
        <Enum name="busy" start="0" description="Register has not updated." />
        <Enum name="ready" start="1" description="Ready." />
      </BitField>
      <BitField start="5" size="1" name="RDYE" description="RTC Ready Interrupt Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="6" size="1" name="ALDF" description="Time-of-Day Alarm Interrupt Flag. This alarm is qualified as wake-up source to the processor.">
        <Enum name="inactive" start="0" description="Not active" />
        <Enum name="Pending" start="1" description="Active" />
      </BitField>
      <BitField start="7" size="1" name="ALSF" description="Sub-second Alarm Interrupt Flag. This alarm is qualified as wake-up source to the processor.">
        <Enum name="inactive" start="0" description="Not active" />
        <Enum name="Pending" start="1" description="Active" />
      </BitField>
      <BitField start="8" size="1" name="SQE" description="Square Wave Output Enable.">
        <Enum name="inactive" start="0" description="Not active" />
        <Enum name="Pending" start="1" description="Active" />
      </BitField>
      <BitField start="9" size="2" name="FT" description="Frequency Output Selection. When SQE=1, these bits specify the output frequency on the SQW pin.">
        <Enum name="freq1Hz" start="0" description="1 Hz (Compensated)." />
        <Enum name="freq512Hz" start="1" description="512 Hz (Compensated)." />
        <Enum name="freq4KHz" start="2" description="4 KHz." />
        <Enum name="clkDiv8" start="3" description="RTC Input Clock / 8." />
      </BitField>
      <BitField start="11" size="2" name="X32KMD" description="32KHz Oscillator Mode.">
        <Enum name="noiseImmuneMode" start="0" description="Always operate in Noise Immune Mode. Oscillator warm-up required." />
        <Enum name="quietMode" start="1" description="Always operate in Quiet Mode. No oscillator warm-up required." />
        <Enum name="quietInStopWithWarmup" start="2" description="Operate in Noise Immune Mode normally, switch to Quiet Mode on Stop Mode entry. Will wait for 32K oscillator warm-up before code execution on Stop Mode exit." />
        <Enum name="quietInStopNoWarmup" start="3" description="Operate in Noise Immune Mode normally, switch to Quiet Mode on Stop Mode entry. Will not wait for 32K oscillator warm-up before code execution on Stop Mode exit." />
      </BitField>
      <BitField start="15" size="1" name="WE" description="Write Enable. This register bit serves as a protection mechanism against unintentional writes to critical RTC bits.">
        <Enum name="inactive" start="0" description="Not active" />
        <Enum name="Pending" start="1" description="Active" />
      </BitField>
    </Register>
    <Register start="+0x14" size="0" name="TRIM" access="Read/Write" description="RTC Trim Register." reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="8" name="TRIM" description="RTC Trim. This register contains the 2's complement value that specifies the trim resolution. Each increment or decrement of the bit adds or subtracts 1ppm at each 4KHz clock value, with a maximum correction of +/- 127ppm." />
      <BitField start="8" size="24" name="VBATTMR" description="VBAT Timer Value. When RTC is running off of VBAT, this field is incremented every 32 seconds." />
    </Register>
    <Register start="+0x18" size="0" name="OSCCTRL" access="Read/Write" description="RTC Oscillator Control Register." reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="1" name="FLITER_EN" description="RTC Oscillator Filter Enable" />
      <BitField start="1" size="1" name="IBIAS_SEL" description="RTC Oscillator 4X Bias Current Select">
        <Enum name="2X" start="0" description="Selects 2X bias current for RTC oscillator" />
        <Enum name="4X" start="1" description="Selects 4X bias current for RTC oscillator" />
      </BitField>
      <BitField start="2" size="1" name="HYST_EN" description="RTC Oscillator Hysteresis Buffer Enable" />
      <BitField start="3" size="1" name="IBIAS_EN" description="RTC Oscillator Bias Current Enable" />
      <BitField start="4" size="1" name="BYPASS" description="RTC Crystal Bypass" />
      <BitField start="5" size="1" name="32KOUT" description="RTC 32kHz Square Wave Output" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SIR" start="0x40000400" description="System Initialization Registers.">
    <Register start="+0x00" size="0" name="SISTAT" access="ReadOnly" description="System Initialization Status Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MAGIC" description="Magic Word Validation. This bit is set by the system initialization block following power-up.">
        <Enum name="magicNotSet" start="0" description="Magic word was not set (OTP has not been initialized properly)." />
        <Enum name="magicSet" start="1" description="Magic word was set (OTP contains valid settings)." />
      </BitField>
      <BitField start="1" size="1" name="CRCERR" description="CRC Error Status. This bit is set by the system initialization block following power-up.">
        <Enum name="noError" start="0" description="No CRC errors occurred during the read of the OTP memory block." />
        <Enum name="error" start="1" description="A CRC error occurred while reading the OTP. The address of the failure location in the OTP memory is stored in the ERRADDR register." />
      </BitField>
    </Register>
    <Register start="+0x04" size="0" name="ERRADDR" access="ReadOnly" description="Read-only field set by the SIB block if a CRC error occurs during the read of the OTP memory. Contains the failing address in OTP memory (when CRCERR equals 1)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ERRADDR" />
    </Register>
    <Register start="+0x100" size="0" name="FSTAT" access="ReadOnly" description="funcstat register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FPU" description="FPU Function.">
        <Enum name="no" start="0" />
        <Enum name="yes" start="1" />
      </BitField>
      <BitField start="1" size="1" name="USB" description="USB Device.">
        <Enum name="no" start="0" />
        <Enum name="yes" start="1" />
      </BitField>
      <BitField start="2" size="1" name="ADC" description="10-bit Sigma Delta ADC.">
        <Enum name="no" start="0" />
        <Enum name="yes" start="1" />
      </BitField>
      <BitField start="3" size="1" name="XIP" description="XiP function.">
        <Enum name="no" start="0" />
        <Enum name="yes" start="1" />
      </BitField>
      <BitField start="4" size="1" name="PBM" description="PBM function.">
        <Enum name="no" start="0" />
        <Enum name="yes" start="1" />
      </BitField>
      <BitField start="5" size="1" name="HBC" description="HBC function.">
        <Enum name="no" start="0" />
        <Enum name="yes" start="1" />
      </BitField>
      <BitField start="6" size="1" name="SDHC" description="SDHC function.">
        <Enum name="no" start="0" />
        <Enum name="yes" start="1" />
      </BitField>
      <BitField start="7" size="1" name="SMPHR" description="SMPHR function.">
        <Enum name="no" start="0" />
        <Enum name="yes" start="1" />
      </BitField>
      <BitField start="8" size="1" name="SCACHE" description="System Cache function.">
        <Enum name="no" start="0" />
        <Enum name="yes" start="1" />
      </BitField>
    </Register>
    <Register start="+0x104" size="0" name="SFSTAT" access="ReadOnly" description="secfuncstat register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="TRNG" description="TRNG function.">
        <Enum name="no" start="0" />
        <Enum name="yes" start="1" />
      </BitField>
      <BitField start="3" size="1" name="AES" description="AES function.">
        <Enum name="no" start="0" />
        <Enum name="yes" start="1" />
      </BitField>
      <BitField start="4" size="1" name="SHA" description="SHA function.">
        <Enum name="no" start="0" />
        <Enum name="yes" start="1" />
      </BitField>
      <BitField start="5" size="1" name="MAA" description="MAA function.">
        <Enum name="no" start="0" />
        <Enum name="yes" start="1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SMON" start="0x40004000" description="The Security Monitor block used to monitor system threat conditions.">
    <Register start="+0x00" size="0" name="EXTSCN" access="Read/Write" description="External Sensor Control Register." reset_value="0x00000000" reset_mask="0x3800FFC0">
      <BitField start="0" size="1" name="EXTS_EN0" description="External Sensor Enable for input/output pair 0.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="EXTS_EN1" description="External Sensor Enable for input/output pair 1.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="2" size="1" name="EXTS_EN2" description="External Sensor Enable for input/output pair 2.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="3" size="1" name="EXTS_EN3" description="External Sensor Enable for input/output pair 3.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="4" size="1" name="EXTS_EN4" description="External Sensor Enable for input/output pair 4.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="5" size="1" name="EXTS_EN5" description="External Sensor Enable for input/output pair 5.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="16" size="5" name="EXTCNT" description="External Sensor Error Counter. These bits set the number of external sensor accepted mismatches that have to occur within a single bit period before an external sensor alarm is triggered." />
      <BitField start="21" size="3" name="EXTFRQ" description="External Sensor Frequency. These bits define the frequency at which the external sensors are clocked to/from the EXTS_IN and EXTS_OUT pair.">
        <Enum name="freq2000Hz" start="0" description="Div 4 (2000Hz)." />
        <Enum name="freq1000Hz" start="1" description="Div 8 (1000Hz)." />
        <Enum name="freq500Hz" start="2" description="Div 16 (500Hz)." />
        <Enum name="freq250Hz" start="3" description="Div 32 (250Hz)." />
        <Enum name="freq125Hz" start="4" description="Div 64 (125Hz)." />
        <Enum name="freq63Hz" start="5" description="Div 128 (63Hz)." />
        <Enum name="freq31Hz" start="6" description="Div 256 (31Hz)." />
        <Enum name="RFU" start="7" description="Reserved. Do not use." />
      </BitField>
      <BitField start="24" size="3" name="DIVCLK" description="Clock Divide. These bits are used to divide the 8KHz input clock. The resulting divided clock is used for all logic within the Security Monitor Block. Note: If the input clock is divided with these bits, the error count threshold table and output frequency will be affected accordingly with the same divide factor.">
        <Enum name="div1" start="0" description="Divide by 1 (8000 Hz)." />
        <Enum name="div2" start="1" description="Divide by 2 (4000 Hz)." />
        <Enum name="div4" start="2" description="Divide by 4 (2000 Hz)." />
        <Enum name="div8" start="3" description="Divide by 8 (1000 Hz)." />
        <Enum name="div16" start="4" description="Divide by 16 (500 Hz)." />
        <Enum name="div32" start="5" description="Divide by 32 (250 Hz)." />
        <Enum name="div64" start="6" description="Divide by 64 (125 Hz)." />
      </BitField>
      <BitField start="30" size="1" name="BUSY" description="Busy. This bit is set to 1 by hardware after EXTSCN register is written to. This bit is automatically cleared to 0 after this register information has been transferred to the security monitor domain.">
        <Enum name="idle" start="0" description="Idle." />
        <Enum name="busy" start="1" description="Update in Progress." />
      </BitField>
      <BitField start="31" size="1" name="LOCK" description="Lock Register. Once locked, the EXTSCN register can no longer be modified. Only a battery disconnect will clear this bit. VBAT powers this register.">
        <Enum name="unlocked" start="0" description="Unlocked." />
        <Enum name="locked" start="1" description="Locked." />
      </BitField>
    </Register>
    <Register start="+0x04" size="0" name="INTSCN" access="Read/Write" description="Internal Sensor Control Register." reset_value="0x00000000" reset_mask="0x7F00FFF7">
      <BitField start="0" size="1" name="SHIELD_EN" description="Die Shield Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="1" size="1" name="TEMP_EN" description="Temperature Sensor Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="2" size="1" name="VBAT_EN" description="Battery Monitor Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="16" size="1" name="LOTEMP_SEL" description="Low Temperature Detection Select.">
        <Enum name="neg50C" start="0" description="-50 degrees C." />
        <Enum name="neg30C" start="1" description="-30 degrees C." />
      </BitField>
      <BitField start="18" size="1" name="VCORELOEN" description="VCORE Undervoltage Detect Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="19" size="1" name="VCOREHIEN" description="VCORE Overvoltage Detect Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="20" size="1" name="VDDLOEN" description="VDD Undervoltage Detect Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="21" size="1" name="VDDHIEN" description="VDD Overvoltage Detect Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="22" size="1" name="VGLEN" description="Voltage Glitch Detection Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="31" size="1" name="LOCK" description="Lock Register. Once locked, the INTSCN register can no longer be modified. Only a battery disconnect will clear this bit. VBAT powers this register.">
        <Enum name="unlocked" start="0" description="Unlocked." />
        <Enum name="locked" start="1" description="Locked." />
      </BitField>
    </Register>
    <Register start="+0x08" size="0" name="SECALM" access="Read/Write" description="Security Alarm Register." reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="1" name="DRS" description="Destructive Reset Trigger. Setting this bit will generate a DRS. This bit is self-cleared by hardware.">
        <Enum name="complete" start="0" description="No operation/complete." />
        <Enum name="start" start="1" description="Start operation." />
      </BitField>
      <BitField start="1" size="1" name="KEYWIPE" description="Key Wipe Trigger. Set to 1 to initiate a wipe of the AES key register. It does not reset the part, or log a timestamp. AES and DES registers are not affected by this bit. This bit is automatically cleared to 0 after the keys have been wiped.">
        <Enum name="complete" start="0" description="No operation/complete." />
        <Enum name="start" start="1" description="Start operation." />
      </BitField>
      <BitField start="2" size="1" name="SHIELDF" description="Die Shield Flag.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="LOTEMP" description="Low Temperature Detect.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="HITEMP" description="High Temperature Detect.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="5" size="1" name="BATLO" description="Battery Undervoltage Detect.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="BATHI" description="Battery Overvoltage Detect.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="7" size="1" name="EXTF" description="External Sensor Flag. This bit is set to 1 when any of the EXTSTAT bits are set.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="VDDLO" description="VDD Undervoltage Detect Flag.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="9" size="1" name="VCORELO" description="VCORE Undervoltage Detect Flag.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="10" size="1" name="VCOREHI" description="VCORE Overvoltage Detect Flag.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="11" size="1" name="VDDHI" description="VDD Overvoltage Flag.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="12" size="1" name="VGL" description="Voltage Glitch Detection Flag.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="16" size="1" name="EXTSTAT0" description="External Sensor 0 Detect. The tamper detect is only active when it is enabled. This bits needs to be cleared in software after a tamper event to re-arm the sensor.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="17" size="1" name="EXTSTAT1" description="External Sensor 1 Detect. The tamper detect is only active when it is enabled. This bits needs to be cleared in software after a tamper event to re-arm the sensor.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="18" size="1" name="EXTSTAT2" description="External Sensor 2 Detect. The tamper detect is only active when it is enabled. This bits needs to be cleared in software after a tamper event to re-arm the sensor.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="19" size="1" name="EXTSTAT3" description="External Sensor 3 Detect. The tamper detect is only active when it is enabled. This bits needs to be cleared in software after a tamper event to re-arm the sensor.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="20" size="1" name="EXTSTAT4" description="External Sensor 4 Detect. The tamper detect is only active when it is enabled. This bits needs to be cleared in software after a tamper event to re-arm the sensor.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="21" size="1" name="EXTSTAT5" description="External Sensor 5 Detect. The tamper detect is only active when it is enabled. This bits needs to be cleared in software after a tamper event to re-arm the sensor.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="24" size="1" name="EXTSWARN0" description="External Sensor 0 Warning Ready flag. The tamper detect warning flags are set, regardless of whether the external sensors are enabled.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="25" size="1" name="EXTSWARN1" description="External Sensor 1 Warning Ready flag. The tamper detect warning flags are set, regardless of whether the external sensors are enabled.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="26" size="1" name="EXTSWARN2" description="External Sensor 2 Warning Ready flag. The tamper detect warning flags are set, regardless of whether the external sensors are enabled.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="27" size="1" name="EXTSWARN3" description="External Sensor 3 Warning Ready flag. The tamper detect warning flags are set, regardless of whether the external sensors are enabled.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="28" size="1" name="EXTSWARN4" description="External Sensor 4 Warning Ready flag. The tamper detect warning flags are set, regardless of whether the external sensors are enabled.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="29" size="1" name="EXTSWARN5" description="External Sensor 5 Warning Ready flag. The tamper detect warning flags are set, regardless of whether the external sensors are enabled.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x0C" size="0" name="SECDIAG" access="ReadOnly" description="Security Diagnostic Register." reset_value="0x00000001" reset_mask="0xFFC0FE02">
      <BitField start="0" size="1" name="BORF" description="Battery-On-Reset Flag. This bit is set once the back up battery is conneted.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="2" size="1" name="SHIELDF" description="Die Shield Flag.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="LOTEMP" description="Low Temperature Detect.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="HITEMP" description="High Temperature Detect.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="5" size="1" name="BATLO" description="Battery Undervoltage Detect.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="BATHI" description="Battery Overvoltage Detect.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="7" size="1" name="DYNF" description="Dynamic Sensor Flag. This bit is set to 1 when any of the EXTSTAT bits are set.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="AESKT" description="AES Key Transfer. This bit is set to 1 when AES Key has been transferred from the TRNG to the battery backed AES key register. This bit can only be reset by a BOR.">
        <Enum name="incomplete" start="0" description="Key has not been transferred." />
        <Enum name="complete" start="1" description="Key has been transferred." />
      </BitField>
      <BitField start="16" size="1" name="EXTSTAT0" description="External Sensor 0 Detect.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="17" size="1" name="EXTSTAT1" description="External Sensor 1 Detect.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="18" size="1" name="EXTSTAT2" description="External Sensor 2 Detect.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="19" size="1" name="EXTSTAT3" description="External Sensor 3 Detect.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="20" size="1" name="EXTSTAT4" description="External Sensor 4 Detect.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="21" size="1" name="EXTSTAT5" description="External Sensor 5 Detect.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10" size="0" name="DLRTC" access="ReadOnly" description="DRS Log RTC Value. This register contains the 32 bit value in the RTC second register when the last DRS event occurred." reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="32" name="DLRTC" description="DRS Log RTC Value. This register contains the 32 bit value in the RTC second register when the last DRS event occured." />
    </Register>
    <Register start="+0x34" size="0" name="SECST" access="ReadOnly" description="Security Monitor Status Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EXTSRS" description="External Sensor Control Register Status.">
        <Enum name="allowed" start="0" description="Access authorized." />
        <Enum name="notAllowed" start="1" description="Access not authorized." />
      </BitField>
      <BitField start="1" size="1" name="INTSRS" description="Internal Sensor Control Register Status.">
        <Enum name="allowed" start="0" description="Access authorized." />
        <Enum name="notAllowed" start="1" description="Access not authorized." />
      </BitField>
      <BitField start="2" size="1" name="SECALRS" description="Security Alarm Register Status.">
        <Enum name="allowed" start="0" description="Access authorized." />
        <Enum name="notAllowed" start="1" description="Access not authorized." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI17Y" start="0x40046000" description="SPI peripheral.">
    <Register start="+0x00" size="4" name="DATA32" access="Read/Write" description="Register for reading and writing the FIFO." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Read to pull from RX FIFO, write to put into TX FIFO." />
    </Register>
    <Register start="+0x00+0" size="2" name="DATA16[0]" access="Read/Write" description="Register for reading and writing the FIFO." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DATA" description="Read to pull from RX FIFO, write to put into TX FIFO." />
    </Register>
    <Register start="+0x00+2" size="2" name="DATA16[1]" access="Read/Write" description="Register for reading and writing the FIFO." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DATA" description="Read to pull from RX FIFO, write to put into TX FIFO." />
    </Register>
    <Register start="+0x00+0" size="1" name="DATA8[0]" access="Read/Write" description="Register for reading and writing the FIFO." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Read to pull from RX FIFO, write to put into TX FIFO." />
    </Register>
    <Register start="+0x00+1" size="1" name="DATA8[1]" access="Read/Write" description="Register for reading and writing the FIFO." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Read to pull from RX FIFO, write to put into TX FIFO." />
    </Register>
    <Register start="+0x00+2" size="1" name="DATA8[2]" access="Read/Write" description="Register for reading and writing the FIFO." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Read to pull from RX FIFO, write to put into TX FIFO." />
    </Register>
    <Register start="+0x00+3" size="1" name="DATA8[3]" access="Read/Write" description="Register for reading and writing the FIFO." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Read to pull from RX FIFO, write to put into TX FIFO." />
    </Register>
    <Register start="+0x04" size="0" name="CTRL0" access="Read/Write" description="Register for controlling SPI peripheral." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="SPI Enable.">
        <Enum name="dis" start="0" description="SPI is disabled." />
        <Enum name="en" start="1" description="SPI is enabled." />
      </BitField>
      <BitField start="1" size="1" name="MASTER" description="Master Mode Enable.">
        <Enum name="dis" start="0" description="SPI is Slave mode." />
        <Enum name="en" start="1" description="SPI is Master mode." />
      </BitField>
      <BitField start="4" size="1" name="SS_IO" description="Slave Select 0, IO direction, to support Multi-Master mode,Slave Select 0 can be input in Master mode. This bit has no effect in slave mode.">
        <Enum name="output" start="0" description="Slave select 0 is output." />
        <Enum name="input" start="1" description="Slave Select 0 is input, only valid if MMEN=1." />
      </BitField>
      <BitField start="5" size="1" name="START" description="Start Transmit.">
        <Enum name="start" start="1" description="Master Initiates a transaction, this bit is self clearing when transactions are done. If a transaction cimpletes, and the TX FIFO is empty, the Master halts, if a transaction completes, and the TX FIFO is not empty, the Master initiates another transaction." />
      </BitField>
      <BitField start="8" size="1" name="SS_CTRL" description="Start Select Control. Used in Master mode to control the behavior of the Slave Select signal at the end of a transaction.">
        <Enum name="DEASSERT" start="0" description="SPI De-asserts Slave Select at the end of a transaction." />
        <Enum name="ASSERT" start="1" description="SPI leaves Slave Select asserted at the end of a transaction." />
      </BitField>
      <BitField start="16" size="4" name="SS" description="Slave Select, when in Master mode selects which Slave devices are selected. More than one Slave device can be selected.">
        <Enum name="SS0" start="0x1" description="SS0 is selected." />
        <Enum name="SS1" start="0x2" description="SS1 is selected." />
        <Enum name="SS2" start="0x4" description="SS2 is selected." />
        <Enum name="SS3" start="0x8" description="SS3 is selected." />
      </BitField>
    </Register>
    <Register start="+0x08" size="0" name="CTRL1" access="Read/Write" description="Register for controlling SPI peripheral." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TX_NUM_CHAR" description="Nubmer of Characters to transmit." />
      <BitField start="16" size="16" name="RX_NUM_CHAR" description="Nubmer of Characters to receive." />
    </Register>
    <Register start="+0x0C" size="0" name="CTRL2" access="Read/Write" description="Register for controlling SPI peripheral." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CPHA" description="Clock Phase.">
        <Enum name="Rising_Edge" start="0" description="Data Sampled on clock rising edge. Use when in SPI Mode 0 and Mode 2" />
        <Enum name="Falling_Edge" start="1" description="Data Sampled on clock falling edge. Use when in SPI Mode 1 and Mode 3" />
      </BitField>
      <BitField start="1" size="1" name="CPOL" description="Clock Polarity.">
        <Enum name="Normal" start="0" description="Normal Clock. Use when in SPI Mode 0 and Mode 1" />
        <Enum name="Inverted" start="1" description="Inverted Clock. Use when in SPI Mode 2 and Mode 3" />
      </BitField>
      <BitField start="4" size="1" name="SCLK_INV" description="Reserved - Must Always Be Cleared to 0." />
      <BitField start="8" size="4" name="NUMBITS" description="Number of Bits per character.">
        <Enum name="0" start="0" description="16 bits per character." />
      </BitField>
      <BitField start="12" size="2" name="DATA_WIDTH" description="SPI Data width.">
        <Enum name="Mono" start="0" description="1 data pin." />
        <Enum name="Dual" start="1" description="2 data pins." />
        <Enum name="Quad" start="2" description="4 data pins." />
      </BitField>
      <BitField start="15" size="1" name="THREE_WIRE" description="Three Wire mode. MOSI/MISO pin(s) shared. Only Mono mode suports Four-Wire.">
        <Enum name="dis" start="0" description="Use four wire mode (Mono only)." />
        <Enum name="en" start="1" description="Use three wire mode." />
      </BitField>
      <BitField start="16" size="8" name="SS_POL" description="Slave Select Polarity, each Slave Select can have unique polarity.">
        <Enum name="SS0_high" start="0x1" description="SS0 active high." />
        <Enum name="SS1_high" start="0x2" description="SS1 active high." />
        <Enum name="SS2_high" start="0x4" description="SS2 active high." />
        <Enum name="SS3_high" start="0x8" description="SS3 active high." />
      </BitField>
      <BitField start="24" size="8" name="SRPOL" description="Slave Ready Polarity, each Slave Ready can have unique polarity.">
        <Enum name="SR0_high" start="0x1" description="SR0 active high." />
        <Enum name="SR1_high" start="0x2" description="SR1 active high." />
        <Enum name="SR2_high" start="0x4" description="SR2 active high." />
        <Enum name="SR3_high" start="0x8" description="SR3 active high." />
        <Enum name="SR4_high" start="0x10" description="SR4 active high." />
        <Enum name="SR5_high" start="0x20" description="SR5 active high." />
        <Enum name="SR6_high" start="0x40" description="SR6 active high." />
        <Enum name="SR7_high" start="0x80" description="SR7 active high." />
      </BitField>
    </Register>
    <Register start="+0x10" size="0" name="SS_TIME" access="Read/Write" description="Register for controlling SPI peripheral/Slave Select Timing." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PRE" description="Slave Select Pre delay 1.">
        <Enum name="256" start="0" description="256 system clocks between SS active and first serial clock edge." />
      </BitField>
      <BitField start="8" size="8" name="POST" description="Slave Select Post delay 2.">
        <Enum name="256" start="0" description="256 system clocks between last serial clock edge and SS inactive." />
      </BitField>
      <BitField start="16" size="8" name="INACT" description="Slave Select Inactive delay.">
        <Enum name="256" start="0" description="256 system clocks between transactions." />
      </BitField>
    </Register>
    <Register start="+0x14" size="0" name="CLK_CFG" access="Read/Write" description="Register for controlling SPI clock rate." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LO" description="Low duty cycle control. In timer mode, reload[7:0].">
        <Enum name="Dis" start="0" description="Duty cycle control of serial clock generation is disabled." />
      </BitField>
      <BitField start="8" size="8" name="HI" description="High duty cycle control. In timer mode, reload[15:8].">
        <Enum name="Dis" start="0" description="Duty cycle control of serial clock generation is disabled." />
      </BitField>
      <BitField start="16" size="4" name="SCALE" description="System Clock scale factor. Scales the AMBA clock by 2^SCALE before generating serial clock." />
    </Register>
    <Register start="+0x1C" size="0" name="DMA" access="Read/Write" description="Register for controlling DMA." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="TX_FIFO_LEVEL" description="Transmit FIFO level that will trigger a DMA request, also level for threshold status. When TX FIFO has fewer than this many bytes, the associated events and conditions are triggered." />
      <BitField start="6" size="1" name="TX_FIFO_EN" description="Transmit FIFO enabled for SPI transactions.">
        <Enum name="dis" start="0" description="Transmit FIFO is not enabled." />
        <Enum name="en" start="1" description="Transmit FIFO is enabled." />
      </BitField>
      <BitField start="7" size="1" name="TX_FIFO_CLEAR" description="Clear TX FIFO, clear is accomplished by resetting the read and write pointers. This should be done when FIFO is not being accessed on the SPI side. .">
        <Enum name="CLEAR" start="1" description="Clear the Transmit FIFO, clears any pending TX FIFO status." />
      </BitField>
      <BitField start="8" size="6" name="TX_FIFO_CNT" description="Count of entries in TX FIFO." />
      <BitField start="15" size="1" name="TX_DMA_EN" description="TX DMA Enable.">
        <Enum name="DIS" start="0" description="TX DMA requests are disabled, andy pending DMA requests are cleared." />
        <Enum name="en" start="1" description="TX DMA requests are enabled." />
      </BitField>
      <BitField start="16" size="5" name="RX_FIFO_LEVEL" description="Receive FIFO level that will trigger a DMA request, also level for threshold status. When RX FIFO has more than this many bytes, the associated events and conditions are triggered." />
      <BitField start="22" size="1" name="RX_FIFO_EN" description="Receive FIFO enabled for SPI transactions.">
        <Enum name="DIS" start="0" description="Receive FIFO is not enabled." />
        <Enum name="en" start="1" description="Receive FIFO is enabled." />
      </BitField>
      <BitField start="23" size="1" name="RX_FIFO_CLEAR" description="Clear RX FIFO, clear is accomplished by resetting the read and write pointers. This should be done when FIFO is not being accessed on the SPI side.">
        <Enum name="CLEAR" start="1" description="Clear the Receive FIFO, clears any pending RX FIFO status." />
      </BitField>
      <BitField start="24" size="6" name="RX_FIFO_CNT" description="Count of entries in RX FIFO." />
      <BitField start="31" size="1" name="RX_DMA_EN" description="RX DMA Enable.">
        <Enum name="dis" start="0" description="RX DMA requests are disabled, any pending DMA requests are cleared." />
        <Enum name="en" start="1" description="RX DMA requests are enabled." />
      </BitField>
    </Register>
    <Register start="+0x20" size="0" name="INT_FL" access="Read/Write" description="Register for reading and clearing interrupt flags. All bits are write 1 to clear." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TX_THRESH" description="TX FIFO Threshold Crossed.">
        <Enum name="clear" start="1" description="Flag is set when value read is 1. Write 1 to clear this flag." />
      </BitField>
      <BitField start="1" size="1" name="TX_EMPTY" description="TX FIFO Empty.">
        <Enum name="clear" start="1" description="Flag is set when value read is 1. Write 1 to clear this flag." />
      </BitField>
      <BitField start="2" size="1" name="RX_THRESH" description="RX FIFO Threshold Crossed.">
        <Enum name="clear" start="1" description="Flag is set when value read is 1. Write 1 to clear this flag." />
      </BitField>
      <BitField start="3" size="1" name="RX_FULL" description="RX FIFO FULL.">
        <Enum name="clear" start="1" description="Flag is set when value read is 1. Write 1 to clear this flag." />
      </BitField>
      <BitField start="4" size="1" name="SSA" description="Slave Select Asserted.">
        <Enum name="clear" start="1" description="Flag is set when value read is 1. Write 1 to clear this flag." />
      </BitField>
      <BitField start="5" size="1" name="SSD" description="Slave Select Deasserted.">
        <Enum name="clear" start="1" description="Flag is set when value read is 1. Write 1 to clear this flag." />
      </BitField>
      <BitField start="8" size="1" name="FAULT" description="Multi-Master Mode Fault.">
        <Enum name="clear" start="1" description="Flag is set when value read is 1. Write 1 to clear this flag." />
      </BitField>
      <BitField start="9" size="1" name="ABORT" description="Slave Abort Detected.">
        <Enum name="clear" start="1" description="Flag is set when value read is 1. Write 1 to clear this flag." />
      </BitField>
      <BitField start="11" size="1" name="M_DONE" description="Master Done, set when SPI Master has completed any transactions.">
        <Enum name="clear" start="1" description="Flag is set when value read is 1. Write 1 to clear this flag." />
      </BitField>
      <BitField start="12" size="1" name="TX_OVR" description="Transmit FIFO Overrun, set when the AMBA side attempts to write data to a full transmit FIFO.">
        <Enum name="clear" start="1" description="Flag is set when value read is 1. Write 1 to clear this flag." />
      </BitField>
      <BitField start="13" size="1" name="TX_UND" description="Transmit FIFO Underrun, set when the SPI side attempts to read data from an empty transmit FIFO.">
        <Enum name="clear" start="1" description="Flag is set when value read is 1. Write 1 to clear this flag." />
      </BitField>
      <BitField start="14" size="1" name="RX_OVR" description="Receive FIFO Overrun, set when the SPI side attempts to write to a full receive FIFO.">
        <Enum name="clear" start="1" description="Flag is set when value read is 1. Write 1 to clear this flag." />
      </BitField>
      <BitField start="15" size="1" name="RX_UND" description="Receive FIFO Underrun, set when the AMBA side attempts to read data from an empty receive FIFO.">
        <Enum name="clear" start="1" description="Flag is set when value read is 1. Write 1 to clear this flag." />
      </BitField>
    </Register>
    <Register start="+0x24" size="0" name="INT_EN" access="Read/Write" description="Register for enabling interrupts." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TX_THRESH" description="TX FIFO Threshold interrupt enable.">
        <Enum name="dis" start="0" description="Interrupt is disabled." />
        <Enum name="en" start="1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TX_EMPTY" description="TX FIFO Empty interrupt enable.">
        <Enum name="dis" start="0" description="Interrupt is disabled." />
        <Enum name="en" start="1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="RX_THRESH" description="RX FIFO Threshold Crossed interrupt enable.">
        <Enum name="dis" start="0" description="Interrupt is disabled." />
        <Enum name="en" start="1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="RX_FULL" description="RX FIFO FULL interrupt enable.">
        <Enum name="dis" start="0" description="Interrupt is disabled." />
        <Enum name="en" start="1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="4" size="1" name="SSA" description="Slave Select Asserted interrupt enable.">
        <Enum name="dis" start="0" description="Interrupt is disabled." />
        <Enum name="en" start="1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="5" size="1" name="SSD" description="Slave Select Deasserted interrupt enable.">
        <Enum name="dis" start="0" description="Interrupt is disabled." />
        <Enum name="en" start="1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="8" size="1" name="FAULT" description="Multi-Master Mode Fault interrupt enable.">
        <Enum name="dis" start="0" description="Interrupt is disabled." />
        <Enum name="en" start="1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="9" size="1" name="ABORT" description="Slave Abort Detected interrupt enable.">
        <Enum name="dis" start="0" description="Interrupt is disabled." />
        <Enum name="en" start="1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="11" size="1" name="M_DONE" description="Master Done interrupt enable.">
        <Enum name="dis" start="0" description="Interrupt is disabled." />
        <Enum name="en" start="1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="12" size="1" name="TX_OVR" description="Transmit FIFO Overrun interrupt enable.">
        <Enum name="dis" start="0" description="Interrupt is disabled." />
        <Enum name="en" start="1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="13" size="1" name="TX_UND" description="Transmit FIFO Underrun interrupt enable.">
        <Enum name="dis" start="0" description="Interrupt is disabled." />
        <Enum name="en" start="1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="14" size="1" name="RX_OVR" description="Receive FIFO Overrun interrupt enable.">
        <Enum name="dis" start="0" description="Interrupt is disabled." />
        <Enum name="en" start="1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="15" size="1" name="RX_UND" description="Receive FIFO Underrun interrupt enable.">
        <Enum name="dis" start="0" description="Interrupt is disabled." />
        <Enum name="en" start="1" description="Interrupt is enabled." />
      </BitField>
    </Register>
    <Register start="+0x28" size="0" name="WAKE_FL" access="Read/Write" description="Register for wake up flags. All bits in this register are write 1 to clear." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TX_THRESH" description="Wake on TX FIFO Threshold Crossed.">
        <Enum name="clear" start="1" description="Flag is set when value read is 1. Write 1 to clear this flag." />
      </BitField>
      <BitField start="1" size="1" name="TX_EMPTY" description="Wake on TX FIFO Empty.">
        <Enum name="clear" start="1" description="Flag is set when value read is 1. Write 1 to clear this flag." />
      </BitField>
      <BitField start="2" size="1" name="RX_THRESH" description="Wake on RX FIFO Threshold Crossed.">
        <Enum name="clear" start="1" description="Flag is set when value read is 1. Write 1 to clear this flag." />
      </BitField>
      <BitField start="3" size="1" name="RX_FULL" description="Wake on RX FIFO Full.">
        <Enum name="clear" start="1" description="Flag is set when value read is 1. Write 1 to clear this flag." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="0" name="WAKE_EN" access="Read/Write" description="Register for wake up enable." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TX_THRESH" description="Wake on TX FIFO Threshold Crossed Enable.">
        <Enum name="dis" start="0" description="Wakeup source disabled." />
        <Enum name="en" start="1" description="Wakeup source enabled." />
      </BitField>
      <BitField start="1" size="1" name="TX_EMPTY" description="Wake on TX FIFO Empty Enable.">
        <Enum name="dis" start="0" description="Wakeup source disabled." />
        <Enum name="en" start="1" description="Wakeup source enabled." />
      </BitField>
      <BitField start="2" size="1" name="RX_THRESH" description="Wake on RX FIFO Threshold Crossed Enable.">
        <Enum name="dis" start="0" description="Wakeup source disabled." />
        <Enum name="en" start="1" description="Wakeup source enabled." />
      </BitField>
      <BitField start="3" size="1" name="RX_FULL" description="Wake on RX FIFO Full Enable.">
        <Enum name="dis" start="0" description="Wakeup source disabled." />
        <Enum name="en" start="1" description="Wakeup source enabled." />
      </BitField>
    </Register>
    <Register start="+0x30" size="0" name="STAT" access="ReadOnly" description="SPI Status register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BUSY" description="SPI active status. In Master mode, set when transaction starts, cleared when last bit of last character is acted upon and Slave Select de-assertion would occur. In Slave mode, set when Slave Select is asserted, cleared when Slave Select is de-asserted. Not used in Timer mode.">
        <Enum name="not" start="0" description="SPI not active." />
        <Enum name="active" start="1" description="SPI active." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPIMSS" start="0x40018000" description="Serial Peripheral Interface.">
    <Register start="+0x00" size="2" name="SPIMSS0_DATA16" access="Read/Write" description="SPI 16-bit Data Access" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DATA" description="SPI data." />
    </Register>
    <Register start="+0x00+0" size="1" name="SPIMSS0_DATA8[0]" access="Read/Write" description="SPI Data 8-bit access" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="SPI data." />
    </Register>
    <Register start="+0x00+1" size="1" name="SPIMSS0_DATA8[1]" access="Read/Write" description="SPI Data 8-bit access" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="SPI data." />
    </Register>
    <Register start="+0x04" size="0" name="SPIMSS0_CTRL" access="Read/Write" description="SPI Control Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SPIEN" description="SPI Enable.">
        <Enum name="disable" start="0" />
        <Enum name="enable" start="1" />
      </BitField>
      <BitField start="1" size="1" name="MMEN" description="SPI Master Mode Enable.">
        <Enum name="slave" start="0" />
        <Enum name="master" start="1" />
      </BitField>
      <BitField start="2" size="1" name="WOR" description="Wired OR (open drain) Enable.">
        <Enum name="disable" start="0" />
        <Enum name="enable" start="1" />
      </BitField>
      <BitField start="3" size="1" name="CLKPOL" description="Clock Polarity.">
        <Enum name="idleLo" start="0" description="SCLK idles Low (0) after character transmission/reception." />
        <Enum name="idleHi" start="1" description="SCLK idles High (1) after character transmission/reception." />
      </BitField>
      <BitField start="4" size="1" name="PHASE" description="Phase Select.">
        <Enum name="activeEdge" start="0" description="Transmit on active edge of SCLK." />
        <Enum name="inactiveEdge" start="1" description="Transmit on inactive edge of SCLK." />
      </BitField>
      <BitField start="5" size="1" name="BIRQ" description="Baud Rate Generator Timer Interrupt Request.">
        <Enum name="disable" start="0" />
        <Enum name="enable" start="1" />
      </BitField>
      <BitField start="6" size="1" name="STR" description="Start SPI Interrupt.">
        <Enum name="complete" start="0" description="No operation/complete." />
        <Enum name="start" start="1" description="Start operation." />
      </BitField>
      <BitField start="7" size="1" name="IRQE" description="Interrupt Request Enable.">
        <Enum name="disable" start="0" />
        <Enum name="enable" start="1" />
      </BitField>
    </Register>
    <Register start="+0x08" size="0" name="SPIMSS0_STATUS" access="Read/Write" description="SPI Status Register." reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SLAS" description="Slave Select. If the SPI is in slave mode, this bit indicates if the SPI is selected. If the SPI is in master mode this bit has no meaning.">
        <Enum name="selected" start="0" />
        <Enum name="notSelected" start="1" />
      </BitField>
      <BitField start="1" size="1" name="TXST" description="Transmit Status.">
        <Enum name="idle" start="0" />
        <Enum name="busy" start="1" />
      </BitField>
      <BitField start="2" size="1" name="TUND" description="Transmit Underrun.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="ROVR" description="Receive Overrun.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="ABT" description="Slave Mode Transaction Abort.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="5" size="1" name="COL" description="Collision.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="TOVR" description="Transmit Overrun.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
      <BitField start="7" size="1" name="IRQ" description="SPI Interrupt Request.">
        <Enum name="inactive" start="0" description="No interrupt is pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
    </Register>
    <Register start="+0x0C" size="0" name="SPIMSS0_MOD" access="Read/Write" description="SPI Mode Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SSV" description="Slave Select Value.">
        <Enum name="lo" start="0" description="The SSEL pin will be driven low." />
        <Enum name="hi" start="1" description="The SSEL pin will be driven high." />
      </BitField>
      <BitField start="1" size="1" name="SSIO" description="Slave Select I/O.">
        <Enum name="input" start="0" />
        <Enum name="output" start="1" />
      </BitField>
      <BitField start="2" size="4" name="NUMBITS">
        <Enum name="bits16" start="0" />
        <Enum name="bits1" start="1" />
        <Enum name="bits2" start="2" />
        <Enum name="bits3" start="3" />
        <Enum name="bits4" start="4" />
        <Enum name="bits5" start="5" />
        <Enum name="bits6" start="6" />
        <Enum name="bits7" start="7" />
        <Enum name="bits8" start="8" />
        <Enum name="bits9" start="9" />
        <Enum name="bits10" start="10" />
        <Enum name="bits11" start="11" />
        <Enum name="bits12" start="12" />
        <Enum name="bits13" start="13" />
        <Enum name="bits14" start="14" />
        <Enum name="bits15" start="15" />
      </BitField>
      <BitField start="7" size="1" name="TX_LJ" description="Transmit Left Justify.">
        <Enum name="disable" start="0" />
        <Enum name="enable" start="1" />
      </BitField>
      <BitField start="8" size="1" name="SSL1" description="Slave Select 1. If SPI is enabled and in master mode, the SSEL_1 is driven according to this bit.">
        <Enum name="hi" start="0" description="High." />
        <Enum name="lo" start="1" description="Low." />
      </BitField>
      <BitField start="9" size="1" name="SSL2" description="Slave Select 2. If SPI is enabled and in master mode, the SSEL_2 is driven according to this bit.">
        <Enum name="hi" start="0" description="High." />
        <Enum name="lo" start="1" description="Low." />
      </BitField>
      <BitField start="10" size="1" name="SSL3" description="Slave Select 3. If SPI is enabled and in master mode, the SSEL_3 is driven according to this bit.">
        <Enum name="hi" start="0" description="High." />
        <Enum name="lo" start="1" description="Low." />
      </BitField>
    </Register>
    <Register start="+0x14" size="0" name="SPIMSS0_BRG" access="Read/Write" description="Baud Rate Reload Value. The SPI Baud Rate register is a 16-bit reload value for the SPI Baud Rate Generator. The reload value must be greater than or equal to 0002H for proper SPI operation (maximum baud rate is PCLK frequency divided by 4)." reset_value="0x0000FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="BRG" description="Baud Rate Reload Value." />
    </Register>
    <Register start="+0x18" size="0" name="SPIMSS0_DMA" access="Read/Write" description="SPI DMA Register." reset_value="0x00070007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TX_FIFO_LEVEL" description="Transmit FIFO Level. Set the number of free entries in the TxFIFO when a TxDMA request occurs.">
        <Enum name="entry1" start="0" />
        <Enum name="entries2" start="1" />
        <Enum name="entries3" start="2" />
        <Enum name="entries4" start="3" />
        <Enum name="entries5" start="4" />
        <Enum name="entries6" start="5" />
        <Enum name="entries7" start="6" />
        <Enum name="entries8" start="7" />
      </BitField>
      <BitField start="4" size="1" name="TX_FIFO_CLEAR" description="Transmit FIFO Clear.">
        <Enum name="complete" start="0" description="No operation/complete." />
        <Enum name="start" start="1" description="Start operation." />
      </BitField>
      <BitField start="8" size="4" name="TX_FIFO_CNT" description="Transmit FIFO Count." />
      <BitField start="15" size="1" name="TX_DMA_EN" description="Transmit DMA Enable.">
        <Enum name="disable" start="0" />
        <Enum name="enable" start="1" />
      </BitField>
      <BitField start="16" size="3" name="RX_FIFO_LEVEL" description="Receive FIFO Level. Sets the RX FIFO DMA request threshold. This configures the number of filled RxFIFO entries before activating an RxDMA request.">
        <Enum name="entry1" start="0" />
        <Enum name="entries2" start="1" />
        <Enum name="entries3" start="2" />
        <Enum name="entries4" start="3" />
        <Enum name="entries5" start="4" />
        <Enum name="entries6" start="5" />
        <Enum name="entries7" start="6" />
        <Enum name="entries8" start="7" />
      </BitField>
      <BitField start="20" size="1" name="RX_FIFO_CLEAR" description="Receive FIFO Clear.">
        <Enum name="complete" start="0" description="No operation/complete." />
        <Enum name="start" start="1" description="Start operation." />
      </BitField>
      <BitField start="24" size="4" name="RX_FIFO_CNT" description="Receive FIFO Count." />
      <BitField start="31" size="1" name="RX_DMA_EN" description="Receive DMA Enable.">
        <Enum name="disable" start="0" />
        <Enum name="enable" start="1" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="0" name="SPIMSS0_I2S_CTRL" access="Read/Write" description="I2S Control Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="I2S_EN" description="I2S Mode Enable.">
        <Enum name="disable" start="0" />
        <Enum name="enable" start="1" />
      </BitField>
      <BitField start="1" size="1" name="I2S_MUTE" description="I2S Mute transmit.">
        <Enum name="normal" start="0" description="Normal Transmit." />
        <Enum name="replaced" start="1" description="Transmit data is replaced with 0." />
      </BitField>
      <BitField start="2" size="1" name="I2S_PAUSE" description="I2S Pause transmit/receive.">
        <Enum name="normal" start="0" description="Normal Transmit." />
        <Enum name="halt" start="1" description="Halt transmit and receive FIFO and DMA access, transmit 0's." />
      </BitField>
      <BitField start="3" size="1" name="I2S_MONO" description="I2S Monophonic Audio Mode.">
        <Enum name="stereophonic" start="0" description="Stereophonic audio." />
        <Enum name="monophonic" start="1" description="Monophonic audio format.Each transmit data word is replicated on both left/right channels. Receive data is taken from left channel, right channel receive data is ignored." />
      </BitField>
      <BitField start="4" size="1" name="I2S_LJ" description="I2S Left Justify.">
        <Enum name="normal" start="0" description="Normal I2S audio protocol." />
        <Enum name="replaced" start="1" description="Audio data is synchronized with SSEL." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TMR0" start="0x40010000" description="32-bit reloadable timer that can be used for timing and event counting.">
    <Register start="+0x00" size="0" name="CNT" access="Read/Write" description="Count. This register stores the current timer count." reset_value="0x00000001" reset_mask="0xFFFFFFFF" />
    <Register start="+0x04" size="0" name="CMP" access="Read/Write" description="Compare. This register stores the compare value, which is used to set the maximum count value to initiate a reload of the timer to 0x0001." reset_value="0x0000FFFF" reset_mask="0xFFFFFFFF" />
    <Register start="+0x08" size="0" name="PWM" access="Read/Write" description="PWM. This register stores the value that is compared to the current timer count." reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
    <Register start="+0x0C" size="0" name="INTR" access="Read/Write" description="Clear Interrupt. Writing a value (0 or 1) to a bit in this register clears the associated interrupt." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IRQ_CLR" description="Clear Interrupt." />
    </Register>
    <Register start="+0x10" size="0" name="CN" access="Read/Write" description="Timer Control Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TMODE" description="Timer Mode.">
        <Enum name="oneShot" start="0" description="One Shot Mode." />
        <Enum name="continuous" start="1" description="Continuous Mode." />
        <Enum name="counter" start="2" description="Counter Mode." />
        <Enum name="pwm" start="3" description="PWM Mode." />
        <Enum name="capture" start="4" description="Capture Mode." />
        <Enum name="compare" start="5" description="Compare Mode." />
        <Enum name="gated" start="6" description="Gated Mode." />
        <Enum name="captureCompare" start="7" description="Capture/Compare Mode." />
      </BitField>
      <BitField start="3" size="3" name="PRES" description="Prescaler. Set the Timer's prescaler value. The prescaler divides the PCLK input to the timer and sets the Timer's Count Clock, F_CNT_CLK = PCLK(HZ)/prescaler. The Timer's prescaler setting is a 4-bit value with pres3:pres[2:0].">
        <Enum name="div1" start="0" description="Divide by 1." />
        <Enum name="div2" start="1" description="Divide by 2." />
        <Enum name="div4" start="2" description="Divide by 4." />
        <Enum name="div8" start="3" description="Divide by 8." />
        <Enum name="div16" start="4" description="Divide by 16." />
        <Enum name="div32" start="5" description="Divide by 32." />
        <Enum name="div64" start="6" description="Divide by 64." />
        <Enum name="div128" start="7" description="Divide by 128." />
      </BitField>
      <BitField start="6" size="1" name="TPOL" description="Timer input/output polarity bit.">
        <Enum name="activeHi" start="0" description="Active High." />
        <Enum name="activeLo" start="1" description="Active Low." />
      </BitField>
      <BitField start="7" size="1" name="TEN" description="Timer Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="8" size="1" name="PRES3" description="MSB of prescaler value." />
      <BitField start="9" size="1" name="PWMSYNC" description="Timer PWM Synchronization Mode Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="10" size="1" name="NOLHPOL" description="Timer PWM output 0A polarity bit.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="11" size="1" name="NOLLPOL" description="Timer PWM output 0A' polarity bit.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="12" size="1" name="PWMCKBD" description="Timer PWM output 0A Mode Disable.">
        <Enum name="dis" start="1" description="Disable." />
        <Enum name="en" start="0" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x14" size="0" name="NOLCMP" access="Read/Write" description="Timer Non-Overlapping Compare Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="NOLLCMP" description="Non-overlapping Low Compare. The 8-bit timer count value of non-overlapping time between falling edge of PWM output 0A and next rising edge of PWM output 0A'." />
      <BitField start="8" size="8" name="NOLHCMP" description="Non-overlapping High Compare. The 8-bit timer count value of non-overlapping time between falling edge of PWM output 0A' and next rising edge of PWM output 0A." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TMR1" start="0x40011000" description="32-bit reloadable timer that can be used for timing and event counting. 1">
    <Register start="+0x00" size="0" name="CNT" access="Read/Write" description="Count. This register stores the current timer count." reset_value="0x00000001" reset_mask="0xFFFFFFFF" />
    <Register start="+0x04" size="0" name="CMP" access="Read/Write" description="Compare. This register stores the compare value, which is used to set the maximum count value to initiate a reload of the timer to 0x0001." reset_value="0x0000FFFF" reset_mask="0xFFFFFFFF" />
    <Register start="+0x08" size="0" name="PWM" access="Read/Write" description="PWM. This register stores the value that is compared to the current timer count." reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
    <Register start="+0x0C" size="0" name="INTR" access="Read/Write" description="Clear Interrupt. Writing a value (0 or 1) to a bit in this register clears the associated interrupt." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IRQ_CLR" description="Clear Interrupt." />
    </Register>
    <Register start="+0x10" size="0" name="CN" access="Read/Write" description="Timer Control Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TMODE" description="Timer Mode.">
        <Enum name="oneShot" start="0" description="One Shot Mode." />
        <Enum name="continuous" start="1" description="Continuous Mode." />
        <Enum name="counter" start="2" description="Counter Mode." />
        <Enum name="pwm" start="3" description="PWM Mode." />
        <Enum name="capture" start="4" description="Capture Mode." />
        <Enum name="compare" start="5" description="Compare Mode." />
        <Enum name="gated" start="6" description="Gated Mode." />
        <Enum name="captureCompare" start="7" description="Capture/Compare Mode." />
      </BitField>
      <BitField start="3" size="3" name="PRES" description="Prescaler. Set the Timer's prescaler value. The prescaler divides the PCLK input to the timer and sets the Timer's Count Clock, F_CNT_CLK = PCLK(HZ)/prescaler. The Timer's prescaler setting is a 4-bit value with pres3:pres[2:0].">
        <Enum name="div1" start="0" description="Divide by 1." />
        <Enum name="div2" start="1" description="Divide by 2." />
        <Enum name="div4" start="2" description="Divide by 4." />
        <Enum name="div8" start="3" description="Divide by 8." />
        <Enum name="div16" start="4" description="Divide by 16." />
        <Enum name="div32" start="5" description="Divide by 32." />
        <Enum name="div64" start="6" description="Divide by 64." />
        <Enum name="div128" start="7" description="Divide by 128." />
      </BitField>
      <BitField start="6" size="1" name="TPOL" description="Timer input/output polarity bit.">
        <Enum name="activeHi" start="0" description="Active High." />
        <Enum name="activeLo" start="1" description="Active Low." />
      </BitField>
      <BitField start="7" size="1" name="TEN" description="Timer Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="8" size="1" name="PRES3" description="MSB of prescaler value." />
      <BitField start="9" size="1" name="PWMSYNC" description="Timer PWM Synchronization Mode Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="10" size="1" name="NOLHPOL" description="Timer PWM output 0A polarity bit.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="11" size="1" name="NOLLPOL" description="Timer PWM output 0A' polarity bit.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="12" size="1" name="PWMCKBD" description="Timer PWM output 0A Mode Disable.">
        <Enum name="dis" start="1" description="Disable." />
        <Enum name="en" start="0" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x14" size="0" name="NOLCMP" access="Read/Write" description="Timer Non-Overlapping Compare Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="NOLLCMP" description="Non-overlapping Low Compare. The 8-bit timer count value of non-overlapping time between falling edge of PWM output 0A and next rising edge of PWM output 0A'." />
      <BitField start="8" size="8" name="NOLHCMP" description="Non-overlapping High Compare. The 8-bit timer count value of non-overlapping time between falling edge of PWM output 0A' and next rising edge of PWM output 0A." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TMR2" start="0x40012000" description="32-bit reloadable timer that can be used for timing and event counting. 2">
    <Register start="+0x00" size="0" name="CNT" access="Read/Write" description="Count. This register stores the current timer count." reset_value="0x00000001" reset_mask="0xFFFFFFFF" />
    <Register start="+0x04" size="0" name="CMP" access="Read/Write" description="Compare. This register stores the compare value, which is used to set the maximum count value to initiate a reload of the timer to 0x0001." reset_value="0x0000FFFF" reset_mask="0xFFFFFFFF" />
    <Register start="+0x08" size="0" name="PWM" access="Read/Write" description="PWM. This register stores the value that is compared to the current timer count." reset_value="0x00000000" reset_mask="0xFFFFFFFF" />
    <Register start="+0x0C" size="0" name="INTR" access="Read/Write" description="Clear Interrupt. Writing a value (0 or 1) to a bit in this register clears the associated interrupt." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IRQ_CLR" description="Clear Interrupt." />
    </Register>
    <Register start="+0x10" size="0" name="CN" access="Read/Write" description="Timer Control Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TMODE" description="Timer Mode.">
        <Enum name="oneShot" start="0" description="One Shot Mode." />
        <Enum name="continuous" start="1" description="Continuous Mode." />
        <Enum name="counter" start="2" description="Counter Mode." />
        <Enum name="pwm" start="3" description="PWM Mode." />
        <Enum name="capture" start="4" description="Capture Mode." />
        <Enum name="compare" start="5" description="Compare Mode." />
        <Enum name="gated" start="6" description="Gated Mode." />
        <Enum name="captureCompare" start="7" description="Capture/Compare Mode." />
      </BitField>
      <BitField start="3" size="3" name="PRES" description="Prescaler. Set the Timer's prescaler value. The prescaler divides the PCLK input to the timer and sets the Timer's Count Clock, F_CNT_CLK = PCLK(HZ)/prescaler. The Timer's prescaler setting is a 4-bit value with pres3:pres[2:0].">
        <Enum name="div1" start="0" description="Divide by 1." />
        <Enum name="div2" start="1" description="Divide by 2." />
        <Enum name="div4" start="2" description="Divide by 4." />
        <Enum name="div8" start="3" description="Divide by 8." />
        <Enum name="div16" start="4" description="Divide by 16." />
        <Enum name="div32" start="5" description="Divide by 32." />
        <Enum name="div64" start="6" description="Divide by 64." />
        <Enum name="div128" start="7" description="Divide by 128." />
      </BitField>
      <BitField start="6" size="1" name="TPOL" description="Timer input/output polarity bit.">
        <Enum name="activeHi" start="0" description="Active High." />
        <Enum name="activeLo" start="1" description="Active Low." />
      </BitField>
      <BitField start="7" size="1" name="TEN" description="Timer Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="8" size="1" name="PRES3" description="MSB of prescaler value." />
      <BitField start="9" size="1" name="PWMSYNC" description="Timer PWM Synchronization Mode Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="10" size="1" name="NOLHPOL" description="Timer PWM output 0A polarity bit.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="11" size="1" name="NOLLPOL" description="Timer PWM output 0A' polarity bit.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="12" size="1" name="PWMCKBD" description="Timer PWM output 0A Mode Disable.">
        <Enum name="dis" start="1" description="Disable." />
        <Enum name="en" start="0" description="Enable." />
      </BitField>
    </Register>
    <Register start="+0x14" size="0" name="NOLCMP" access="Read/Write" description="Timer Non-Overlapping Compare Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="NOLLCMP" description="Non-overlapping Low Compare. The 8-bit timer count value of non-overlapping time between falling edge of PWM output 0A and next rising edge of PWM output 0A'." />
      <BitField start="8" size="8" name="NOLHCMP" description="Non-overlapping High Compare. The 8-bit timer count value of non-overlapping time between falling edge of PWM output 0A' and next rising edge of PWM output 0A." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART0" start="0x40042000" description="UART">
    <Register start="+0x00" size="4" name="CTRL" access="Read/Write" description="Control Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="UART enabled, to enable UART block, it is used to drive a gated clock in order to save power consumption when UART is not used. FIFOs are flushed when UART is disabled.">
        <Enum name="dis" start="0" description="UART disabled. FIFOs are flushed. Clock is gated off for power savings." />
        <Enum name="en" start="1" description="UART enabled." />
      </BitField>
      <BitField start="1" size="1" name="PARITY_EN" description="Enable/disable Parity bit (9th character).">
        <Enum name="dis" start="0" description="No Parity" />
        <Enum name="en" start="1" description="Parity enabled as 9th bit" />
      </BitField>
      <BitField start="2" size="2" name="PARITY" description="When PARITY_EN=1, selects odd, even, Mark or Space parity. Mark parity = always 1; Space parity = always 0.">
        <Enum name="Even" start="0" description="Even parity selected." />
        <Enum name="ODD" start="1" description="Odd parity selected." />
        <Enum name="MARK" start="2" description="Mark parity selected." />
        <Enum name="SPACE" start="3" description="Space parity selected." />
      </BitField>
      <BitField start="4" size="1" name="PARMD" description="Selects parity based on 1s or 0s count (when PARITY_EN=1).">
        <Enum name="1" start="0" description="Parity calculation is based on number of 1s in frame." />
        <Enum name="0" start="1" description="Parity calculation is based on number of 0s in frame." />
      </BitField>
      <BitField start="5" size="1" name="TX_FLUSH" description="Flushes the TX FIFO buffer." />
      <BitField start="6" size="1" name="RX_FLUSH" description="Flushes the RX FIFO buffer." />
      <BitField start="7" size="1" name="BITACC" description="If set, bit accuracy is selected, in this case the bit duration is the same for all the bits with the optimal accuracy. But the frame duration can have a significant deviation from the expected baudrate.If clear, frame accuracy is selected, therefore bits can have different duration in order to guarantee the minimum frame deviation.">
        <Enum name="FRAME" start="0" description="Frame accuracy." />
        <Enum name="BIT" start="1" description="Bit accuracy." />
      </BitField>
      <BitField start="8" size="2" name="CHAR_SIZE" description="Selects UART character size.">
        <Enum name="5" start="0" description="5 bits." />
        <Enum name="6" start="1" description="6 bits." />
        <Enum name="7" start="2" description="7 bits." />
        <Enum name="8" start="3" description="8 bits." />
      </BitField>
      <BitField start="10" size="1" name="STOPBITS" description="Selects the number of stop bits that will be generated.">
        <Enum name="1" start="0" description="1 stop bit." />
        <Enum name="1_5" start="1" description="1.5 stop bits." />
      </BitField>
      <BitField start="11" size="1" name="FLOW_CTRL" description="Enables/disables hardware flow control.">
        <Enum name="en" start="1" description="HW Flow Control with RTS/CTS enabled" />
        <Enum name="dis" start="0" description="HW Flow Control disabled" />
      </BitField>
      <BitField start="12" size="1" name="FLOW_POL" description="RTS/CTS polarity.">
        <Enum name="0" start="0" description="RTS/CTS asserted is logic 0." />
        <Enum name="1" start="1" description="RTS/CTS asserted is logic 1." />
      </BitField>
      <BitField start="13" size="1" name="NULL_MODEM" description="NULL Modem Support (RTS/CTS and TXD/RXD swap).">
        <Enum name="DIS" start="0" description="Direct convention." />
        <Enum name="EN" start="1" description="Null Modem Mode." />
      </BitField>
      <BitField start="14" size="1" name="BREAK" description="Break control bit. It causes a break condition to be transmitted to receiving UART.">
        <Enum name="DIS" start="0" description="Break characters are not generated." />
        <Enum name="EN" start="1" description="Break characters are sent(all the bits are at '0' including start/parity/stop)." />
      </BitField>
      <BitField start="15" size="1" name="CLKSEL" description="Baud Rate Clock Source Select. Selects the baud rate clock.">
        <Enum name="SYSTEM" start="0" description="System clock." />
        <Enum name="ALTERNATE" start="1" description="Alternate 7.3727MHz internal clock. Useful in low power modes when the system clock is slow." />
      </BitField>
      <BitField start="16" size="8" name="RX_TO" description="RX Time Out. RX time out interrupt will occur after RXTO Uart characters if RX-FIFO is not empty and RX FIFO has not been read." />
    </Register>
    <Register start="+0x04" size="4" name="THRESH_CTRL" access="Read/Write" description="Threshold Control register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="RX_FIFO_THRESH" description="RX FIFO Threshold Level.When the RX FIFO reaches this many bytes or higher, UARTn_INFTL.rx_fifo_level is set." />
      <BitField start="8" size="6" name="TX_FIFO_THRESH" description="TX FIFO Threshold Level. When the TX FIFO reaches this many bytes or higher, UARTn_INTFL.tx_fifo_level is set." />
      <BitField start="16" size="6" name="RTS_FIFO_THRESH" description="RTS threshold control. When the RX FIFO reaches this many bytes or higher, the RTS output signal is deasserted, informing the transmitting UART to stop sending data to this UART." />
    </Register>
    <Register start="+0x08" size="4" name="STATUS" access="ReadOnly" description="Status Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TX_BUSY" description="Read-only flag indicating the UART transmit status." />
      <BitField start="1" size="1" name="RX_BUSY" description="Read-only flag indicating the UARTreceiver status." />
      <BitField start="2" size="1" name="PARITY" description="9th Received bit state. This bit identifies the state of the 9th bit of received data. Only available for UART_CTRL.SIZE[1:0]=3." />
      <BitField start="3" size="1" name="BREAK" description="Received BREAK status. BREAKS is cleared when UART_STAT register is read. Received data input is held in spacing (logic 0) state for longer than a full word transmission time (that is, the total time of Start bit + data bits + Parity + Stop bits)." />
      <BitField start="4" size="1" name="RX_EMPTY" description="Read-only flag indicating the RX FIFO state." />
      <BitField start="5" size="1" name="RX_FULL" description="Read-only flag indicating the RX FIFO state." />
      <BitField start="6" size="1" name="TX_EMPTY" description="Read-only flag indicating the TX FIFO state." />
      <BitField start="7" size="1" name="TX_FULL" description="Read-only flag indicating the TX FIFO state." />
      <BitField start="8" size="6" name="RX_FIFO_CNT" description="Indicates the number of bytes currently in the RX FIFO." />
      <BitField start="16" size="6" name="TX_FIFO_CNT" description="Indicates the number of bytes currently in the TX FIFO." />
      <BitField start="24" size="1" name="RX_TO" description="RX Timeout status." />
    </Register>
    <Register start="+0x0C" size="4" name="INT_EN" access="Read/Write" description="Interrupt Enable Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RX_FRAME_ERROR" description="Enable for RX Frame Error Interrupt." />
      <BitField start="1" size="1" name="RX_PARITY_ERROR" description="Enable for RX Parity Error interrupt." />
      <BitField start="2" size="1" name="CTS_CHANGE" description="Enable for CTS signal change interrupt." />
      <BitField start="3" size="1" name="RX_OVERRUN" description="Enable for RX FIFO OVerrun interrupt." />
      <BitField start="4" size="1" name="RX_FIFO_THRESH" description="Enable for interrupt when RX FIFO reaches the number of bytes configured by the RXTHD field." />
      <BitField start="5" size="1" name="TX_FIFO_ALMOST_EMPTY" description="Enable for interrupt when TX FIFO has only one byte remaining." />
      <BitField start="6" size="1" name="TX_FIFO_THRESH" description="Enable for interrupt when TX FIFO reaches the number of bytes configured by the TXTHD field." />
      <BitField start="7" size="1" name="BREAK" description="Enable for received BREAK character interrupt." />
      <BitField start="8" size="1" name="RX_TIMEOUT" description="Enable for RX Timeout Interrupt. Trigger if there is no RX communication during n UART characters (n=UART_CN.RXTO)." />
      <BitField start="9" size="1" name="LAST_BREAK" description="Enable for Last break character interrupt." />
    </Register>
    <Register start="+0x10" size="4" name="INT_FL" access="Read/Write" description="Interrupt Status Flags." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RX_FRAME_ERROR" description="FLAG for RX Frame Error Interrupt." />
      <BitField start="1" size="1" name="RX_PARITY_ERROR" description="FLAG for RX Parity Error interrupt." />
      <BitField start="2" size="1" name="CTS_CHANGE" description="FLAG for CTS signal change interrupt." />
      <BitField start="3" size="1" name="RX_OVERRUN" description="FLAG for RX FIFO Overrun interrupt." />
      <BitField start="4" size="1" name="RX_FIFO_THRESH" description="FLAG for interrupt when RX FIFO reaches the number of bytes configured by the RXTHD field." />
      <BitField start="5" size="1" name="TX_FIFO_ALMOST_EMPTY" description="FLAG for interrupt when TX FIFO has only one byte remaining." />
      <BitField start="6" size="1" name="TX_FIFO_THRESH" description="FLAG for interrupt when TX FIFO reaches the number of bytes configured by the TXTHD field." />
      <BitField start="7" size="1" name="BREAK" description="FLAG for received BREAK character interrupt." />
      <BitField start="8" size="1" name="RX_TIMEOUT" description="FLAG for RX Timeout Interrupt. Trigger if there is no RX communication during n UART characters (n=UART_CN.RXTO)." />
      <BitField start="9" size="1" name="LAST_BREAK" description="FLAG for Last break character interrupt." />
    </Register>
    <Register start="+0x14" size="4" name="BAUD0" access="Read/Write" description="Baud rate register. Integer portion." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="IBAUD" description="Integer portion of baud rate divisor value. IBAUD = InputClock / (factor * Baud Rate Frequency)." />
      <BitField start="16" size="2" name="FACTOR" description="FACTOR must be chosen to have IDIV&gt;0. factor used in calculation = 128 &gt;&gt; FACTOR.">
        <Enum name="128" start="0" description="Baud Factor 128" />
        <Enum name="64" start="1" description="Baud Factor 64" />
        <Enum name="32" start="2" description="Baud Factor 32" />
        <Enum name="16" start="3" description="Baud Factor 16" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="BAUD1" access="Read/Write" description="Baud rate register. Decimal Setting." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DBAUD" description="Decimal portion of baud rate divisor value. DIV = InputClock/(factor*Baud Rate Frequency). DDIV=(DIV-IDIV)*128." />
    </Register>
    <Register start="+0x1C" size="4" name="FIFO" access="Read/Write" description="FIFO Data buffer." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FIFO" description="Load/unload location for TX and RX FIFO buffers." />
    </Register>
    <Register start="+0x20" size="4" name="DMA" access="Read/Write" description="DMA Configuration." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDMA_EN" description="TX DMA channel enable.">
        <Enum name="dis" start="0" description="DMA is disabled" />
        <Enum name="en" start="1" description="DMA is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RXDMA_EN" description="RX DMA channel enable.">
        <Enum name="dis" start="0" description="DMA is disabled" />
        <Enum name="en" start="1" description="DMA is enabled" />
      </BitField>
      <BitField start="8" size="6" name="TXDMA_LEVEL" description="TX threshold for DMA transmission." />
      <BitField start="16" size="6" name="RXDMA_LEVEL" description="RX threshold for DMA transmission." />
    </Register>
    <Register start="+0x24" size="4" name="TX_FIFO" access="Read/Write" description="Transmit FIFO Status register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="DATA" description="Reading from this field returns the next character available at the output of the TX FIFO (if one is available, otherwise 00h is returned)." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART1" start="0x40043000" description="UART 1">
    <Register start="+0x00" size="4" name="CTRL" access="Read/Write" description="Control Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="UART enabled, to enable UART block, it is used to drive a gated clock in order to save power consumption when UART is not used. FIFOs are flushed when UART is disabled.">
        <Enum name="dis" start="0" description="UART disabled. FIFOs are flushed. Clock is gated off for power savings." />
        <Enum name="en" start="1" description="UART enabled." />
      </BitField>
      <BitField start="1" size="1" name="PARITY_EN" description="Enable/disable Parity bit (9th character).">
        <Enum name="dis" start="0" description="No Parity" />
        <Enum name="en" start="1" description="Parity enabled as 9th bit" />
      </BitField>
      <BitField start="2" size="2" name="PARITY" description="When PARITY_EN=1, selects odd, even, Mark or Space parity. Mark parity = always 1; Space parity = always 0.">
        <Enum name="Even" start="0" description="Even parity selected." />
        <Enum name="ODD" start="1" description="Odd parity selected." />
        <Enum name="MARK" start="2" description="Mark parity selected." />
        <Enum name="SPACE" start="3" description="Space parity selected." />
      </BitField>
      <BitField start="4" size="1" name="PARMD" description="Selects parity based on 1s or 0s count (when PARITY_EN=1).">
        <Enum name="1" start="0" description="Parity calculation is based on number of 1s in frame." />
        <Enum name="0" start="1" description="Parity calculation is based on number of 0s in frame." />
      </BitField>
      <BitField start="5" size="1" name="TX_FLUSH" description="Flushes the TX FIFO buffer." />
      <BitField start="6" size="1" name="RX_FLUSH" description="Flushes the RX FIFO buffer." />
      <BitField start="7" size="1" name="BITACC" description="If set, bit accuracy is selected, in this case the bit duration is the same for all the bits with the optimal accuracy. But the frame duration can have a significant deviation from the expected baudrate.If clear, frame accuracy is selected, therefore bits can have different duration in order to guarantee the minimum frame deviation.">
        <Enum name="FRAME" start="0" description="Frame accuracy." />
        <Enum name="BIT" start="1" description="Bit accuracy." />
      </BitField>
      <BitField start="8" size="2" name="CHAR_SIZE" description="Selects UART character size.">
        <Enum name="5" start="0" description="5 bits." />
        <Enum name="6" start="1" description="6 bits." />
        <Enum name="7" start="2" description="7 bits." />
        <Enum name="8" start="3" description="8 bits." />
      </BitField>
      <BitField start="10" size="1" name="STOPBITS" description="Selects the number of stop bits that will be generated.">
        <Enum name="1" start="0" description="1 stop bit." />
        <Enum name="1_5" start="1" description="1.5 stop bits." />
      </BitField>
      <BitField start="11" size="1" name="FLOW_CTRL" description="Enables/disables hardware flow control.">
        <Enum name="en" start="1" description="HW Flow Control with RTS/CTS enabled" />
        <Enum name="dis" start="0" description="HW Flow Control disabled" />
      </BitField>
      <BitField start="12" size="1" name="FLOW_POL" description="RTS/CTS polarity.">
        <Enum name="0" start="0" description="RTS/CTS asserted is logic 0." />
        <Enum name="1" start="1" description="RTS/CTS asserted is logic 1." />
      </BitField>
      <BitField start="13" size="1" name="NULL_MODEM" description="NULL Modem Support (RTS/CTS and TXD/RXD swap).">
        <Enum name="DIS" start="0" description="Direct convention." />
        <Enum name="EN" start="1" description="Null Modem Mode." />
      </BitField>
      <BitField start="14" size="1" name="BREAK" description="Break control bit. It causes a break condition to be transmitted to receiving UART.">
        <Enum name="DIS" start="0" description="Break characters are not generated." />
        <Enum name="EN" start="1" description="Break characters are sent(all the bits are at '0' including start/parity/stop)." />
      </BitField>
      <BitField start="15" size="1" name="CLKSEL" description="Baud Rate Clock Source Select. Selects the baud rate clock.">
        <Enum name="SYSTEM" start="0" description="System clock." />
        <Enum name="ALTERNATE" start="1" description="Alternate 7.3727MHz internal clock. Useful in low power modes when the system clock is slow." />
      </BitField>
      <BitField start="16" size="8" name="RX_TO" description="RX Time Out. RX time out interrupt will occur after RXTO Uart characters if RX-FIFO is not empty and RX FIFO has not been read." />
    </Register>
    <Register start="+0x04" size="4" name="THRESH_CTRL" access="Read/Write" description="Threshold Control register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="RX_FIFO_THRESH" description="RX FIFO Threshold Level.When the RX FIFO reaches this many bytes or higher, UARTn_INFTL.rx_fifo_level is set." />
      <BitField start="8" size="6" name="TX_FIFO_THRESH" description="TX FIFO Threshold Level. When the TX FIFO reaches this many bytes or higher, UARTn_INTFL.tx_fifo_level is set." />
      <BitField start="16" size="6" name="RTS_FIFO_THRESH" description="RTS threshold control. When the RX FIFO reaches this many bytes or higher, the RTS output signal is deasserted, informing the transmitting UART to stop sending data to this UART." />
    </Register>
    <Register start="+0x08" size="4" name="STATUS" access="ReadOnly" description="Status Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TX_BUSY" description="Read-only flag indicating the UART transmit status." />
      <BitField start="1" size="1" name="RX_BUSY" description="Read-only flag indicating the UARTreceiver status." />
      <BitField start="2" size="1" name="PARITY" description="9th Received bit state. This bit identifies the state of the 9th bit of received data. Only available for UART_CTRL.SIZE[1:0]=3." />
      <BitField start="3" size="1" name="BREAK" description="Received BREAK status. BREAKS is cleared when UART_STAT register is read. Received data input is held in spacing (logic 0) state for longer than a full word transmission time (that is, the total time of Start bit + data bits + Parity + Stop bits)." />
      <BitField start="4" size="1" name="RX_EMPTY" description="Read-only flag indicating the RX FIFO state." />
      <BitField start="5" size="1" name="RX_FULL" description="Read-only flag indicating the RX FIFO state." />
      <BitField start="6" size="1" name="TX_EMPTY" description="Read-only flag indicating the TX FIFO state." />
      <BitField start="7" size="1" name="TX_FULL" description="Read-only flag indicating the TX FIFO state." />
      <BitField start="8" size="6" name="RX_FIFO_CNT" description="Indicates the number of bytes currently in the RX FIFO." />
      <BitField start="16" size="6" name="TX_FIFO_CNT" description="Indicates the number of bytes currently in the TX FIFO." />
      <BitField start="24" size="1" name="RX_TO" description="RX Timeout status." />
    </Register>
    <Register start="+0x0C" size="4" name="INT_EN" access="Read/Write" description="Interrupt Enable Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RX_FRAME_ERROR" description="Enable for RX Frame Error Interrupt." />
      <BitField start="1" size="1" name="RX_PARITY_ERROR" description="Enable for RX Parity Error interrupt." />
      <BitField start="2" size="1" name="CTS_CHANGE" description="Enable for CTS signal change interrupt." />
      <BitField start="3" size="1" name="RX_OVERRUN" description="Enable for RX FIFO OVerrun interrupt." />
      <BitField start="4" size="1" name="RX_FIFO_THRESH" description="Enable for interrupt when RX FIFO reaches the number of bytes configured by the RXTHD field." />
      <BitField start="5" size="1" name="TX_FIFO_ALMOST_EMPTY" description="Enable for interrupt when TX FIFO has only one byte remaining." />
      <BitField start="6" size="1" name="TX_FIFO_THRESH" description="Enable for interrupt when TX FIFO reaches the number of bytes configured by the TXTHD field." />
      <BitField start="7" size="1" name="BREAK" description="Enable for received BREAK character interrupt." />
      <BitField start="8" size="1" name="RX_TIMEOUT" description="Enable for RX Timeout Interrupt. Trigger if there is no RX communication during n UART characters (n=UART_CN.RXTO)." />
      <BitField start="9" size="1" name="LAST_BREAK" description="Enable for Last break character interrupt." />
    </Register>
    <Register start="+0x10" size="4" name="INT_FL" access="Read/Write" description="Interrupt Status Flags." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RX_FRAME_ERROR" description="FLAG for RX Frame Error Interrupt." />
      <BitField start="1" size="1" name="RX_PARITY_ERROR" description="FLAG for RX Parity Error interrupt." />
      <BitField start="2" size="1" name="CTS_CHANGE" description="FLAG for CTS signal change interrupt." />
      <BitField start="3" size="1" name="RX_OVERRUN" description="FLAG for RX FIFO Overrun interrupt." />
      <BitField start="4" size="1" name="RX_FIFO_THRESH" description="FLAG for interrupt when RX FIFO reaches the number of bytes configured by the RXTHD field." />
      <BitField start="5" size="1" name="TX_FIFO_ALMOST_EMPTY" description="FLAG for interrupt when TX FIFO has only one byte remaining." />
      <BitField start="6" size="1" name="TX_FIFO_THRESH" description="FLAG for interrupt when TX FIFO reaches the number of bytes configured by the TXTHD field." />
      <BitField start="7" size="1" name="BREAK" description="FLAG for received BREAK character interrupt." />
      <BitField start="8" size="1" name="RX_TIMEOUT" description="FLAG for RX Timeout Interrupt. Trigger if there is no RX communication during n UART characters (n=UART_CN.RXTO)." />
      <BitField start="9" size="1" name="LAST_BREAK" description="FLAG for Last break character interrupt." />
    </Register>
    <Register start="+0x14" size="4" name="BAUD0" access="Read/Write" description="Baud rate register. Integer portion." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="IBAUD" description="Integer portion of baud rate divisor value. IBAUD = InputClock / (factor * Baud Rate Frequency)." />
      <BitField start="16" size="2" name="FACTOR" description="FACTOR must be chosen to have IDIV&gt;0. factor used in calculation = 128 &gt;&gt; FACTOR.">
        <Enum name="128" start="0" description="Baud Factor 128" />
        <Enum name="64" start="1" description="Baud Factor 64" />
        <Enum name="32" start="2" description="Baud Factor 32" />
        <Enum name="16" start="3" description="Baud Factor 16" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="BAUD1" access="Read/Write" description="Baud rate register. Decimal Setting." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DBAUD" description="Decimal portion of baud rate divisor value. DIV = InputClock/(factor*Baud Rate Frequency). DDIV=(DIV-IDIV)*128." />
    </Register>
    <Register start="+0x1C" size="4" name="FIFO" access="Read/Write" description="FIFO Data buffer." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FIFO" description="Load/unload location for TX and RX FIFO buffers." />
    </Register>
    <Register start="+0x20" size="4" name="DMA" access="Read/Write" description="DMA Configuration." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDMA_EN" description="TX DMA channel enable.">
        <Enum name="dis" start="0" description="DMA is disabled" />
        <Enum name="en" start="1" description="DMA is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RXDMA_EN" description="RX DMA channel enable.">
        <Enum name="dis" start="0" description="DMA is disabled" />
        <Enum name="en" start="1" description="DMA is enabled" />
      </BitField>
      <BitField start="8" size="6" name="TXDMA_LEVEL" description="TX threshold for DMA transmission." />
      <BitField start="16" size="6" name="RXDMA_LEVEL" description="RX threshold for DMA transmission." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="WDT0" start="0x40003000" description="Watchdog Timer 0">
    <Register start="+0x00" size="0" name="CTRL" access="Read/Write" description="Watchdog Timer Control Register." reset_value="0x00000000" reset_mask="0x7FFFF000">
      <BitField start="0" size="4" name="INT_PERIOD" description="Watchdog Interrupt Period. The watchdog timer will assert an interrupt, if enabled, if the CPU does not write the watchdog reset sequence to the WDT_RST register before the watchdog timer has counted this time period since the last timer reset.">
        <Enum name="wdt2pow31" start="0" description="2**31 clock cycles." />
        <Enum name="wdt2pow30" start="1" description="2**30 clock cycles." />
        <Enum name="wdt2pow29" start="2" description="2**29 clock cycles." />
        <Enum name="wdt2pow28" start="3" description="2**28 clock cycles." />
        <Enum name="wdt2pow27" start="4" description="2^27 clock cycles." />
        <Enum name="wdt2pow26" start="5" description="2**26 clock cycles." />
        <Enum name="wdt2pow25" start="6" description="2**25 clock cycles." />
        <Enum name="wdt2pow24" start="7" description="2**24 clock cycles." />
        <Enum name="wdt2pow23" start="8" description="2**23 clock cycles." />
        <Enum name="wdt2pow22" start="9" description="2**22 clock cycles." />
        <Enum name="wdt2pow21" start="10" description="2**21 clock cycles." />
        <Enum name="wdt2pow20" start="11" description="2**20 clock cycles." />
        <Enum name="wdt2pow19" start="12" description="2**19 clock cycles." />
        <Enum name="wdt2pow18" start="13" description="2**18 clock cycles." />
        <Enum name="wdt2pow17" start="14" description="2**17 clock cycles." />
        <Enum name="wdt2pow16" start="15" description="2**16 clock cycles." />
      </BitField>
      <BitField start="4" size="4" name="RST_PERIOD" description="Watchdog Reset Period. The watchdog timer will assert a reset, if enabled, if the CPU does not write the watchdog reset sequence to the WDT_RST register before the watchdog timer has counted this time period since the last timer reset.">
        <Enum name="wdt2pow31" start="0" description="2**31 clock cycles." />
        <Enum name="wdt2pow30" start="1" description="2**30 clock cycles." />
        <Enum name="wdt2pow29" start="2" description="2**29 clock cycles." />
        <Enum name="wdt2pow28" start="3" description="2**28 clock cycles." />
        <Enum name="wdt2pow27" start="4" description="2^27 clock cycles." />
        <Enum name="wdt2pow26" start="5" description="2**26 clock cycles." />
        <Enum name="wdt2pow25" start="6" description="2**25 clock cycles." />
        <Enum name="wdt2pow24" start="7" description="2**24 clock cycles." />
        <Enum name="wdt2pow23" start="8" description="2**23 clock cycles." />
        <Enum name="wdt2pow22" start="9" description="2**22 clock cycles." />
        <Enum name="wdt2pow21" start="10" description="2**21 clock cycles." />
        <Enum name="wdt2pow20" start="11" description="2**20 clock cycles." />
        <Enum name="wdt2pow19" start="12" description="2**19 clock cycles." />
        <Enum name="wdt2pow18" start="13" description="2**18 clock cycles." />
        <Enum name="wdt2pow17" start="14" description="2**17 clock cycles." />
        <Enum name="wdt2pow16" start="15" description="2**16 clock cycles." />
      </BitField>
      <BitField start="8" size="1" name="WDT_EN" description="Watchdog Timer Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="9" size="1" name="INT_FLAG" description="Watchdog Timer Interrupt Flag.">
        <Enum name="inactive" start="0" description="No interrupt is pending." />
        <Enum name="pending" start="1" description="An interrupt is pending." />
      </BitField>
      <BitField start="10" size="1" name="INT_EN" description="Watchdog Timer Interrupt Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="11" size="1" name="RST_EN" description="Watchdog Timer Reset Enable.">
        <Enum name="dis" start="0" description="Disable." />
        <Enum name="en" start="1" description="Enable." />
      </BitField>
      <BitField start="31" size="1" name="RST_FLAG" description="Watchdog Timer Reset Flag.">
        <Enum name="noEvent" start="0" description="The event has not occurred." />
        <Enum name="occurred" start="1" description="The event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x04" size="0" name="RST" access="WriteOnly" description="Watchdog Timer Reset Register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WDT_RST" description="Writing the watchdog counter 'reset sequence' to this register resets the watchdog counter. If the watchdog count exceeds INT_PERIOD then a watchdog interrupt will occur, if enabled. If the watchdog count exceeds RST_PERIOD then a watchdog reset will occur, if enabled.">
        <Enum name="seq0" start="0x000000A5" description="The first value to be written to reset the WDT." />
        <Enum name="seq1" start="0x0000005A" description="The second value to be written to reset the WDT." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="NVIC" start="0xE000E100" description="Nested Vectored Interrupt Controller">
    <Register name="NVIC_ISER0" description="Interrupt Set-Enable Register 0" start="0xE000E100">
      <BitField name="PF" start="0" size="1" />
      <BitField name="WDT0" start="1" size="1" />
      <BitField name="RSV00" start="2" size="1" />
      <BitField name="RTC" start="3" size="1" />
      <BitField name="RSV01" start="4" size="1" />
      <BitField name="TMR0" start="5" size="1" />
      <BitField name="TMR1" start="6" size="1" />
      <BitField name="TMR2" start="7" size="1" />
      <BitField name="RSV02" start="8" size="1" />
      <BitField name="RSV03" start="9" size="1" />
      <BitField name="RSV04" start="10" size="1" />
      <BitField name="RSV05" start="11" size="1" />
      <BitField name="RSV06" start="12" size="1" />
      <BitField name="I2C0" start="13" size="1" />
      <BitField name="UART0" start="14" size="1" />
      <BitField name="UART1" start="15" size="1" />
      <BitField name="SPI0" start="16" size="1" />
      <BitField name="SPI1" start="17" size="1" />
      <BitField name="RSV07" start="18" size="1" />
      <BitField name="RSV08" start="19" size="1" />
      <BitField name="RSV09" start="20" size="1" />
      <BitField name="RSV10" start="21" size="1" />
      <BitField name="RSV11" start="22" size="1" />
      <BitField name="FLC" start="23" size="1" />
      <BitField name="GPIO0" start="24" size="1" />
      <BitField name="RSV12" start="25" size="1" />
      <BitField name="RSV13" start="26" size="1" />
      <BitField name="RSV14" start="27" size="1" />
      <BitField name="DMA0" start="28" size="1" />
      <BitField name="DMA1" start="29" size="1" />
      <BitField name="DMA2" start="30" size="1" />
      <BitField name="DMA3" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISER1" description="Interrupt Set-Enable Register 1" start="0xE000E104">
      <BitField name="RSV15" start="0" size="1" />
      <BitField name="RSV16" start="1" size="1" />
      <BitField name="RSV17" start="2" size="1" />
      <BitField name="RSV18" start="3" size="1" />
      <BitField name="I2C1" start="4" size="1" />
      <BitField name="RSV19" start="5" size="1" />
      <BitField name="RSV20" start="6" size="1" />
      <BitField name="RSV21" start="7" size="1" />
      <BitField name="RSV22" start="8" size="1" />
      <BitField name="RSV23" start="9" size="1" />
      <BitField name="RSV24" start="10" size="1" />
      <BitField name="RSV25" start="11" size="1" />
      <BitField name="RSV26" start="12" size="1" />
      <BitField name="RSV27" start="13" size="1" />
      <BitField name="RSV28" start="14" size="1" />
      <BitField name="RSV29" start="15" size="1" />
      <BitField name="RSV30" start="16" size="1" />
      <BitField name="RSV31" start="17" size="1" />
      <BitField name="RSV32" start="18" size="1" />
      <BitField name="RSV33" start="19" size="1" />
      <BitField name="RSV34" start="20" size="1" />
      <BitField name="RSV35" start="21" size="1" />
      <BitField name="GPIOWAKE" start="22" size="1" />
    </Register>
    <Register name="NVIC_ICER0" description="Interrupt Clear-Enable Register 0" start="0xE000E180">
      <BitField name="PF" start="0" size="1" />
      <BitField name="WDT0" start="1" size="1" />
      <BitField name="RSV00" start="2" size="1" />
      <BitField name="RTC" start="3" size="1" />
      <BitField name="RSV01" start="4" size="1" />
      <BitField name="TMR0" start="5" size="1" />
      <BitField name="TMR1" start="6" size="1" />
      <BitField name="TMR2" start="7" size="1" />
      <BitField name="RSV02" start="8" size="1" />
      <BitField name="RSV03" start="9" size="1" />
      <BitField name="RSV04" start="10" size="1" />
      <BitField name="RSV05" start="11" size="1" />
      <BitField name="RSV06" start="12" size="1" />
      <BitField name="I2C0" start="13" size="1" />
      <BitField name="UART0" start="14" size="1" />
      <BitField name="UART1" start="15" size="1" />
      <BitField name="SPI0" start="16" size="1" />
      <BitField name="SPI1" start="17" size="1" />
      <BitField name="RSV07" start="18" size="1" />
      <BitField name="RSV08" start="19" size="1" />
      <BitField name="RSV09" start="20" size="1" />
      <BitField name="RSV10" start="21" size="1" />
      <BitField name="RSV11" start="22" size="1" />
      <BitField name="FLC" start="23" size="1" />
      <BitField name="GPIO0" start="24" size="1" />
      <BitField name="RSV12" start="25" size="1" />
      <BitField name="RSV13" start="26" size="1" />
      <BitField name="RSV14" start="27" size="1" />
      <BitField name="DMA0" start="28" size="1" />
      <BitField name="DMA1" start="29" size="1" />
      <BitField name="DMA2" start="30" size="1" />
      <BitField name="DMA3" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICER1" description="Interrupt Clear-Enable Register 1" start="0xE000E184">
      <BitField name="RSV15" start="0" size="1" />
      <BitField name="RSV16" start="1" size="1" />
      <BitField name="RSV17" start="2" size="1" />
      <BitField name="RSV18" start="3" size="1" />
      <BitField name="I2C1" start="4" size="1" />
      <BitField name="RSV19" start="5" size="1" />
      <BitField name="RSV20" start="6" size="1" />
      <BitField name="RSV21" start="7" size="1" />
      <BitField name="RSV22" start="8" size="1" />
      <BitField name="RSV23" start="9" size="1" />
      <BitField name="RSV24" start="10" size="1" />
      <BitField name="RSV25" start="11" size="1" />
      <BitField name="RSV26" start="12" size="1" />
      <BitField name="RSV27" start="13" size="1" />
      <BitField name="RSV28" start="14" size="1" />
      <BitField name="RSV29" start="15" size="1" />
      <BitField name="RSV30" start="16" size="1" />
      <BitField name="RSV31" start="17" size="1" />
      <BitField name="RSV32" start="18" size="1" />
      <BitField name="RSV33" start="19" size="1" />
      <BitField name="RSV34" start="20" size="1" />
      <BitField name="RSV35" start="21" size="1" />
      <BitField name="GPIOWAKE" start="22" size="1" />
    </Register>
    <Register name="NVIC_ISPR0" description="Interrupt Set-Pending Register 0" start="0xE000E200">
      <BitField name="PF" start="0" size="1" />
      <BitField name="WDT0" start="1" size="1" />
      <BitField name="RSV00" start="2" size="1" />
      <BitField name="RTC" start="3" size="1" />
      <BitField name="RSV01" start="4" size="1" />
      <BitField name="TMR0" start="5" size="1" />
      <BitField name="TMR1" start="6" size="1" />
      <BitField name="TMR2" start="7" size="1" />
      <BitField name="RSV02" start="8" size="1" />
      <BitField name="RSV03" start="9" size="1" />
      <BitField name="RSV04" start="10" size="1" />
      <BitField name="RSV05" start="11" size="1" />
      <BitField name="RSV06" start="12" size="1" />
      <BitField name="I2C0" start="13" size="1" />
      <BitField name="UART0" start="14" size="1" />
      <BitField name="UART1" start="15" size="1" />
      <BitField name="SPI0" start="16" size="1" />
      <BitField name="SPI1" start="17" size="1" />
      <BitField name="RSV07" start="18" size="1" />
      <BitField name="RSV08" start="19" size="1" />
      <BitField name="RSV09" start="20" size="1" />
      <BitField name="RSV10" start="21" size="1" />
      <BitField name="RSV11" start="22" size="1" />
      <BitField name="FLC" start="23" size="1" />
      <BitField name="GPIO0" start="24" size="1" />
      <BitField name="RSV12" start="25" size="1" />
      <BitField name="RSV13" start="26" size="1" />
      <BitField name="RSV14" start="27" size="1" />
      <BitField name="DMA0" start="28" size="1" />
      <BitField name="DMA1" start="29" size="1" />
      <BitField name="DMA2" start="30" size="1" />
      <BitField name="DMA3" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISPR1" description="Interrupt Set-Pending Register 1" start="0xE000E204">
      <BitField name="RSV15" start="0" size="1" />
      <BitField name="RSV16" start="1" size="1" />
      <BitField name="RSV17" start="2" size="1" />
      <BitField name="RSV18" start="3" size="1" />
      <BitField name="I2C1" start="4" size="1" />
      <BitField name="RSV19" start="5" size="1" />
      <BitField name="RSV20" start="6" size="1" />
      <BitField name="RSV21" start="7" size="1" />
      <BitField name="RSV22" start="8" size="1" />
      <BitField name="RSV23" start="9" size="1" />
      <BitField name="RSV24" start="10" size="1" />
      <BitField name="RSV25" start="11" size="1" />
      <BitField name="RSV26" start="12" size="1" />
      <BitField name="RSV27" start="13" size="1" />
      <BitField name="RSV28" start="14" size="1" />
      <BitField name="RSV29" start="15" size="1" />
      <BitField name="RSV30" start="16" size="1" />
      <BitField name="RSV31" start="17" size="1" />
      <BitField name="RSV32" start="18" size="1" />
      <BitField name="RSV33" start="19" size="1" />
      <BitField name="RSV34" start="20" size="1" />
      <BitField name="RSV35" start="21" size="1" />
      <BitField name="GPIOWAKE" start="22" size="1" />
    </Register>
    <Register name="NVIC_ICPR0" description="Interrupt Clear-Pending Register 0" start="0xE000E280">
      <BitField name="PF" start="0" size="1" />
      <BitField name="WDT0" start="1" size="1" />
      <BitField name="RSV00" start="2" size="1" />
      <BitField name="RTC" start="3" size="1" />
      <BitField name="RSV01" start="4" size="1" />
      <BitField name="TMR0" start="5" size="1" />
      <BitField name="TMR1" start="6" size="1" />
      <BitField name="TMR2" start="7" size="1" />
      <BitField name="RSV02" start="8" size="1" />
      <BitField name="RSV03" start="9" size="1" />
      <BitField name="RSV04" start="10" size="1" />
      <BitField name="RSV05" start="11" size="1" />
      <BitField name="RSV06" start="12" size="1" />
      <BitField name="I2C0" start="13" size="1" />
      <BitField name="UART0" start="14" size="1" />
      <BitField name="UART1" start="15" size="1" />
      <BitField name="SPI0" start="16" size="1" />
      <BitField name="SPI1" start="17" size="1" />
      <BitField name="RSV07" start="18" size="1" />
      <BitField name="RSV08" start="19" size="1" />
      <BitField name="RSV09" start="20" size="1" />
      <BitField name="RSV10" start="21" size="1" />
      <BitField name="RSV11" start="22" size="1" />
      <BitField name="FLC" start="23" size="1" />
      <BitField name="GPIO0" start="24" size="1" />
      <BitField name="RSV12" start="25" size="1" />
      <BitField name="RSV13" start="26" size="1" />
      <BitField name="RSV14" start="27" size="1" />
      <BitField name="DMA0" start="28" size="1" />
      <BitField name="DMA1" start="29" size="1" />
      <BitField name="DMA2" start="30" size="1" />
      <BitField name="DMA3" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICPR1" description="Interrupt Clear-Pending Register 1" start="0xE000E284">
      <BitField name="RSV15" start="0" size="1" />
      <BitField name="RSV16" start="1" size="1" />
      <BitField name="RSV17" start="2" size="1" />
      <BitField name="RSV18" start="3" size="1" />
      <BitField name="I2C1" start="4" size="1" />
      <BitField name="RSV19" start="5" size="1" />
      <BitField name="RSV20" start="6" size="1" />
      <BitField name="RSV21" start="7" size="1" />
      <BitField name="RSV22" start="8" size="1" />
      <BitField name="RSV23" start="9" size="1" />
      <BitField name="RSV24" start="10" size="1" />
      <BitField name="RSV25" start="11" size="1" />
      <BitField name="RSV26" start="12" size="1" />
      <BitField name="RSV27" start="13" size="1" />
      <BitField name="RSV28" start="14" size="1" />
      <BitField name="RSV29" start="15" size="1" />
      <BitField name="RSV30" start="16" size="1" />
      <BitField name="RSV31" start="17" size="1" />
      <BitField name="RSV32" start="18" size="1" />
      <BitField name="RSV33" start="19" size="1" />
      <BitField name="RSV34" start="20" size="1" />
      <BitField name="RSV35" start="21" size="1" />
      <BitField name="GPIOWAKE" start="22" size="1" />
    </Register>
    <Register name="NVIC_IABR0" description="Interrupt Active Bit Register 0" start="0xE000E300" access="ReadOnly">
      <BitField name="PF" start="0" size="1" />
      <BitField name="WDT0" start="1" size="1" />
      <BitField name="RSV00" start="2" size="1" />
      <BitField name="RTC" start="3" size="1" />
      <BitField name="RSV01" start="4" size="1" />
      <BitField name="TMR0" start="5" size="1" />
      <BitField name="TMR1" start="6" size="1" />
      <BitField name="TMR2" start="7" size="1" />
      <BitField name="RSV02" start="8" size="1" />
      <BitField name="RSV03" start="9" size="1" />
      <BitField name="RSV04" start="10" size="1" />
      <BitField name="RSV05" start="11" size="1" />
      <BitField name="RSV06" start="12" size="1" />
      <BitField name="I2C0" start="13" size="1" />
      <BitField name="UART0" start="14" size="1" />
      <BitField name="UART1" start="15" size="1" />
      <BitField name="SPI0" start="16" size="1" />
      <BitField name="SPI1" start="17" size="1" />
      <BitField name="RSV07" start="18" size="1" />
      <BitField name="RSV08" start="19" size="1" />
      <BitField name="RSV09" start="20" size="1" />
      <BitField name="RSV10" start="21" size="1" />
      <BitField name="RSV11" start="22" size="1" />
      <BitField name="FLC" start="23" size="1" />
      <BitField name="GPIO0" start="24" size="1" />
      <BitField name="RSV12" start="25" size="1" />
      <BitField name="RSV13" start="26" size="1" />
      <BitField name="RSV14" start="27" size="1" />
      <BitField name="DMA0" start="28" size="1" />
      <BitField name="DMA1" start="29" size="1" />
      <BitField name="DMA2" start="30" size="1" />
      <BitField name="DMA3" start="31" size="1" />
    </Register>
    <Register name="NVIC_IABR1" description="Interrupt Active Bit Register 1" start="0xE000E304" access="ReadOnly">
      <BitField name="RSV15" start="0" size="1" />
      <BitField name="RSV16" start="1" size="1" />
      <BitField name="RSV17" start="2" size="1" />
      <BitField name="RSV18" start="3" size="1" />
      <BitField name="I2C1" start="4" size="1" />
      <BitField name="RSV19" start="5" size="1" />
      <BitField name="RSV20" start="6" size="1" />
      <BitField name="RSV21" start="7" size="1" />
      <BitField name="RSV22" start="8" size="1" />
      <BitField name="RSV23" start="9" size="1" />
      <BitField name="RSV24" start="10" size="1" />
      <BitField name="RSV25" start="11" size="1" />
      <BitField name="RSV26" start="12" size="1" />
      <BitField name="RSV27" start="13" size="1" />
      <BitField name="RSV28" start="14" size="1" />
      <BitField name="RSV29" start="15" size="1" />
      <BitField name="RSV30" start="16" size="1" />
      <BitField name="RSV31" start="17" size="1" />
      <BitField name="RSV32" start="18" size="1" />
      <BitField name="RSV33" start="19" size="1" />
      <BitField name="RSV34" start="20" size="1" />
      <BitField name="RSV35" start="21" size="1" />
      <BitField name="GPIOWAKE" start="22" size="1" />
    </Register>
    <Register name="NVIC_IPR0" description="Interrupt Priority Register 0" start="0xE000E400">
      <BitField name="PF" start="5" size="3" />
      <BitField name="WDT0" start="13" size="3" />
      <BitField name="RSV00" start="21" size="3" />
      <BitField name="RTC" start="29" size="3" />
    </Register>
    <Register name="NVIC_IPR1" description="Interrupt Priority Register 1" start="0xE000E404">
      <BitField name="RSV01" start="5" size="3" />
      <BitField name="TMR0" start="13" size="3" />
      <BitField name="TMR1" start="21" size="3" />
      <BitField name="TMR2" start="29" size="3" />
    </Register>
    <Register name="NVIC_IPR2" description="Interrupt Priority Register 2" start="0xE000E408">
      <BitField name="RSV02" start="5" size="3" />
      <BitField name="RSV03" start="13" size="3" />
      <BitField name="RSV04" start="21" size="3" />
      <BitField name="RSV05" start="29" size="3" />
    </Register>
    <Register name="NVIC_IPR3" description="Interrupt Priority Register 3" start="0xE000E40C">
      <BitField name="RSV06" start="5" size="3" />
      <BitField name="I2C0" start="13" size="3" />
      <BitField name="UART0" start="21" size="3" />
      <BitField name="UART1" start="29" size="3" />
    </Register>
    <Register name="NVIC_IPR4" description="Interrupt Priority Register 4" start="0xE000E410">
      <BitField name="SPI0" start="5" size="3" />
      <BitField name="SPI1" start="13" size="3" />
      <BitField name="RSV07" start="21" size="3" />
      <BitField name="RSV08" start="29" size="3" />
    </Register>
    <Register name="NVIC_IPR5" description="Interrupt Priority Register 5" start="0xE000E414">
      <BitField name="RSV09" start="5" size="3" />
      <BitField name="RSV10" start="13" size="3" />
      <BitField name="RSV11" start="21" size="3" />
      <BitField name="FLC" start="29" size="3" />
    </Register>
    <Register name="NVIC_IPR6" description="Interrupt Priority Register 6" start="0xE000E418">
      <BitField name="GPIO0" start="5" size="3" />
      <BitField name="RSV12" start="13" size="3" />
      <BitField name="RSV13" start="21" size="3" />
      <BitField name="RSV14" start="29" size="3" />
    </Register>
    <Register name="NVIC_IPR7" description="Interrupt Priority Register 7" start="0xE000E41C">
      <BitField name="DMA0" start="5" size="3" />
      <BitField name="DMA1" start="13" size="3" />
      <BitField name="DMA2" start="21" size="3" />
      <BitField name="DMA3" start="29" size="3" />
    </Register>
    <Register name="NVIC_IPR8" description="Interrupt Priority Register 8" start="0xE000E420">
      <BitField name="RSV15" start="5" size="3" />
      <BitField name="RSV16" start="13" size="3" />
      <BitField name="RSV17" start="21" size="3" />
      <BitField name="RSV18" start="29" size="3" />
    </Register>
    <Register name="NVIC_IPR9" description="Interrupt Priority Register 9" start="0xE000E424">
      <BitField name="I2C1" start="5" size="3" />
      <BitField name="RSV19" start="13" size="3" />
      <BitField name="RSV20" start="21" size="3" />
      <BitField name="RSV21" start="29" size="3" />
    </Register>
    <Register name="NVIC_IPR10" description="Interrupt Priority Register 10" start="0xE000E428">
      <BitField name="RSV22" start="5" size="3" />
      <BitField name="RSV23" start="13" size="3" />
      <BitField name="RSV24" start="21" size="3" />
      <BitField name="RSV25" start="29" size="3" />
    </Register>
    <Register name="NVIC_IPR11" description="Interrupt Priority Register 11" start="0xE000E42C">
      <BitField name="RSV26" start="5" size="3" />
      <BitField name="RSV27" start="13" size="3" />
      <BitField name="RSV28" start="21" size="3" />
      <BitField name="RSV29" start="29" size="3" />
    </Register>
    <Register name="NVIC_IPR12" description="Interrupt Priority Register 12" start="0xE000E430">
      <BitField name="RSV30" start="5" size="3" />
      <BitField name="RSV31" start="13" size="3" />
      <BitField name="RSV32" start="21" size="3" />
      <BitField name="RSV33" start="29" size="3" />
    </Register>
    <Register name="NVIC_IPR13" description="Interrupt Priority Register 13" start="0xE000E434">
      <BitField name="RSV34" start="5" size="3" />
      <BitField name="RSV35" start="13" size="3" />
      <BitField name="GPIOWAKE" start="21" size="3" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SysTick" start="0xe000e010" description="24-bit System Timer">
    <Register name="SYST_CSR" start="0xe000e010" description="SysTick Control and Status Register">
      <BitField name="COUNTFLAG" start="16" size="1" description="Counter Flag" />
      <BitField name="CLKSOURCE" start="2" size="1" description="Timer Clock Source" />
      <BitField name="TICKINT" start="1" size="1" description="Tick Interrupt Enable" />
      <BitField name="ENABLE" start="0" size="1" description="Enable SysTick Timer" />
    </Register>
    <Register name="SYST_RVR" start="0xe000e014" description="SysTick Reload Value Register">
      <BitField name="RELOAD" start="0" size="24" description="Value to load into the SYST_CVR when the counter is enabled and when it reaches 0" />
    </Register>
    <Register name="SYST_CVR" start="0xe000e018" description="SysTick Current Value Register Register">
      <BitField name="CURRENT" start="0" size="24" description="The current value of the SysTick counter" />
    </Register>
    <Register name="SYST_CALIB" start="0xe000e01c" access="ReadOnly" description="SysTick Calibration Value Register">
      <BitField name="NOREF" start="31" size="1" description="Indicates whether the device provides a reference clock to the processor" />
      <BitField name="SKEW" start="30" size="1" description="Indicates whether the TENMS value is exact" />
      <BitField name="TENMS" start="0" size="24" description="Reload value for 10ms (100Hz) timing, subject to system clock skew errors" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SCB" start="0xe000e000" description="System Control Block">
    <Register name="ICTR" start="0xe000e004" description="Interrupt Controller Type Register">
      <BitField name="INTLINESNUM" start="0" size="4" description="The total number of interrupt lines supported by an implementation, defined in groups of 32." />
    </Register>
    <Register name="ACTLR" start="0xe000e008" description="Auxiliary Control Register">
      <BitField name="DISOOFP" start="9" size="1" description="Disables floating pointinstructions completing outof order with respect to integer instructions" />
      <BitField name="DISFPCA" start="8" size="1" description="When set to 1, disables IT folding" />
      <BitField name="DISFOLD" start="2" size="1" description="When set to 1, disables write buffer use during default memory map accesses" />
      <BitField name="DISDEFWBUF" start="1" size="1" description="When set to 1, disables write buffer use during default memory map accesses" />
      <BitField name="DISMCYCINT" start="0" size="1" description="When set to 1, disables interruption of load multiple and store multiple instructions" />
    </Register>
    <Register name="CPUID" start="0xe000ed00" access="ReadOnly" description="CPUID Register">
      <BitField name="IMPLEMENTER" start="24" size="8" description="Implementer Code" />
      <BitField name="VARIANT" start="20" size="4" description="Variant Number" />
      <BitField name="PARTNO" start="4" size="12" description="Part Number" />
      <BitField name="REVISION" start="0" size="4" description="Revision Number" />
    </Register>
    <Register name="ICSR" start="0xe000ed04" description="Interrupt Control and State Register">
      <BitField name="NMIPENDSET" start="31" size="1" description="NMI set-pending bit" />
      <BitField name="PENDSVSET" start="28" size="1" description="PendSV set-pending bit" />
      <BitField name="PENDSVCLR" start="27" size="1" description="PendSV clear-pending bit" />
      <BitField name="PENDSTSET" start="26" size="1" description="SysTick exception set-pending bit" />
      <BitField name="PENDSTCLR" start="25" size="1" description="SysTick exception clear-pending bit" />
      <BitField name="ISRPREEMPT" start="23" size="1" description="" />
      <BitField name="ISRPENDING" start="22" size="1" description="Interrupt pending flag" />
      <BitField name="VECTPENDING" start="12" size="9" description="Indicates the exception number of the highest priority pending enabled exception" />
      <BitField name="RETTOBASE" start="11" size="1" description="Indicates whether there are preempted active exceptions" />
      <BitField name="VECTACTIVE" start="0" size="9" description="Contains the active exception number" />
    </Register>
    <Register name="VTOR" start="0xe000ed08" description="Vector Table Offset Register">
      <BitField name="TBLOFF" start="7" size="25" description="Vector table base offset field" />
    </Register>
    <Register name="AIRCR" start="0xe000ed0c" description="Application Interrupt and Reset Control Register">
      <BitField name="VECTKEY" start="16" size="16" description="Register key" />
      <BitField name="ENDIANESS" start="15" size="1" description="Data endianness bit" />
      <BitField name="PRIGROUP" start="8" size="3" description="Interrupt priority grouping field" />
      <BitField name="SYSRESETREQ" start="2" size="1" description="System reset request bit" />
      <BitField name="VECTCLRACTIVE" start="1" size="1" description="" />
      <BitField name="VECTRESET" start="0" size="1" description="" />
    </Register>
    <Register name="SCR" start="0xe000ed10" description="System Control Register">
      <BitField name="SEVONPEND" start="4" size="1" description="Send event on pending bit" />
      <BitField name="SLEEPDEEP" start="2" size="1" description="Controls whether the processor uses sleep or deep sleep as its low power mode" />
      <BitField name="SLEEPONEXIT" start="1" size="1" description="Indicates sleep-on-exit when returning from Handler mode to Thread mode" />
    </Register>
    <Register name="CCR" start="0xe000ed14" access="ReadOnly" description="Configuration and Control Register">
      <BitField name="STKALIGN" start="9" size="1" description="Indicates stack alignment on exception entry" />
      <BitField name="BFHFNMIGN" start="8" size="1" description="Enables handlers with priority -1 or-2 to ignore data BusFaults caused by load and store instructions" />
      <BitField name="DIV_0_TRP" start="4" size="1" description="Enables faulting or halting when the processor executes an SDIVor UDIV instruction with a divisor of 0" />
      <BitField name="UNALIGN_TRP" start="3" size="1" description="Enables unaligned access traps" />
      <BitField name="USERSETMPEND" start="1" size="1" description="Enables unprivileged software access to the STIR" />
      <BitField name="NONBASETHRDENA" start="0" size="1" description="Indicates how the processor enters Thread mode" />
    </Register>
    <Register name="SHPR1" start="0xe000ed18" description="System Handler Priority Register 1">
      <BitField name="PRI_6(UsageFault)" start="21" size="3" description="Priority of system handler 6 (UsageFault)" />
      <BitField name="PRI_5(BusFault)" start="13" size="3" description="Priority of system handler 5 (BusFault)" />
      <BitField name="PRI_4(MemManage)" start="5" size="3" description="Priority of system handler 4 (MemManage)" />
    </Register>
    <Register name="SHPR2" start="0xe000ed1c" description="System Handler Priority Register 2">
      <BitField name="PRI_11(SVCall)" start="29" size="3" description="Priority of system handler 11 (SVCall)" />
    </Register>
    <Register name="SHPR3" start="0xe000ed20" description="System Handler Priority Register 3">
      <BitField name="PRI_15(SysTick)" start="29" size="3" description="Priority of system handler 15 (SysTick)" />
      <BitField name="PRI_14(PendSV)" start="21" size="3" description="Priority of system handler 14 (PendSV)" />
    </Register>
    <Register name="SHCSR" start="0xe000ed24" description="System Handler Control and State Register">
      <BitField name="USGFAULTENA" start="18" size="1" description="UsageFault enable Bit" />
      <BitField name="BUSFAULTENA" start="17" size="1" description="BusFault Enable Bit" />
      <BitField name="MEMFAULTENA" start="16" size="1" description="MemManage Enable Bit" />
      <BitField name="SVCALLPENDED" start="15" size="1" description="SVCall Pending Bit" />
      <BitField name="BUSFAULTPENDED" start="14" size="1" description="BusFault Exception Pending Bit" />
      <BitField name="MEMFAULTPENDED" start="13" size="1" description="MemManage Exception Pending Bit" />
      <BitField name="USGFAULTPENDED" start="12" size="1" description="UsageFault Exception Pending Bit" />
      <BitField name="SYSTICKACT" start="11" size="1" description="SysTick Exception Active Bit" />
      <BitField name="PENDSVACT" start="10" size="1" description="PendSV Exception Active Bit" />
      <BitField name="MONITORACT" start="8" size="1" description="Debug Monitor Active Bit" />
      <BitField name="SVCALLACT" start="7" size="1" description="SVCall Active Bit" />
      <BitField name="USGFAULTACT" start="3" size="1" description="UsageFault Exception Active Bit" />
      <BitField name="BUSFAULTACT" start="1" size="1" description="BusFault Exception Active Bit" />
      <BitField name="MEMFAULTACT" start="0" size="1" description="MemManage Exception Active Bit" />
    </Register>
    <Register name="MMFSR" start="0xe000ed28" size="1" description="MemManage Fault Status Register">
      <BitField name="MMARVALID" start="7" size="1" description="MemManage Fault Address Register(MMFAR) valid flag" />
      <BitField name="MLSPERR" start="5" size="1" description="Indicates a MemManage fault occurred during floating-point lazy state preservation" />
      <BitField name="MSTKERR" start="4" size="1" description="MemManage fault on stacking for exception entry" />
      <BitField name="MUNSTKERR" start="3" size="1" description="MemManage fault on unstacking for a return from exception" />
      <BitField name="DACCVIOL" start="1" size="1" description="Data access violation flag" />
      <BitField name="IACCVIOL" start="0" size="1" description="Instruction access violation flag" />
    </Register>
    <Register name="BFSR" start="0xe000ed29" size="1" description="BusFault Status Register">
      <BitField name="BFARVALID" start="7" size="1" description="BusFault Address Register(BFAR) valid flag" />
      <BitField name="LSPERR" start="5" size="1" description="Indicates a bus fault occurred during floating-point lazy state preservation" />
      <BitField name="STKERR" start="4" size="1" description="BusFault on stacking for exception entry" />
      <BitField name="UNSTKERR" start="3" size="1" description="BusFault on unstacking for a return from exception" />
      <BitField name="IMPRECISERR" start="2" size="1" description="Imprecise data bus error" />
      <BitField name="PRECISERR" start="1" size="1" description="Precise data bus error" />
      <BitField name="IBUSERR" start="0" size="1" description="Instruction bus error" />
    </Register>
    <Register name="UFSR" start="0xe000ed2a" size="2" description="UsageFault Status Register">
      <BitField name="DIVBYZERO" start="9" size="1" description="Divide by zero UsageFault" />
      <BitField name="UNALIGNED" start="8" size="1" description="Unaligned access UsageFault" />
      <BitField name="NOCP" start="3" size="1" description="No coprocessor UsageFault" />
      <BitField name="INVPC" start="2" size="1" description="Invalid PC load UsageFault, causedby an invalid PC load by EXC_RETURN" />
      <BitField name="INVSTATE" start="1" size="1" description="Invalid state UsageFault" />
      <BitField name="UNDEFINSTR" start="0" size="1" description="Undefined instruction UsageFault" />
    </Register>
    <Register name="HFSR" start="0xe000ed2c" description="HardFault Status Register">
      <BitField name="DEBUGEVT" start="31" size="1" description="" />
      <BitField name="FORCED" start="30" size="1" description="Indicates a forced hard fault, generated by escalation of a fault with configurable priority that cannot be handled, either because of priority or because it is disabled" />
      <BitField name="VECTTBL" start="1" size="1" description="Indicates a BusFault on a vectortable read during exception processing" />
    </Register>
    <Register name="DFSR" start="0xe000ed30" description="Debug Fault Status Register">
      <BitField name="EXTERNAL" start="4" size="1" description="" />
      <BitField name="VCATCH" start="3" size="1" description="" />
      <BitField name="DWTTRAP" start="2" size="1" description="" />
      <BitField name="BKPT" start="1" size="1" description="" />
      <BitField name="HALTED" start="0" size="1" description="" />
    </Register>
    <Register name="MMFAR" start="0xe000ed34" description="MemManage Fault Address Register">
      <BitField name="ADDRESS" start="0" size="32" description="When the MMARVALID bit of the MMFSR is set to 1, this field holds the address of the location that generated the MemManage fault" />
    </Register>
    <Register name="BFAR" start="0xe000ed38" description="BusFault Address Register">
      <BitField name="ADDRESS" start="0" size="32" description="When the BFARVALID bit of the BFSR is set to1, this field holds the address of the location that generated the BusFault" />
    </Register>
    <Register name="AFSR" start="0xe000ed3c" description="Auxiliary Fault Status Register">
      <BitField name="IMPDEF" start="0" size="32" description="Implementation defined, the bits map to the AUXFAULT input signals" />
    </Register>
    <Register name="ID_PFR0" start="0xe000ed40" access="ReadOnly" description="Processor Feature Register 0" />
    <Register name="ID_PFR1" start="0xe000ed44" access="ReadOnly" description="Processor Feature Register 1" />
    <Register name="ID_DFR0" start="0xe000ed48" access="ReadOnly" description="Debug Feature Register 0" />
    <Register name="ID_AFR0" start="0xe000ed4c" access="ReadOnly" description="Auxilliary Feature Register 0" />
    <Register name="ID_MMFR0" start="0xe000ed50" access="ReadOnly" description="Memory Model Feature Register 0" />
    <Register name="ID_MMFR1" start="0xe000ed54" access="ReadOnly" description="Memory Model Feature Register 1" />
    <Register name="ID_MMFR2" start="0xe000ed58" access="ReadOnly" description="Memory Model Feature Register 2" />
    <Register name="ID_MMFR3" start="0xe000ed5c" access="ReadOnly" description="Memory Model Feature Register 3" />
    <Register name="ID_ISAR0" start="0xe000ed60" access="ReadOnly" description="Instruction Set Attribute Register 0" />
    <Register name="ID_ISAR1" start="0xe000ed64" access="ReadOnly" description="Instruction Set Attribute Register 1" />
    <Register name="ID_ISAR2" start="0xe000ed68" access="ReadOnly" description="Instruction Set Attribute Register 2" />
    <Register name="ID_ISAR3" start="0xe000ed6c" access="ReadOnly" description="Instruction Set Attribute Register 3" />
    <Register name="ID_ISAR4" start="0xe000ed70" access="ReadOnly" description="Instruction Set Attribute Register 4" />
    <Register name="ID_ISAR5" start="0xe000ed74" access="ReadOnly" description="Instruction Set Attribute Register 5" />
    <Register name="CPACR" start="0xe000ed88" description="Coprocessor Access Control Register">
      <BitField name="CP11" start="22" size="2" description="Access privileges for coprocessor 11" />
      <BitField name="CP10" start="20" size="2" description="Access privileges for coprocessor 10" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FPU" start="0xe000ef34" description="Floating Point Unit">
    <Register name="FPCCR" start="0xe000ef34" description="Floating-point Context Control Register">
      <BitField name="ASPEN" start="31" size="1" description="Automatic state preservation enable" />
      <BitField name="LSPEN" start="30" size="1" description="Lazy state preservation enable" />
      <BitField name="MONRDY" start="8" size="1" description="DebugMonitor ready" />
      <BitField name="BFRDY" start="6" size="1" description="BusFault ready" />
      <BitField name="MMRDY" start="5" size="1" description="MemManage ready" />
      <BitField name="HFRDY" start="4" size="1" description="HardFault ready" />
      <BitField name="THREAD" start="3" size="1" description="Thread Mode" />
      <BitField name="USER" start="1" size="1" description="User privilege" />
      <BitField name="LSPACT" start="0" size="1" description="Lazy state preservation active" />
    </Register>
    <Register name="FPCAR" start="0xe000ef38" description="Floating-point Context Address Register">
      <BitField name="ADDRESSS" start="3" size="29" description="The location of the unpopulated floating-point register space allocated on an exception stack frame" />
    </Register>
    <Register name="FPDSCR" start="0xe000ef3c" description="Floating-point Default Status Control Register">
      <BitField name="AHP" start="26" size="1" description="Alternative half-precision control bit" />
      <BitField name="DN" start="25" size="1" description="Default NaN mode control bit" />
      <BitField name="FZ" start="24" size="1" description="Flush-to-zero mode control bit" />
      <BitField name="RMode" start="22" size="2" description="Rounding Mode control field" />
    </Register>
  </RegisterGroup>
</Processor>
