
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035959                       # Number of seconds simulated
sim_ticks                                 35959322796                       # Number of ticks simulated
final_tick                               565523702733                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 121759                       # Simulator instruction rate (inst/s)
host_op_rate                                   156732                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1011300                       # Simulator tick rate (ticks/s)
host_mem_usage                               16917856                       # Number of bytes of host memory used
host_seconds                                 35557.51                       # Real time elapsed on the host
sim_insts                                  4329448353                       # Number of instructions simulated
sim_ops                                    5573006426                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3554816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2908800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      3985280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1860736                       # Number of bytes read from this memory
system.physmem.bytes_read::total             12316416                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2439680                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2439680                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        27772                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        22725                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        31135                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        14537                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 96222                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           19060                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                19060                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35596                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     98856589                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        56953                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     80891401                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46275                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    110827449                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        49834                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     51745580                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               342509676                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35596                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        56953                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46275                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        49834                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             188658                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          67845549                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               67845549                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          67845549                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35596                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     98856589                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        56953                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     80891401                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46275                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    110827449                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        49834                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     51745580                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              410355225                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86233389                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30995186                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25420569                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2017474                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13090418                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12088147                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3158089                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87282                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32037173                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170301262                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30995186                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15246236                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36594615                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10811311                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7038894                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15671949                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807394                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84431890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.478679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.331273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47837275     56.66%     56.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3656844      4.33%     60.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3197066      3.79%     64.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3438540      4.07%     68.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3004447      3.56%     72.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1573497      1.86%     74.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1024994      1.21%     75.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2716084      3.22%     78.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17983143     21.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84431890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359434                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.974888                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33693362                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6624555                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34816304                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       542907                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8754753                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5080576                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6590                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201985609                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51075                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8754753                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35368012                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3030571                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       905363                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33655635                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2717548                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195130503                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13114                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1694318                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749553                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           30                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271053961                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909922534                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909922534                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102794702                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34069                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18047                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7240226                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19233434                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10026484                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       242898                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3186809                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183946785                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34047                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147820477                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       282896                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61023858                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186446667                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2003                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84431890                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.750766                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908578                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30206421     35.78%     35.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17856912     21.15%     56.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11969155     14.18%     71.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7636631      9.04%     80.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7544838      8.94%     89.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4425598      5.24%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3393249      4.02%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       744162      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       654924      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84431890                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084044     70.02%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            40      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204459     13.21%     83.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259704     16.77%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121599149     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2017799      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15751191     10.66%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8436316      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147820477                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.714191                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548247                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010474                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381903983                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245005739                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143672826                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149368724                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263686                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7021305                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          435                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1072                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2284811                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          574                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8754753                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2248796                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       166484                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183980832                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       314454                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19233434                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10026484                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18025                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        121684                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8014                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1072                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1235511                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127373                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2362884                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145241230                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14798930                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2579243                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22994992                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20588235                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8196062                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.684281                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143819296                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143672826                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93723394                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261791538                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.666093                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358008                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61562356                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2042905                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75677137                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.617687                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.169308                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30368272     40.13%     40.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20450688     27.02%     67.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8376696     11.07%     78.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4289357      5.67%     83.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3689517      4.88%     88.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1808596      2.39%     91.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1997129      2.64%     93.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009109      1.33%     95.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3687773      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75677137                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3687773                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255973640                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376731604                       # The number of ROB writes
system.switch_cpus0.timesIdled                  46155                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1801499                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.862334                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.862334                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.159644                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.159644                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655776787                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197082445                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189427233                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86233389                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31141662                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27234718                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1968111                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15569487                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14975399                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2235219                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61926                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36708846                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173299407                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31141662                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17210618                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35667916                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9671367                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4472224                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18096032                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       780121                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84541035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.359161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.169294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48873119     57.81%     57.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1766156      2.09%     59.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3230485      3.82%     63.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3030770      3.58%     67.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5002221      5.92%     73.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5202124      6.15%     79.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1228748      1.45%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          924784      1.09%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15282628     18.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84541035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361132                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.009656                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37879095                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4320090                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34518278                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137193                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7686378                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3380593                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5669                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193842717                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1388                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7686378                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39473572                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1613883                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       473448                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33050861                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2242892                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188747227                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           47                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        752223                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       929384                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250567818                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    859055863                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    859055863                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163180935                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87386858                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22208                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10870                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5959868                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29086560                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6304680                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104065                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2041196                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178667816                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21716                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150856679                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200890                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53452876                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146857892                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84541035                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784420                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.839791                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29323381     34.69%     34.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15803306     18.69%     53.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13722515     16.23%     69.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8397561      9.93%     79.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8807067     10.42%     89.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5177604      6.12%     96.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2285648      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       606140      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       417813      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84541035                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         590410     66.21%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        190621     21.38%     87.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110674     12.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118294560     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1186544      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10848      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26004980     17.24%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5359747      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150856679                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.749400                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             891705                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005911                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    387346986                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    232142878                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145963108                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151748384                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368663                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8287000                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          907                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          471                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1540765                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7686378                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         908362                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        71520                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178689534                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       209207                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29086560                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6304680                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10870                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         34268                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          275                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          471                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1049077                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1159122                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2208199                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148054772                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     25001759                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2801905                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30230808                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22385954                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5229049                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.716908                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146124435                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145963108                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89648106                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218633936                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.692652                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410037                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109670209                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124552925                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54137449                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21692                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1973336                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76854657                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.620630                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.319904                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35442684     46.12%     46.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16249203     21.14%     67.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9096303     11.84%     79.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3076644      4.00%     83.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2951164      3.84%     86.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1226539      1.60%     88.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3298594      4.29%     92.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       955939      1.24%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4557587      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76854657                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109670209                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124552925                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25563469                       # Number of memory references committed
system.switch_cpus1.commit.loads             20799554                       # Number of loads committed
system.switch_cpus1.commit.membars              10846                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19507926                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108718211                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1680949                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4557587                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250987444                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          365073410                       # The number of ROB writes
system.switch_cpus1.timesIdled                  39194                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1692354                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109670209                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124552925                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109670209                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.786297                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.786297                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.271784                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.271784                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       684976052                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191265291                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199910831                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21692                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86233389                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30779621                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25013390                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2094270                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12904534                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12030287                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3245857                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88753                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30864157                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170682872                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30779621                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15276144                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37540506                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11256301                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6489445                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15116755                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       900262                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84009570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.509717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.304146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46469064     55.31%     55.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3288837      3.91%     59.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2671481      3.18%     62.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6484274      7.72%     70.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1769766      2.11%     72.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2254577      2.68%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1626561      1.94%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          915786      1.09%     77.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18529224     22.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84009570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356934                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.979313                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32292530                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6296120                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36099806                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       247579                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9073526                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5259367                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42263                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     204051873                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        82216                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9073526                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34658886                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1480417                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1300511                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33921488                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3574734                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     196884372                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        42017                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1476387                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1105487                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         5835                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    275586296                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    919159095                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    919159095                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    169133723                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106452505                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39872                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22211                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9783243                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18336234                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9359987                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       145038                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2779546                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         186189178                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38309                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        148012171                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       283122                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64213462                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    195911595                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5541                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84009570                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.761849                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.888297                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29179235     34.73%     34.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18154283     21.61%     56.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11724262     13.96%     70.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8767802     10.44%     80.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7575411      9.02%     89.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3912052      4.66%     94.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3350108      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       627930      0.75%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       718487      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84009570                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         865770     71.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             6      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        176458     14.47%     85.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       177201     14.53%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    123312644     83.31%     83.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2108595      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16383      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14684603      9.92%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7889946      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     148012171                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.716414                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1219435                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008239                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    381536462                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250441577                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144248736                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149231606                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       558093                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7205074                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2880                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          629                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2398484                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9073526                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         577767                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        81857                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    186227489                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       400854                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18336234                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9359987                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21925                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         73100                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          629                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1249579                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1179644                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2429223                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145666180                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13791005                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2345984                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21467281                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20552867                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7676276                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.689209                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144344518                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144248736                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94013636                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        265364619                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.672771                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354281                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99084511                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121685296                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64542934                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32768                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2098553                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74936044                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.623855                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.141040                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29147372     38.90%     38.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20758998     27.70%     66.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8445372     11.27%     77.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4759344      6.35%     84.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3870578      5.17%     89.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1567826      2.09%     91.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1858277      2.48%     93.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       939798      1.25%     95.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3588479      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74936044                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99084511                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121685296                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18092662                       # Number of memory references committed
system.switch_cpus2.commit.loads             11131160                       # Number of loads committed
system.switch_cpus2.commit.membars              16384                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17483783                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109642916                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2477310                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3588479                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257575795                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          381535817                       # The number of ROB writes
system.switch_cpus2.timesIdled                  51548                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2223819                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99084511                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121685296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99084511                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.870301                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.870301                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.149027                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.149027                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       655332662                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      199317822                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      188326604                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32768                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                86233389                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31485132                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25665802                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2101994                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13333442                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12311502                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3398072                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93250                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     31503745                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             172947851                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31485132                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15709574                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             38422536                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11169944                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5774416                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         15553464                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1019722                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84742736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.529112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.290296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        46320200     54.66%     54.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2543785      3.00%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4751742      5.61%     63.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         4732625      5.58%     68.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2939069      3.47%     72.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2340823      2.76%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1462264      1.73%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1373110      1.62%     78.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18279118     21.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84742736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.365115                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.005579                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        32850577                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5715110                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         36909708                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       225557                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9041777                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5328650                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     207498352                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1390                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9041777                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        35232659                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1030119                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1425171                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         34707996                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      3305008                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     200091474                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1372705                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents      1011968                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    280958165                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    933479703                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    933479703                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    173823540                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       107134625                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        35686                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17117                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          9196584                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18514345                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9455200                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       118930                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3255940                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         188654203                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34233                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150311809                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       296201                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     63766917                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    195001913                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84742736                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.773743                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896736                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29258855     34.53%     34.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18335451     21.64%     56.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12129904     14.31%     70.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7941622      9.37%     79.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8371617      9.88%     89.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4039415      4.77%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3195702      3.77%     98.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       727431      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       742739      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84742736                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         936275     72.53%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        177649     13.76%     86.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       176931     13.71%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125723149     83.64%     83.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2019394      1.34%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17115      0.01%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14546122      9.68%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8006029      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150311809                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.743081                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1290855                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008588                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    386953410                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    252455693                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146868379                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151602664                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       469658                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7182754                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2000                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          340                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2276698                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9041777                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         547142                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        91197                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    188688439                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       375386                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18514345                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9455200                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17117                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         71466                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          340                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1315381                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1167046                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2482427                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    148318764                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13878969                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1993045                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21695418                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21031450                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7816449                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.719969                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146914591                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146868379                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         93610149                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        268616829                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.703150                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.348490                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101234390                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    124649120                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     64039822                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34232                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2127428                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75700959                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.646599                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.147259                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28919975     38.20%     38.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21119256     27.90%     66.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8776655     11.59%     77.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4375440      5.78%     83.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4361827      5.76%     89.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1763795      2.33%     91.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1769711      2.34%     93.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       948715      1.25%     95.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3665585      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75700959                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101234390                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     124649120                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18510093                       # Number of memory references committed
system.switch_cpus3.commit.loads             11331591                       # Number of loads committed
system.switch_cpus3.commit.membars              17116                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17991748                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112299276                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2570865                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3665585                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           260724316                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          386425526                       # The number of ROB writes
system.switch_cpus3.timesIdled                  36425                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1490653                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101234390                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            124649120                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101234390                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.851819                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.851819                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.173958                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.173958                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       666274317                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      204018855                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      190624876                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34232                       # number of misc regfile writes
system.l2.replacements                          96253                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           524446                       # Total number of references to valid blocks.
system.l2.sampled_refs                         104445                       # Sample count of references to valid blocks.
system.l2.avg_refs                           5.021265                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            34.775780                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.659955                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2075.896578                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.900671                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1655.672838                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      0.655363                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1941.041549                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      0.769815                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1139.743894                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            491.882407                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            256.917815                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            321.460629                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            271.622707                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.004245                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000081                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.253405                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000110                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.202109                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000080                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.236944                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000094                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.139129                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.060044                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.031362                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.039241                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.033157                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        67839                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        31395                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        40908                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        24851                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  164993                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            35466                       # number of Writeback hits
system.l2.Writeback_hits::total                 35466                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        67839                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        31395                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        40908                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        24851                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164993                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        67839                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        31395                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        40908                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        24851                       # number of overall hits
system.l2.overall_hits::total                  164993                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        27772                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        22725                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        31135                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        14537                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 96222                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        27772                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        22725                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        31135                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        14537                       # number of demand (read+write) misses
system.l2.demand_misses::total                  96222                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        27772                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        22725                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        31135                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        14537                       # number of overall misses
system.l2.overall_misses::total                 96222                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       422590                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1558720133                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       776289                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1223311876                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       623108                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1662880208                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       620749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    829072716                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5276427669                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       422590                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1558720133                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       776289                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1223311876                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       623108                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1662880208                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       620749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    829072716                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5276427669                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       422590                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1558720133                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       776289                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1223311876                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       623108                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1662880208                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       620749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    829072716                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5276427669                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95611                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54120                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        72043                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        39388                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              261215                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        35466                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             35466                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95611                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54120                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        72043                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        39388                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               261215                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95611                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54120                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        72043                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        39388                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              261215                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.290469                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.419900                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.432172                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.369072                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.368363                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.290469                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.419900                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.432172                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.369072                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.368363                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.290469                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.419900                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.432172                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.369072                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.368363                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        42259                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 56125.598913                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 48518.062500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53831.105655                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 47931.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 53408.710711                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 44339.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 57031.899016                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54835.980015                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        42259                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 56125.598913                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 48518.062500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53831.105655                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 47931.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 53408.710711                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 44339.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 57031.899016                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54835.980015                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        42259                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 56125.598913                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 48518.062500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53831.105655                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 47931.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 53408.710711                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 44339.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 57031.899016                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54835.980015                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                19060                       # number of writebacks
system.l2.writebacks::total                     19060                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        27772                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        22725                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        31135                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        14537                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            96222                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        27772                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        22725                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        31135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        14537                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             96222                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        27772                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        22725                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        31135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        14537                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            96222                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       364497                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1400007104                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       683964                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1091952744                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       547254                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1483831149                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       539040                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    745055614                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4722981366                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       364497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1400007104                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       683964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1091952744                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       547254                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1483831149                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       539040                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    745055614                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4722981366                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       364497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1400007104                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       683964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1091952744                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       547254                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1483831149                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       539040                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    745055614                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4722981366                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.290469                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.419900                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.432172                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.369072                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.368363                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.290469                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.419900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.432172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.369072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.368363                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.290469                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.419900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.432172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.369072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.368363                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36449.700000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50410.741178                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42747.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48050.725809                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 42096.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 47657.978128                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 38502.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 51252.363899                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49084.215315                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 36449.700000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 50410.741178                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 42747.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48050.725809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 42096.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 47657.978128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 38502.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 51252.363899                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49084.215315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 36449.700000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 50410.741178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 42747.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48050.725809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 42096.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 47657.978128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 38502.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 51252.363899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49084.215315                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997228                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015679599                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846690.180000                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997228                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016021                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15671938                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15671938                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15671938                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15671938                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15671938                       # number of overall hits
system.cpu0.icache.overall_hits::total       15671938                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       505487                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       505487                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       505487                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       505487                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       505487                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       505487                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15671949                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15671949                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15671949                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15671949                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15671949                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15671949                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 45953.363636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 45953.363636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 45953.363636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 45953.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 45953.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 45953.363636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       433260                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       433260                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       433260                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       433260                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       433260                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       433260                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        43326                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        43326                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst        43326                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        43326                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst        43326                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        43326                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95611                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191895272                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95867                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2001.682247                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.499555                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.500445                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916014                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083986                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11630798                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11630798                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709500                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709500                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17130                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17130                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19340298                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19340298                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19340298                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19340298                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       360063                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       360063                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           25                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       360088                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        360088                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       360088                       # number of overall misses
system.cpu0.dcache.overall_misses::total       360088                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12222809301                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12222809301                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1059115                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1059115                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12223868416                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12223868416                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12223868416                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12223868416                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11990861                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11990861                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19700386                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19700386                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19700386                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19700386                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030028                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030028                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000003                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000003                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018278                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018278                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018278                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018278                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 33946.307455                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33946.307455                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 42364.600000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42364.600000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 33946.891915                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33946.891915                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 33946.891915                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33946.891915                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11180                       # number of writebacks
system.cpu0.dcache.writebacks::total            11180                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       264452                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       264452                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           25                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           25                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       264477                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       264477                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       264477                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       264477                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95611                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95611                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95611                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95611                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95611                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95611                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2188574465                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2188574465                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2188574465                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2188574465                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2188574465                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2188574465                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007974                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007974                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004853                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004853                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004853                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004853                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22890.404504                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22890.404504                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22890.404504                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22890.404504                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22890.404504                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22890.404504                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               542.994074                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929562005                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1711900.561694                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.994074                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025632                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.870183                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18096015                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18096015                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18096015                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18096015                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18096015                       # number of overall hits
system.cpu1.icache.overall_hits::total       18096015                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       922888                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       922888                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       922888                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       922888                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       922888                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       922888                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18096032                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18096032                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18096032                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18096032                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18096032                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18096032                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 54287.529412                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54287.529412                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 54287.529412                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54287.529412                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 54287.529412                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54287.529412                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       807857                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       807857                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       807857                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       807857                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       807857                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       807857                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50491.062500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50491.062500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50491.062500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50491.062500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50491.062500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50491.062500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54120                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232421156                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54376                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4274.333456                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.666295                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.333705                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.830728                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.169272                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22688034                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22688034                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4742203                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4742203                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10869                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10869                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10846                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10846                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27430237                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27430237                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27430237                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27430237                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       190942                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       190942                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       190942                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        190942                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       190942                       # number of overall misses
system.cpu1.dcache.overall_misses::total       190942                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8952272316                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8952272316                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8952272316                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8952272316                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8952272316                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8952272316                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22878976                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22878976                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4742203                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4742203                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10846                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10846                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27621179                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27621179                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27621179                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27621179                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008346                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008346                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006913                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006913                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006913                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006913                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 46884.772947                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 46884.772947                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 46884.772947                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 46884.772947                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 46884.772947                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 46884.772947                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7206                       # number of writebacks
system.cpu1.dcache.writebacks::total             7206                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       136822                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       136822                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       136822                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       136822                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       136822                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       136822                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54120                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54120                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54120                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54120                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54120                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54120                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1533945838                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1533945838                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1533945838                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1533945838                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1533945838                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1533945838                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002365                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002365                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001959                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001959                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001959                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001959                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 28343.419032                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28343.419032                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 28343.419032                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28343.419032                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 28343.419032                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28343.419032                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996755                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020197493                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056849.784274                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996755                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15116738                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15116738                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15116738                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15116738                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15116738                       # number of overall hits
system.cpu2.icache.overall_hits::total       15116738                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       817926                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       817926                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       817926                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       817926                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       817926                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       817926                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15116755                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15116755                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15116755                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15116755                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15116755                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15116755                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 48113.294118                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 48113.294118                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 48113.294118                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 48113.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 48113.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 48113.294118                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       638003                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       638003                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       638003                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       638003                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       638003                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       638003                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 49077.153846                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 49077.153846                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 49077.153846                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 49077.153846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 49077.153846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 49077.153846                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 72043                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181175177                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72299                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2505.915393                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.713592                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.286408                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901225                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098775                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10475015                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10475015                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6928733                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6928733                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21485                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21485                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16384                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16384                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17403748                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17403748                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17403748                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17403748                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       153110                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       153110                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       153110                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        153110                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       153110                       # number of overall misses
system.cpu2.dcache.overall_misses::total       153110                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6041450985                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6041450985                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6041450985                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6041450985                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6041450985                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6041450985                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10628125                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10628125                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6928733                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6928733                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16384                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16384                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17556858                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17556858                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17556858                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17556858                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014406                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014406                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008721                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008721                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008721                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008721                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 39458.239076                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 39458.239076                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 39458.239076                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 39458.239076                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 39458.239076                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39458.239076                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8556                       # number of writebacks
system.cpu2.dcache.writebacks::total             8556                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        81067                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        81067                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        81067                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        81067                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        81067                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        81067                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        72043                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        72043                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        72043                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        72043                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        72043                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        72043                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2077674315                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2077674315                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2077674315                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2077674315                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2077674315                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2077674315                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004103                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004103                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004103                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004103                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 28839.364199                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 28839.364199                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 28839.364199                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 28839.364199                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 28839.364199                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 28839.364199                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.997744                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1018513321                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2199812.788337                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.997744                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          449                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022432                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.719551                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15553447                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15553447                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15553447                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15553447                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15553447                       # number of overall hits
system.cpu3.icache.overall_hits::total       15553447                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       830752                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       830752                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       830752                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       830752                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       830752                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       830752                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15553464                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15553464                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15553464                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15553464                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15553464                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15553464                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 48867.764706                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 48867.764706                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 48867.764706                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 48867.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 48867.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 48867.764706                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       646089                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       646089                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       646089                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       646089                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       646089                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       646089                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 46149.214286                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 46149.214286                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 46149.214286                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 46149.214286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 46149.214286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 46149.214286                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 39388                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               169867132                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 39644                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4284.813137                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.838320                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.161680                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.905618                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.094382                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10588304                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10588304                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7144831                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7144831                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17117                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17117                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17116                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17116                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17733135                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17733135                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17733135                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17733135                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       104641                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       104641                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       104641                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        104641                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       104641                       # number of overall misses
system.cpu3.dcache.overall_misses::total       104641                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4411864557                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4411864557                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4411864557                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4411864557                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4411864557                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4411864557                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10692945                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10692945                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7144831                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7144831                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17116                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17116                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17837776                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17837776                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17837776                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17837776                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009786                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009786                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005866                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005866                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005866                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005866                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 42161.911268                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 42161.911268                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 42161.911268                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 42161.911268                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 42161.911268                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 42161.911268                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8524                       # number of writebacks
system.cpu3.dcache.writebacks::total             8524                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        65253                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        65253                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        65253                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        65253                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        65253                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        65253                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        39388                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        39388                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        39388                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        39388                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        39388                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        39388                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1049918434                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1049918434                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1049918434                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1049918434                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1049918434                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1049918434                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003684                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003684                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002208                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002208                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002208                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002208                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 26655.794506                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 26655.794506                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 26655.794506                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26655.794506                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 26655.794506                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26655.794506                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
