<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="a.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="a1.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="a1.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="a1.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="a1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="a1.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="a1.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="a1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="a1.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="a1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="a1.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="a1.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="a1.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="a1.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="a1.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="a1.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="a1.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="a1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="a1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="a1.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="a1.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="a1.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="a1.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="a1.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="a1.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="a1.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="a1_a1_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="a1_a1_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="a1_a1_sch_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="a1_a1_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="a1_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="a1_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="a1_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="a1_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="a1_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="a1_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="a1_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="a1_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="a1_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="a1_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="a1_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="a1_preroute.twr" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="a1_preroute.twx" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="a1_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="a1_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="a1_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="a1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/map/a1_map.nlf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/map/a1_map.sdf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/map/a1_map.v"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1506052730" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1506052730">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506054398" xil_pn:in_ck="138637292876629" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1506054398">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="a1_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1506052994" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7769920709823888827" xil_pn:start_ts="1506052994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506052996" xil_pn:in_ck="3856024958" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3173839359768086777" xil_pn:start_ts="1506052994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="a1.vf"/>
    </transform>
    <transform xil_pn:end_ts="1506052996" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1847932522338141524" xil_pn:start_ts="1506052996">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506054398" xil_pn:in_ck="-191298244812537455" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1506054398">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="a1.vf"/>
      <outfile xil_pn:name="a1_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1506054400" xil_pn:in_ck="-191298244812537455" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7422752339673894034" xil_pn:start_ts="1506054398">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="a1_a1_sch_tb_beh.prj"/>
      <outfile xil_pn:name="a1_a1_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1506066884" xil_pn:in_ck="1333101335470109124" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7244079168096702315" xil_pn:start_ts="1506066883">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="a1_a1_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1506070786" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1506070786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506077416" xil_pn:in_ck="3856024958" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1133651212606659428" xil_pn:start_ts="1506077414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="a1.vf"/>
    </transform>
    <transform xil_pn:end_ts="1506070787" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1847932522338141524" xil_pn:start_ts="1506070787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506070787" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1506070787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506070787" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3190449090236482594" xil_pn:start_ts="1506070787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506070787" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1506070787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506070787" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="195381270278496990" xil_pn:start_ts="1506070787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506077430" xil_pn:in_ck="116849340" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6636535122467073984" xil_pn:start_ts="1506077416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="a1.jhd"/>
      <outfile xil_pn:name="a1.lso"/>
      <outfile xil_pn:name="a1.ngc"/>
      <outfile xil_pn:name="a1.ngr"/>
      <outfile xil_pn:name="a1.prj"/>
      <outfile xil_pn:name="a1.stx"/>
      <outfile xil_pn:name="a1.syr"/>
      <outfile xil_pn:name="a1.xst"/>
      <outfile xil_pn:name="a1_a1_sch_tb_beh.prj"/>
      <outfile xil_pn:name="a1_a1_sch_tb_stx_beh.prj"/>
      <outfile xil_pn:name="a1_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1506077430" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="113157968260276" xil_pn:start_ts="1506077430">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506077438" xil_pn:in_ck="3856019640" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5613908346732166743" xil_pn:start_ts="1506077430">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="a1.bld"/>
      <outfile xil_pn:name="a1.ngd"/>
      <outfile xil_pn:name="a1_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1506077450" xil_pn:in_ck="3856019641" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1506077438">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="a1.pcf"/>
      <outfile xil_pn:name="a1_map.map"/>
      <outfile xil_pn:name="a1_map.mrp"/>
      <outfile xil_pn:name="a1_map.ncd"/>
      <outfile xil_pn:name="a1_map.ngm"/>
      <outfile xil_pn:name="a1_map.xrpt"/>
      <outfile xil_pn:name="a1_summary.xml"/>
      <outfile xil_pn:name="a1_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1506077461" xil_pn:in_ck="4575021462107218" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-4078461964484670437" xil_pn:start_ts="1506077450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="a1.ncd"/>
      <outfile xil_pn:name="a1.pad"/>
      <outfile xil_pn:name="a1.par"/>
      <outfile xil_pn:name="a1.ptwx"/>
      <outfile xil_pn:name="a1.unroutes"/>
      <outfile xil_pn:name="a1.xpi"/>
      <outfile xil_pn:name="a1_pad.csv"/>
      <outfile xil_pn:name="a1_pad.txt"/>
      <outfile xil_pn:name="a1_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1506077465" xil_pn:in_ck="3856019509" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1506077461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="a1.bgn"/>
      <outfile xil_pn:name="a1.bit"/>
      <outfile xil_pn:name="a1.drc"/>
      <outfile xil_pn:name="a1.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1507678129" xil_pn:in_ck="3856006655" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="2182533642587968765" xil_pn:start_ts="1507678127">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506077461" xil_pn:in_ck="3856019509" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1506077458">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="a1.twr"/>
      <outfile xil_pn:name="a1.twx"/>
    </transform>
    <transform xil_pn:end_ts="1506077494" xil_pn:in_ck="4575021462107218" xil_pn:name="TRAN_postMapSimModel" xil_pn:prop_ck="-5331861701572487249" xil_pn:start_ts="1506077490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/map/a1_map.nlf"/>
      <outfile xil_pn:name="netgen/map/a1_map.sdf"/>
      <outfile xil_pn:name="netgen/map/a1_map.v"/>
    </transform>
    <transform xil_pn:end_ts="1506077475" xil_pn:in_ck="4575021462107218" xil_pn:name="TRAN_preRouteTrce" xil_pn:prop_ck="722859607460791354" xil_pn:start_ts="1506077472">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="a1_preroute.twr"/>
      <outfile xil_pn:name="a1_preroute.twx"/>
    </transform>
  </transforms>

</generated_project>
