Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 20 13:12:49 2022
| Host         : dev5 running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : GPIO_demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.304        0.000                      0                  354        0.154        0.000                      0                  354        4.500        0.000                       0                   151  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.304        0.000                      0                  354        0.154        0.000                      0                  354        4.500        0.000                       0                   151  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.890ns (21.667%)  route 3.218ns (78.333%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.708     5.310    CLK_IBUF_BUFG
    SLICE_X6Y143         FDRE                                         r  count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  count_reg[26]/Q
                         net (fo=2, routed)           0.951     6.779    count_reg_n_0_[26]
    SLICE_X7Y140         LUT4 (Prop_lut4_I0_O)        0.124     6.903 f  count[31]_i_10/O
                         net (fo=1, routed)           0.433     7.336    count[31]_i_10_n_0
    SLICE_X7Y140         LUT5 (Prop_lut5_I4_O)        0.124     7.460 f  count[31]_i_6/O
                         net (fo=2, routed)           0.821     8.282    count[31]_i_6_n_0
    SLICE_X7Y141         LUT4 (Prop_lut4_I3_O)        0.124     8.406 r  count[31]_i_1/O
                         net (fo=32, routed)          1.012     9.418    count[31]_i_1_n_0
    SLICE_X6Y137         FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.583    15.005    CLK_IBUF_BUFG
    SLICE_X6Y137         FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X6Y137         FDRE (Setup_fdre_C_R)       -0.524    14.722    count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.890ns (21.667%)  route 3.218ns (78.333%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.708     5.310    CLK_IBUF_BUFG
    SLICE_X6Y143         FDRE                                         r  count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  count_reg[26]/Q
                         net (fo=2, routed)           0.951     6.779    count_reg_n_0_[26]
    SLICE_X7Y140         LUT4 (Prop_lut4_I0_O)        0.124     6.903 f  count[31]_i_10/O
                         net (fo=1, routed)           0.433     7.336    count[31]_i_10_n_0
    SLICE_X7Y140         LUT5 (Prop_lut5_I4_O)        0.124     7.460 f  count[31]_i_6/O
                         net (fo=2, routed)           0.821     8.282    count[31]_i_6_n_0
    SLICE_X7Y141         LUT4 (Prop_lut4_I3_O)        0.124     8.406 r  count[31]_i_1/O
                         net (fo=32, routed)          1.012     9.418    count[31]_i_1_n_0
    SLICE_X6Y137         FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.583    15.005    CLK_IBUF_BUFG
    SLICE_X6Y137         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X6Y137         FDRE (Setup_fdre_C_R)       -0.524    14.722    count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.890ns (21.667%)  route 3.218ns (78.333%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.708     5.310    CLK_IBUF_BUFG
    SLICE_X6Y143         FDRE                                         r  count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  count_reg[26]/Q
                         net (fo=2, routed)           0.951     6.779    count_reg_n_0_[26]
    SLICE_X7Y140         LUT4 (Prop_lut4_I0_O)        0.124     6.903 f  count[31]_i_10/O
                         net (fo=1, routed)           0.433     7.336    count[31]_i_10_n_0
    SLICE_X7Y140         LUT5 (Prop_lut5_I4_O)        0.124     7.460 f  count[31]_i_6/O
                         net (fo=2, routed)           0.821     8.282    count[31]_i_6_n_0
    SLICE_X7Y141         LUT4 (Prop_lut4_I3_O)        0.124     8.406 r  count[31]_i_1/O
                         net (fo=32, routed)          1.012     9.418    count[31]_i_1_n_0
    SLICE_X6Y137         FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.583    15.005    CLK_IBUF_BUFG
    SLICE_X6Y137         FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X6Y137         FDRE (Setup_fdre_C_R)       -0.524    14.722    count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.890ns (21.667%)  route 3.218ns (78.333%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.708     5.310    CLK_IBUF_BUFG
    SLICE_X6Y143         FDRE                                         r  count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  count_reg[26]/Q
                         net (fo=2, routed)           0.951     6.779    count_reg_n_0_[26]
    SLICE_X7Y140         LUT4 (Prop_lut4_I0_O)        0.124     6.903 f  count[31]_i_10/O
                         net (fo=1, routed)           0.433     7.336    count[31]_i_10_n_0
    SLICE_X7Y140         LUT5 (Prop_lut5_I4_O)        0.124     7.460 f  count[31]_i_6/O
                         net (fo=2, routed)           0.821     8.282    count[31]_i_6_n_0
    SLICE_X7Y141         LUT4 (Prop_lut4_I3_O)        0.124     8.406 r  count[31]_i_1/O
                         net (fo=32, routed)          1.012     9.418    count[31]_i_1_n_0
    SLICE_X6Y137         FDRE                                         r  count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.583    15.005    CLK_IBUF_BUFG
    SLICE_X6Y137         FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X6Y137         FDRE (Setup_fdre_C_R)       -0.524    14.722    count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.890ns (22.431%)  route 3.078ns (77.569%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.708     5.310    CLK_IBUF_BUFG
    SLICE_X6Y143         FDRE                                         r  count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  count_reg[26]/Q
                         net (fo=2, routed)           0.951     6.779    count_reg_n_0_[26]
    SLICE_X7Y140         LUT4 (Prop_lut4_I0_O)        0.124     6.903 f  count[31]_i_10/O
                         net (fo=1, routed)           0.433     7.336    count[31]_i_10_n_0
    SLICE_X7Y140         LUT5 (Prop_lut5_I4_O)        0.124     7.460 f  count[31]_i_6/O
                         net (fo=2, routed)           0.821     8.282    count[31]_i_6_n_0
    SLICE_X7Y141         LUT4 (Prop_lut4_I3_O)        0.124     8.406 r  count[31]_i_1/O
                         net (fo=32, routed)          0.872     9.278    count[31]_i_1_n_0
    SLICE_X6Y138         FDRE                                         r  count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.584    15.006    CLK_IBUF_BUFG
    SLICE_X6Y138         FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.276    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X6Y138         FDRE (Setup_fdre_C_R)       -0.524    14.723    count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.890ns (22.431%)  route 3.078ns (77.569%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.708     5.310    CLK_IBUF_BUFG
    SLICE_X6Y143         FDRE                                         r  count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  count_reg[26]/Q
                         net (fo=2, routed)           0.951     6.779    count_reg_n_0_[26]
    SLICE_X7Y140         LUT4 (Prop_lut4_I0_O)        0.124     6.903 f  count[31]_i_10/O
                         net (fo=1, routed)           0.433     7.336    count[31]_i_10_n_0
    SLICE_X7Y140         LUT5 (Prop_lut5_I4_O)        0.124     7.460 f  count[31]_i_6/O
                         net (fo=2, routed)           0.821     8.282    count[31]_i_6_n_0
    SLICE_X7Y141         LUT4 (Prop_lut4_I3_O)        0.124     8.406 r  count[31]_i_1/O
                         net (fo=32, routed)          0.872     9.278    count[31]_i_1_n_0
    SLICE_X6Y138         FDRE                                         r  count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.584    15.006    CLK_IBUF_BUFG
    SLICE_X6Y138         FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.276    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X6Y138         FDRE (Setup_fdre_C_R)       -0.524    14.723    count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.890ns (22.431%)  route 3.078ns (77.569%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.708     5.310    CLK_IBUF_BUFG
    SLICE_X6Y143         FDRE                                         r  count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  count_reg[26]/Q
                         net (fo=2, routed)           0.951     6.779    count_reg_n_0_[26]
    SLICE_X7Y140         LUT4 (Prop_lut4_I0_O)        0.124     6.903 f  count[31]_i_10/O
                         net (fo=1, routed)           0.433     7.336    count[31]_i_10_n_0
    SLICE_X7Y140         LUT5 (Prop_lut5_I4_O)        0.124     7.460 f  count[31]_i_6/O
                         net (fo=2, routed)           0.821     8.282    count[31]_i_6_n_0
    SLICE_X7Y141         LUT4 (Prop_lut4_I3_O)        0.124     8.406 r  count[31]_i_1/O
                         net (fo=32, routed)          0.872     9.278    count[31]_i_1_n_0
    SLICE_X6Y138         FDRE                                         r  count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.584    15.006    CLK_IBUF_BUFG
    SLICE_X6Y138         FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.276    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X6Y138         FDRE (Setup_fdre_C_R)       -0.524    14.723    count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.890ns (22.431%)  route 3.078ns (77.569%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.708     5.310    CLK_IBUF_BUFG
    SLICE_X6Y143         FDRE                                         r  count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  count_reg[26]/Q
                         net (fo=2, routed)           0.951     6.779    count_reg_n_0_[26]
    SLICE_X7Y140         LUT4 (Prop_lut4_I0_O)        0.124     6.903 f  count[31]_i_10/O
                         net (fo=1, routed)           0.433     7.336    count[31]_i_10_n_0
    SLICE_X7Y140         LUT5 (Prop_lut5_I4_O)        0.124     7.460 f  count[31]_i_6/O
                         net (fo=2, routed)           0.821     8.282    count[31]_i_6_n_0
    SLICE_X7Y141         LUT4 (Prop_lut4_I3_O)        0.124     8.406 r  count[31]_i_1/O
                         net (fo=32, routed)          0.872     9.278    count[31]_i_1_n_0
    SLICE_X6Y138         FDRE                                         r  count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.584    15.006    CLK_IBUF_BUFG
    SLICE_X6Y138         FDRE                                         r  count_reg[8]/C
                         clock pessimism              0.276    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X6Y138         FDRE (Setup_fdre_C_R)       -0.524    14.723    count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.890ns (23.253%)  route 2.937ns (76.747%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.708     5.310    CLK_IBUF_BUFG
    SLICE_X6Y143         FDRE                                         r  count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  count_reg[26]/Q
                         net (fo=2, routed)           0.951     6.779    count_reg_n_0_[26]
    SLICE_X7Y140         LUT4 (Prop_lut4_I0_O)        0.124     6.903 f  count[31]_i_10/O
                         net (fo=1, routed)           0.433     7.336    count[31]_i_10_n_0
    SLICE_X7Y140         LUT5 (Prop_lut5_I4_O)        0.124     7.460 f  count[31]_i_6/O
                         net (fo=2, routed)           0.821     8.282    count[31]_i_6_n_0
    SLICE_X7Y141         LUT4 (Prop_lut4_I3_O)        0.124     8.406 r  count[31]_i_1/O
                         net (fo=32, routed)          0.732     9.138    count[31]_i_1_n_0
    SLICE_X6Y139         FDRE                                         r  count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.585    15.007    CLK_IBUF_BUFG
    SLICE_X6Y139         FDRE                                         r  count_reg[10]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X6Y139         FDRE (Setup_fdre_C_R)       -0.524    14.724    count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.890ns (23.253%)  route 2.937ns (76.747%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.708     5.310    CLK_IBUF_BUFG
    SLICE_X6Y143         FDRE                                         r  count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  count_reg[26]/Q
                         net (fo=2, routed)           0.951     6.779    count_reg_n_0_[26]
    SLICE_X7Y140         LUT4 (Prop_lut4_I0_O)        0.124     6.903 f  count[31]_i_10/O
                         net (fo=1, routed)           0.433     7.336    count[31]_i_10_n_0
    SLICE_X7Y140         LUT5 (Prop_lut5_I4_O)        0.124     7.460 f  count[31]_i_6/O
                         net (fo=2, routed)           0.821     8.282    count[31]_i_6_n_0
    SLICE_X7Y141         LUT4 (Prop_lut4_I3_O)        0.124     8.406 r  count[31]_i_1/O
                         net (fo=32, routed)          0.732     9.138    count[31]_i_1_n_0
    SLICE_X6Y139         FDRE                                         r  count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.585    15.007    CLK_IBUF_BUFG
    SLICE_X6Y139         FDRE                                         r  count_reg[11]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X6Y139         FDRE (Setup_fdre_C_R)       -0.524    14.724    count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  5.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/bitIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txBit_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.186ns (72.087%)  route 0.072ns (27.913%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.596     1.515    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X1Y139         FDRE                                         r  Inst_UART_TX_CTRL/bitIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Inst_UART_TX_CTRL/bitIndex_reg[2]/Q
                         net (fo=3, routed)           0.072     1.728    Inst_UART_TX_CTRL/bitIndex_reg[2]
    SLICE_X0Y139         LUT5 (Prop_lut5_I3_O)        0.045     1.773 r  Inst_UART_TX_CTRL/txBit_i_3/O
                         net (fo=1, routed)           0.000     1.773    Inst_UART_TX_CTRL/txBit_i_3_n_0
    SLICE_X0Y139         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.869     2.034    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X0Y139         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
                         clock pessimism             -0.505     1.528    
    SLICE_X0Y139         FDSE (Hold_fdse_C_D)         0.091     1.619    Inst_UART_TX_CTRL/txBit_reg
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uartData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.752%)  route 0.148ns (51.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.595     1.514    CLK_IBUF_BUFG
    SLICE_X5Y139         FDRE                                         r  uartData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  uartData_reg[1]/Q
                         net (fo=1, routed)           0.148     1.804    Inst_UART_TX_CTRL/Q[1]
    SLICE_X2Y139         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.869     2.034    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X2Y139         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[2]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y139         FDRE (Hold_fdre_C_D)         0.083     1.637    Inst_UART_TX_CTRL/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.586%)  route 0.189ns (50.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.597     1.516    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X5Y143         FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/Q
                         net (fo=7, routed)           0.189     1.847    Inst_UART_TX_CTRL/txState[1]
    SLICE_X2Y143         LUT6 (Prop_lut6_I3_O)        0.045     1.892 r  Inst_UART_TX_CTRL/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.892    Inst_UART_TX_CTRL/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X2Y143         FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.871     2.036    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X2Y143         FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.120     1.676    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 uartData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.595     1.514    CLK_IBUF_BUFG
    SLICE_X4Y138         FDRE                                         r  uartData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  uartData_reg[3]/Q
                         net (fo=1, routed)           0.119     1.762    Inst_UART_TX_CTRL/Q[3]
    SLICE_X4Y139         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.866     2.031    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X4Y139         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X4Y139         FDRE (Hold_fdre_C_D)         0.016     1.546    Inst_UART_TX_CTRL/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 uartData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.595     1.514    CLK_IBUF_BUFG
    SLICE_X5Y139         FDRE                                         r  uartData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  uartData_reg[5]/Q
                         net (fo=1, routed)           0.176     1.832    Inst_UART_TX_CTRL/Q[5]
    SLICE_X4Y139         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.866     2.031    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X4Y139         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[6]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X4Y139         FDRE (Hold_fdre_C_D)         0.070     1.597    Inst_UART_TX_CTRL/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 uartData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.595     1.514    CLK_IBUF_BUFG
    SLICE_X5Y139         FDRE                                         r  uartData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  uartData_reg[4]/Q
                         net (fo=1, routed)           0.176     1.832    Inst_UART_TX_CTRL/Q[4]
    SLICE_X4Y139         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.866     2.031    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X4Y139         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[5]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X4Y139         FDRE (Hold_fdre_C_D)         0.066     1.593    Inst_UART_TX_CTRL/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.595     1.514    CLK_IBUF_BUFG
    SLICE_X7Y139         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  count_reg[0]/Q
                         net (fo=3, routed)           0.168     1.824    count_reg_n_0_[0]
    SLICE_X7Y139         LUT1 (Prop_lut1_I0_O)        0.042     1.866 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.866    count[0]_i_1_n_0
    SLICE_X7Y139         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.866     2.031    CLK_IBUF_BUFG
    SLICE_X7Y139         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X7Y139         FDRE (Hold_fdre_C_D)         0.105     1.619    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 uartData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.760%)  route 0.205ns (59.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.595     1.514    CLK_IBUF_BUFG
    SLICE_X5Y138         FDRE                                         r  uartData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  uartData_reg[6]/Q
                         net (fo=1, routed)           0.205     1.860    Inst_UART_TX_CTRL/Q[6]
    SLICE_X4Y139         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.866     2.031    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X4Y139         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[7]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X4Y139         FDRE (Hold_fdre_C_D)         0.072     1.602    Inst_UART_TX_CTRL/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/bitIndex_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/bitIndex_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.598     1.517    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X1Y145         FDRE                                         r  Inst_UART_TX_CTRL/bitIndex_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Inst_UART_TX_CTRL/bitIndex_reg[27]/Q
                         net (fo=2, routed)           0.118     1.776    Inst_UART_TX_CTRL/bitIndex_reg[27]
    SLICE_X1Y145         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  Inst_UART_TX_CTRL/bitIndex_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    Inst_UART_TX_CTRL/bitIndex_reg[24]_i_1_n_4
    SLICE_X1Y145         FDRE                                         r  Inst_UART_TX_CTRL/bitIndex_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.871     2.036    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X1Y145         FDRE                                         r  Inst_UART_TX_CTRL/bitIndex_reg[27]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y145         FDRE (Hold_fdre_C_D)         0.105     1.622    Inst_UART_TX_CTRL/bitIndex_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/bitIndex_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/bitIndex_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.598     1.517    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X1Y144         FDRE                                         r  Inst_UART_TX_CTRL/bitIndex_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Inst_UART_TX_CTRL/bitIndex_reg[23]/Q
                         net (fo=2, routed)           0.118     1.777    Inst_UART_TX_CTRL/bitIndex_reg[23]
    SLICE_X1Y144         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  Inst_UART_TX_CTRL/bitIndex_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    Inst_UART_TX_CTRL/bitIndex_reg[20]_i_1_n_4
    SLICE_X1Y144         FDRE                                         r  Inst_UART_TX_CTRL/bitIndex_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.871     2.036    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X1Y144         FDRE                                         r  Inst_UART_TX_CTRL/bitIndex_reg[23]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y144         FDRE (Hold_fdre_C_D)         0.105     1.622    Inst_UART_TX_CTRL/bitIndex_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y144    FSM_sequential_uartState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y143    FSM_sequential_uartState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y143    FSM_sequential_uartState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y141    clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y139    count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y139    count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y139    count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y139    count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y140    count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y144    FSM_sequential_uartState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y144    FSM_sequential_uartState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y143    FSM_sequential_uartState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y143    FSM_sequential_uartState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y143    FSM_sequential_uartState_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y143    FSM_sequential_uartState_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y141    clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y141    clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y139    count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y139    count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y144    FSM_sequential_uartState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y144    FSM_sequential_uartState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y143    FSM_sequential_uartState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y143    FSM_sequential_uartState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y143    FSM_sequential_uartState_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y143    FSM_sequential_uartState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y141    clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y141    clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y139    count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y139    count_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.282ns  (logic 3.979ns (63.335%)  route 2.303ns (36.665%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.707     5.309    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X0Y139         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDSE (Prop_fdse_C_Q)         0.456     5.765 r  Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           2.303     8.069    UART_TXD_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    11.591 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    11.591    UART_TXD
    D10                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.364ns (69.239%)  route 0.606ns (30.761%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.596     1.515    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X0Y139         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDSE (Prop_fdse_C_Q)         0.141     1.656 r  Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           0.606     2.263    UART_TXD_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     3.486 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     3.486    UART_TXD
    D10                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------





