// Seed: 654061540
module module_0 (
    output tri0  id_0,
    input  tri0  id_1,
    input  wire  id_2,
    input  uwire id_3,
    output wire  id_4
);
  wire id_6, id_7;
  assign id_7 = 1'd0;
endmodule
module module_1 (
    output logic id_0
    , id_8,
    input tri0 id_1,
    input wire id_2,
    input supply0 id_3,
    input uwire id_4,
    input uwire id_5,
    output wire id_6
);
  always @(posedge "" & 1 & id_1 - id_8 & 1 or negedge id_2) if (1) id_0 <= 1;
  module_0(
      id_6, id_5, id_5, id_1, id_6
  );
endmodule
