{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650142976420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650142976420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 02:32:56 2022 " "Processing started: Sun Apr 17 02:32:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650142976420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650142976420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650142976420 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650142976889 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650142976889 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  registerFile.vhdl(19) " "VHDL syntax error at registerFile.vhdl(19) near text \")\"; mismatched closing parenthesis " {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650142989222 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "registerFile registerFile.vhdl(9) " "Ignored construct registerFile at registerFile.vhdl(9) due to previous errors" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 9 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1650142989224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file registerfile.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650142989224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-flow " "Found design unit 1: data_path-flow" {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650142989224 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650142989224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650142989224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ram_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_mem-beh " "Found design unit 1: ram_mem-beh" {  } { { "ram_mem.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650142989224 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_mem " "Found entity 1: ram_mem" {  } { { "ram_mem.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650142989224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650142989224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsm.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lsm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lsm-beh " "Found design unit 1: lsm-beh" {  } { { "lsm.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650142989232 ""} { "Info" "ISGN_ENTITY_NAME" "1 lsm " "Found entity 1: lsm" {  } { { "lsm.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650142989232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650142989232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file left_shift.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left_shift-shift_7 " "Found design unit 1: left_shift-shift_7" {  } { { "left_shift.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/left_shift.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650142989232 ""} { "Info" "ISGN_ENTITY_NAME" "1 left_shift " "Found entity 1: left_shift" {  } { { "left_shift.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/left_shift.vhdl" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650142989232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650142989232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-beh " "Found design unit 1: alu-beh" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650142989232 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650142989232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650142989232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elem.vhd 5 2 " "Found 5 design units, including 2 entities, in source file elem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elem " "Found design unit 1: elem" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650142989232 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg-regArch " "Found design unit 2: reg-regArch" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650142989232 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sign_extender-beh " "Found design unit 3: sign_extender-beh" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650142989232 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650142989232 ""} { "Info" "ISGN_ENTITY_NAME" "2 sign_extender " "Found entity 2: sign_extender" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650142989232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650142989232 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650142989354 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 17 02:33:09 2022 " "Processing ended: Sun Apr 17 02:33:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650142989354 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650142989354 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650142989354 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650142989354 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650142989993 ""}
