{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684091420930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684091420936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 21:10:20 2023 " "Processing started: Sun May 14 21:10:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684091420936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684091420936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dh -c dh " "Command: quartus_map --read_settings_files=on --write_settings_files=off dh -c dh" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684091420936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684091421216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684091421216 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drone.v(62) " "Verilog HDL information at drone.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "drone.v" "" { Text "F:/SYCY/dh/drone.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684091428602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drone.v 1 1 " "Found 1 design units, including 1 entities, in source file drone.v" { { "Info" "ISGN_ENTITY_NAME" "1 drone " "Found entity 1: drone" {  } { { "drone.v" "" { Text "F:/SYCY/dh/drone.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684091428604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684091428604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file random_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_generator " "Found entity 1: random_generator" {  } { { "random_generator.v" "" { Text "F:/SYCY/dh/random_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684091428605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684091428605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modularpoweringtest.v 1 1 " "Found 1 design units, including 1 entities, in source file modularpoweringtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 modularPoweringTest " "Found entity 1: modularPoweringTest" {  } { { "modularPoweringTest.v" "" { Text "F:/SYCY/dh/modularPoweringTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684091428606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684091428606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modularpowering.v 1 1 " "Found 1 design units, including 1 entities, in source file modularpowering.v" { { "Info" "ISGN_ENTITY_NAME" "1 modularPowering " "Found entity 1: modularPowering" {  } { { "modularPowering.v" "" { Text "F:/SYCY/dh/modularPowering.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684091428607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684091428607 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "drone " "Elaborating entity \"drone\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684091428693 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "drone.v(64) " "Verilog HDL Case Statement warning at drone.v(64): incomplete case statement has no default case item" {  } { { "drone.v" "" { Text "F:/SYCY/dh/drone.v" 64 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684091428694 "|drone"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "drone.v(64) " "Verilog HDL Case Statement information at drone.v(64): all case item expressions in this case statement are onehot" {  } { { "drone.v" "" { Text "F:/SYCY/dh/drone.v" 64 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1684091428694 "|drone"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "modPower_base drone.v(62) " "Verilog HDL Always Construct warning at drone.v(62): inferring latch(es) for variable \"modPower_base\", which holds its previous value in one or more paths through the always construct" {  } { { "drone.v" "" { Text "F:/SYCY/dh/drone.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684091428694 "|drone"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[0\] drone.v(62) " "Inferred latch for \"modPower_base\[0\]\" at drone.v(62)" {  } { { "drone.v" "" { Text "F:/SYCY/dh/drone.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684091428695 "|drone"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[1\] drone.v(62) " "Inferred latch for \"modPower_base\[1\]\" at drone.v(62)" {  } { { "drone.v" "" { Text "F:/SYCY/dh/drone.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684091428695 "|drone"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[2\] drone.v(62) " "Inferred latch for \"modPower_base\[2\]\" at drone.v(62)" {  } { { "drone.v" "" { Text "F:/SYCY/dh/drone.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684091428695 "|drone"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[3\] drone.v(62) " "Inferred latch for \"modPower_base\[3\]\" at drone.v(62)" {  } { { "drone.v" "" { Text "F:/SYCY/dh/drone.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684091428695 "|drone"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[4\] drone.v(62) " "Inferred latch for \"modPower_base\[4\]\" at drone.v(62)" {  } { { "drone.v" "" { Text "F:/SYCY/dh/drone.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684091428695 "|drone"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[5\] drone.v(62) " "Inferred latch for \"modPower_base\[5\]\" at drone.v(62)" {  } { { "drone.v" "" { Text "F:/SYCY/dh/drone.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684091428695 "|drone"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[6\] drone.v(62) " "Inferred latch for \"modPower_base\[6\]\" at drone.v(62)" {  } { { "drone.v" "" { Text "F:/SYCY/dh/drone.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684091428695 "|drone"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[7\] drone.v(62) " "Inferred latch for \"modPower_base\[7\]\" at drone.v(62)" {  } { { "drone.v" "" { Text "F:/SYCY/dh/drone.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684091428695 "|drone"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modularPowering modularPowering:modularPowering_inst " "Elaborating entity \"modularPowering\" for hierarchy \"modularPowering:modularPowering_inst\"" {  } { { "drone.v" "modularPowering_inst" { Text "F:/SYCY/dh/drone.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684091428702 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 modularPowering.v(16) " "Verilog HDL assignment warning at modularPowering.v(16): truncated value with size 3 to match size of target (2)" {  } { { "modularPowering.v" "" { Text "F:/SYCY/dh/modularPowering.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684091428703 "|drone|modularPowering:modularPowering_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 modularPowering.v(17) " "Verilog HDL assignment warning at modularPowering.v(17): truncated value with size 3 to match size of target (2)" {  } { { "modularPowering.v" "" { Text "F:/SYCY/dh/modularPowering.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684091428703 "|drone|modularPowering:modularPowering_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 modularPowering.v(18) " "Verilog HDL assignment warning at modularPowering.v(18): truncated value with size 3 to match size of target (2)" {  } { { "modularPowering.v" "" { Text "F:/SYCY/dh/modularPowering.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684091428703 "|drone|modularPowering:modularPowering_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 modularPowering.v(19) " "Verilog HDL assignment warning at modularPowering.v(19): truncated value with size 3 to match size of target (2)" {  } { { "modularPowering.v" "" { Text "F:/SYCY/dh/modularPowering.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684091428703 "|drone|modularPowering:modularPowering_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modularPowering.v(80) " "Verilog HDL assignment warning at modularPowering.v(80): truncated value with size 32 to match size of target (8)" {  } { { "modularPowering.v" "" { Text "F:/SYCY/dh/modularPowering.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684091428703 "|drone|modularPowering:modularPowering_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modularPowering.v(86) " "Verilog HDL assignment warning at modularPowering.v(86): truncated value with size 32 to match size of target (8)" {  } { { "modularPowering.v" "" { Text "F:/SYCY/dh/modularPowering.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684091428703 "|drone|modularPowering:modularPowering_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modularPowering.v(88) " "Verilog HDL assignment warning at modularPowering.v(88): truncated value with size 32 to match size of target (8)" {  } { { "modularPowering.v" "" { Text "F:/SYCY/dh/modularPowering.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684091428704 "|drone|modularPowering:modularPowering_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "modularPowering.v(78) " "Verilog HDL Case Statement warning at modularPowering.v(78): incomplete case statement has no default case item" {  } { { "modularPowering.v" "" { Text "F:/SYCY/dh/modularPowering.v" 78 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684091428704 "|drone|modularPowering:modularPowering_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "modularPowering.v(78) " "Verilog HDL Case Statement information at modularPowering.v(78): all case item expressions in this case statement are onehot" {  } { { "modularPowering.v" "" { Text "F:/SYCY/dh/modularPowering.v" 78 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1684091428704 "|drone|modularPowering:modularPowering_inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "modularPowering:modularPowering_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"modularPowering:modularPowering_inst\|Mult0\"" {  } { { "modularPowering.v" "Mult0" { Text "F:/SYCY/dh/modularPowering.v" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684091428905 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modularPowering:modularPowering_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modularPowering:modularPowering_inst\|Mod1\"" {  } { { "modularPowering.v" "Mod1" { Text "F:/SYCY/dh/modularPowering.v" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684091428905 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modularPowering:modularPowering_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modularPowering:modularPowering_inst\|Mod0\"" {  } { { "modularPowering.v" "Mod0" { Text "F:/SYCY/dh/modularPowering.v" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684091428905 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "modularPowering:modularPowering_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"modularPowering:modularPowering_inst\|Mult1\"" {  } { { "modularPowering.v" "Mult1" { Text "F:/SYCY/dh/modularPowering.v" 88 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684091428905 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modularPowering:modularPowering_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modularPowering:modularPowering_inst\|Mod2\"" {  } { { "modularPowering.v" "Mod2" { Text "F:/SYCY/dh/modularPowering.v" 88 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684091428905 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1684091428905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "modularPowering:modularPowering_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"modularPowering:modularPowering_inst\|lpm_mult:Mult0\"" {  } { { "modularPowering.v" "" { Text "F:/SYCY/dh/modularPowering.v" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684091428938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modularPowering:modularPowering_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"modularPowering:modularPowering_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091428938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091428938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091428938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091428938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091428938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091428938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091428938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091428938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091428938 ""}  } { { "modularPowering.v" "" { Text "F:/SYCY/dh/modularPowering.v" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684091428938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aat " "Found entity 1: mult_aat" {  } { { "db/mult_aat.tdf" "" { Text "F:/SYCY/dh/db/mult_aat.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684091428979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684091428979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "modularPowering:modularPowering_inst\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"modularPowering:modularPowering_inst\|lpm_divide:Mod1\"" {  } { { "modularPowering.v" "" { Text "F:/SYCY/dh/modularPowering.v" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684091429001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modularPowering:modularPowering_inst\|lpm_divide:Mod1 " "Instantiated megafunction \"modularPowering:modularPowering_inst\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091429001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091429001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091429001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091429001 ""}  } { { "modularPowering.v" "" { Text "F:/SYCY/dh/modularPowering.v" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684091429001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9bm " "Found entity 1: lpm_divide_9bm" {  } { { "db/lpm_divide_9bm.tdf" "" { Text "F:/SYCY/dh/db/lpm_divide_9bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684091429041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684091429041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "F:/SYCY/dh/db/sign_div_unsign_ulh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684091429051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684091429051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g7f " "Found entity 1: alt_u_div_g7f" {  } { { "db/alt_u_div_g7f.tdf" "" { Text "F:/SYCY/dh/db/alt_u_div_g7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684091429071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684091429071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "F:/SYCY/dh/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684091429115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684091429115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "F:/SYCY/dh/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684091429153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684091429153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "modularPowering:modularPowering_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"modularPowering:modularPowering_inst\|lpm_divide:Mod0\"" {  } { { "modularPowering.v" "" { Text "F:/SYCY/dh/modularPowering.v" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684091429161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modularPowering:modularPowering_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"modularPowering:modularPowering_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091429161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091429161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091429161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091429161 ""}  } { { "modularPowering.v" "" { Text "F:/SYCY/dh/modularPowering.v" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684091429161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "F:/SYCY/dh/db/lpm_divide_q9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684091429199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684091429199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "F:/SYCY/dh/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684091429210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684091429210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "F:/SYCY/dh/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684091429223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684091429223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "modularPowering:modularPowering_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"modularPowering:modularPowering_inst\|lpm_mult:Mult1\"" {  } { { "modularPowering.v" "" { Text "F:/SYCY/dh/modularPowering.v" 88 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684091429232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modularPowering:modularPowering_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"modularPowering:modularPowering_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091429232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091429232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091429232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091429232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091429232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091429232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091429232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091429232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091429232 ""}  } { { "modularPowering.v" "" { Text "F:/SYCY/dh/modularPowering.v" 88 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684091429232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "modularPowering:modularPowering_inst\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"modularPowering:modularPowering_inst\|lpm_divide:Mod2\"" {  } { { "modularPowering.v" "" { Text "F:/SYCY/dh/modularPowering.v" 88 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684091429238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modularPowering:modularPowering_inst\|lpm_divide:Mod2 " "Instantiated megafunction \"modularPowering:modularPowering_inst\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091429238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091429238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091429238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684091429238 ""}  } { { "modularPowering.v" "" { Text "F:/SYCY/dh/modularPowering.v" 88 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684091429238 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mess_out\[8\] VCC " "Pin \"mess_out\[8\]\" is stuck at VCC" {  } { { "drone.v" "" { Text "F:/SYCY/dh/drone.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684091429704 "|drone|mess_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mess_out\[9\] GND " "Pin \"mess_out\[9\]\" is stuck at GND" {  } { { "drone.v" "" { Text "F:/SYCY/dh/drone.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684091429704 "|drone|mess_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mess_out\[10\] GND " "Pin \"mess_out\[10\]\" is stuck at GND" {  } { { "drone.v" "" { Text "F:/SYCY/dh/drone.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684091429704 "|drone|mess_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mess_out\[11\] GND " "Pin \"mess_out\[11\]\" is stuck at GND" {  } { { "drone.v" "" { Text "F:/SYCY/dh/drone.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684091429704 "|drone|mess_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mess_out\[12\] GND " "Pin \"mess_out\[12\]\" is stuck at GND" {  } { { "drone.v" "" { Text "F:/SYCY/dh/drone.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684091429704 "|drone|mess_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mess_out\[13\] GND " "Pin \"mess_out\[13\]\" is stuck at GND" {  } { { "drone.v" "" { Text "F:/SYCY/dh/drone.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684091429704 "|drone|mess_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mess_out\[14\] GND " "Pin \"mess_out\[14\]\" is stuck at GND" {  } { { "drone.v" "" { Text "F:/SYCY/dh/drone.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684091429704 "|drone|mess_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mess_out\[15\] GND " "Pin \"mess_out\[15\]\" is stuck at GND" {  } { { "drone.v" "" { Text "F:/SYCY/dh/drone.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684091429704 "|drone|mess_out[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1684091429704 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684091429778 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684091430217 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/SYCY/dh/output_files/dh.map.smsg " "Generated suppressed messages file F:/SYCY/dh/output_files/dh.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684091430259 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684091430344 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684091430344 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "580 " "Implemented 580 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684091430391 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684091430391 ""} { "Info" "ICUT_CUT_TM_LCELLS" "539 " "Implemented 539 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684091430391 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1684091430391 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684091430391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684091430403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 14 21:10:30 2023 " "Processing ended: Sun May 14 21:10:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684091430403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684091430403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684091430403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684091430403 ""}
