{
    "MlibObjs": {},
    "PrevCompiledModules": {},
    "LVLData": [
        "SIM"
    ],
    "CurCompileUdps": {},
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "fin_sta_mac_test",
        "fin_sta_mac_test"
    ],
    "NameTable": {
        "fin_sta_mac_test": [
            "fin_sta_mac_test",
            "MDiKJ",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "stat": {
        "ru_self_cgstart": {
            "ru_nivcsw": 5,
            "ru_utime_sec": 0.049882999999999997,
            "ru_stime_sec": 0.020784,
            "ru_maxrss_kb": 82048,
            "ru_minflt": 5193,
            "ru_nvcsw": 25,
            "ru_majflt": 0
        },
        "nMops": 623,
        "nQuads": 283,
        "ru_childs_cgstart": {
            "ru_nivcsw": 4,
            "ru_utime_sec": 0.0086979999999999991,
            "ru_stime_sec": 0.0081080000000000006,
            "ru_maxrss_kb": 14444,
            "ru_minflt": 747,
            "ru_nvcsw": 4,
            "ru_majflt": 0
        },
        "CodeGen(%)": 15.300370156552457,
        "totalObjSize": 113757,
        "ru_childs_end": {
            "ru_nivcsw": 4,
            "ru_utime_sec": 0.0086979999999999991,
            "ru_stime_sec": 0.0081080000000000006,
            "ru_maxrss_kb": 14444,
            "ru_minflt": 747,
            "ru_nvcsw": 4,
            "ru_majflt": 0
        },
        "ru_self_end": {
            "ru_nivcsw": 6,
            "ru_utime_sec": 0.058894000000000002,
            "ru_stime_sec": 0.029447000000000001,
            "ru_maxrss_kb": 89392,
            "ru_minflt": 6542,
            "ru_nvcsw": 25,
            "ru_majflt": 0
        },
        "outputSizePerQuad": 401.0,
        "Frontend(%)": 84.699629843447539
    },
    "CompileStrategy": "fullobj",
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 88819
    },
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.6450.json"
    ],
    "Misc": {
        "daidir": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim/simv_com.daidir",
        "csrc": "csrc",
        "cwd": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim",
        "csrc_abs": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim/csrc",
        "daidir_abs": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim/simv_com.daidir",
        "default_output_dir": "csrc",
        "archive_dir": "archive.0"
    },
    "CompileStatus": "Successful"
}