{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 01 13:50:18 2018 " "Info: Processing started: Fri Jun 01 13:50:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cla4 -c cla4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cla4 -c cla4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file cla4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla4-struct " "Info (12022): Found design unit 1: cla4-struct" {  } { { "cla4.vhd" "" { Text "E:/CircuitoLógicoAula/Projetos_CL/CLA_4bits_Fatorada/cla4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Info (12023): Found entity 1: cla4" {  } { { "cla4.vhd" "" { Text "E:/CircuitoLógicoAula/Projetos_CL/CLA_4bits_Fatorada/cla4.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_pg.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file fulladder_pg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder_pg-synth " "Info (12022): Found design unit 1: fulladder_pg-synth" {  } { { "fulladder_pg.vhd" "" { Text "E:/CircuitoLógicoAula/Projetos_CL/CLA_4bits_Fatorada/fulladder_pg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fulladder_pg " "Info (12023): Found entity 1: fulladder_pg" {  } { { "fulladder_pg.vhd" "" { Text "E:/CircuitoLógicoAula/Projetos_CL/CLA_4bits_Fatorada/fulladder_pg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vuafatorada.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file vuafatorada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vuafatorada-synth " "Info (12022): Found design unit 1: vuafatorada-synth" {  } { { "vuafatorada.vhd" "" { Text "E:/CircuitoLógicoAula/Projetos_CL/CLA_4bits_Fatorada/vuafatorada.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vuafatorada " "Info (12023): Found entity 1: vuafatorada" {  } { { "vuafatorada.vhd" "" { Text "E:/CircuitoLógicoAula/Projetos_CL/CLA_4bits_Fatorada/vuafatorada.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cla4 " "Info (12127): Elaborating entity \"cla4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder_pg fulladder_pg:somador0 " "Info (12128): Elaborating entity \"fulladder_pg\" for hierarchy \"fulladder_pg:somador0\"" {  } { { "cla4.vhd" "somador0" { Text "E:/CircuitoLógicoAula/Projetos_CL/CLA_4bits_Fatorada/cla4.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vuafatorada vuafatorada:carry " "Info (12128): Elaborating entity \"vuafatorada\" for hierarchy \"vuafatorada:carry\"" {  } { { "cla4.vhd" "carry" { Text "E:/CircuitoLógicoAula/Projetos_CL/CLA_4bits_Fatorada/cla4.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning (13034): The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "p " "Warning (13035): Inserted always-enabled tri-state buffer between \"p\" and its non-tri-state driver." {  } { { "cla4.vhd" "" { Text "E:/CircuitoLógicoAula/Projetos_CL/CLA_4bits_Fatorada/cla4.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "g " "Warning (13035): Inserted always-enabled tri-state buffer between \"g\" and its non-tri-state driver." {  } { { "cla4.vhd" "" { Text "E:/CircuitoLógicoAula/Projetos_CL/CLA_4bits_Fatorada/cla4.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "Warning (13009): TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "p~synth " "Warning (13010): Node \"p~synth\"" {  } { { "cla4.vhd" "" { Text "E:/CircuitoLógicoAula/Projetos_CL/CLA_4bits_Fatorada/cla4.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "g~synth " "Warning (13010): Node \"g~synth\"" {  } { { "cla4.vhd" "" { Text "E:/CircuitoLógicoAula/Projetos_CL/CLA_4bits_Fatorada/cla4.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Info (21057): Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info (21058): Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info (21059): Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Info (21060): Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Info (21061): Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "351 " "Info: Peak virtual memory: 351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 01 13:50:22 2018 " "Info: Processing ended: Fri Jun 01 13:50:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
