$date
	Sat Oct 28 11:55:58 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_bench $end
$var wire 1 ! q $end
$var wire 1 " q_ $end
$var reg 1 # clk $end
$var reg 1 $ r $end
$var reg 1 % rst $end
$var reg 1 & s $end
$scope module srff $end
$var wire 1 ' clk $end
$var wire 1 ! q $end
$var wire 1 " q_ $end
$var wire 1 ( r $end
$var wire 1 ) rst $end
$var wire 1 * s $end
$scope module jk $end
$var wire 1 ' clk $end
$var wire 1 ( j $end
$var wire 1 * k $end
$var wire 1 ! q $end
$var wire 1 " q_ $end
$var wire 1 ) rst $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
1'
0&
0%
0$
1#
1"
0!
$end
#10000
0#
0'
#20000
1!
0"
1#
1'
1&
1*
1%
1)
#30000
0#
0'
#40000
1"
0!
1#
1'
1$
1(
0&
0*
#50000
0#
0'
#60000
1!
0"
1#
1'
0$
0(
1&
1*
#70000
0#
0'
#80000
1#
1'
0&
0*
#90000
0#
0'
#100000
1#
1'
