# UVM_TB_For_ShIft_Register
Complete UVM TestBench For Verification Of Shift Register 

Edaplayground Link : https://www.edaplayground.com/x/ED7D 

Main concept here is to understand how to handle delay in scoreboard , you will see ouptput is coming after 3 clock cycle.

Includes : 
-- Coverage Component
-- Scoreboard Component
-- TB Architecture

TB Architecture


![SHR TB ARCHITECTURE](https://user-images.githubusercontent.com/82656806/119003663-88c39f80-b9ab-11eb-8618-b34be8c5da18.png)
