{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698266747412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698266747412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 16:45:47 2023 " "Processing started: Wed Oct 25 16:45:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698266747412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698266747412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698266747412 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698266747515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698266747515 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "7segment.v " "Can't analyze file -- file 7segment.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1698266751623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/bollabollo/Desktop/FPGA-Projects/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698266751625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698266751625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HALF_ADDER.v 1 1 " "Found 1 design units, including 1 entities, in source file HALF_ADDER.v" { { "Info" "ISGN_ENTITY_NAME" "1 HALF_ADDER " "Found entity 1: HALF_ADDER" {  } { { "HALF_ADDER.v" "" { Text "/home/bollabollo/Desktop/FPGA-Projects/ALU/HALF_ADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698266751625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698266751625 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../LedBlinker/HALF_ADDER_tb.v " "Can't analyze file -- file ../LedBlinker/HALF_ADDER_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1698266751625 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../LedBlinker/FULL_ADDER_1_BIT.v " "Can't analyze file -- file ../LedBlinker/FULL_ADDER_1_BIT.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1698266751626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FULL_ADDER_1_BIT.v 1 1 " "Found 1 design units, including 1 entities, in source file FULL_ADDER_1_BIT.v" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_1_BIT " "Found entity 1: FULL_ADDER_1_BIT" {  } { { "FULL_ADDER_1_BIT.v" "" { Text "/home/bollabollo/Desktop/FPGA-Projects/ALU/FULL_ADDER_1_BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698266751626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698266751626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FULL_ADDER_1_BIT_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file FULL_ADDER_1_BIT_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_1_BIT_tb " "Found entity 1: FULL_ADDER_1_BIT_tb" {  } { { "FULL_ADDER_1_BIT_tb.v" "" { Text "/home/bollabollo/Desktop/FPGA-Projects/ALU/FULL_ADDER_1_BIT_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698266751626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698266751626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FULL_ADDER_4_BIT.v 1 1 " "Found 1 design units, including 1 entities, in source file FULL_ADDER_4_BIT.v" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_4_BIT " "Found entity 1: FULL_ADDER_4_BIT" {  } { { "FULL_ADDER_4_BIT.v" "" { Text "/home/bollabollo/Desktop/FPGA-Projects/ALU/FULL_ADDER_4_BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698266751627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698266751627 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698266751647 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_LEDS ALU.v(13) " "Output port \"o_LEDS\" at ALU.v(13) has no driver" {  } { { "ALU.v" "" { Text "/home/bollabollo/Desktop/FPGA-Projects/ALU/ALU.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698266751647 "|ALU"}
{ "Warning" "WSGN_SEARCH_FILE" "SEVEN_SEGMENT.v 1 1 " "Using design file SEVEN_SEGMENT.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEVEN_SEGMENT " "Found entity 1: SEVEN_SEGMENT" {  } { { "SEVEN_SEGMENT.v" "" { Text "/home/bollabollo/Desktop/FPGA-Projects/ALU/SEVEN_SEGMENT.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698266751649 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1698266751649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEVEN_SEGMENT SEVEN_SEGMENT:SEG_0 " "Elaborating entity \"SEVEN_SEGMENT\" for hierarchy \"SEVEN_SEGMENT:SEG_0\"" {  } { { "ALU.v" "SEG_0" { Text "/home/bollabollo/Desktop/FPGA-Projects/ALU/ALU.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698266751649 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDS\[0\] GND " "Pin \"o_LEDS\[0\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "/home/bollabollo/Desktop/FPGA-Projects/ALU/ALU.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698266751855 "|ALU|o_LEDS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDS\[1\] GND " "Pin \"o_LEDS\[1\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "/home/bollabollo/Desktop/FPGA-Projects/ALU/ALU.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698266751855 "|ALU|o_LEDS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDS\[2\] GND " "Pin \"o_LEDS\[2\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "/home/bollabollo/Desktop/FPGA-Projects/ALU/ALU.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698266751855 "|ALU|o_LEDS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDS\[3\] GND " "Pin \"o_LEDS\[3\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "/home/bollabollo/Desktop/FPGA-Projects/ALU/ALU.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698266751855 "|ALU|o_LEDS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDS\[4\] GND " "Pin \"o_LEDS\[4\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "/home/bollabollo/Desktop/FPGA-Projects/ALU/ALU.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698266751855 "|ALU|o_LEDS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDS\[5\] GND " "Pin \"o_LEDS\[5\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "/home/bollabollo/Desktop/FPGA-Projects/ALU/ALU.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698266751855 "|ALU|o_LEDS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDS\[6\] GND " "Pin \"o_LEDS\[6\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "/home/bollabollo/Desktop/FPGA-Projects/ALU/ALU.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698266751855 "|ALU|o_LEDS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDS\[7\] GND " "Pin \"o_LEDS\[7\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "/home/bollabollo/Desktop/FPGA-Projects/ALU/ALU.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698266751855 "|ALU|o_LEDS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDS\[8\] GND " "Pin \"o_LEDS\[8\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "/home/bollabollo/Desktop/FPGA-Projects/ALU/ALU.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698266751855 "|ALU|o_LEDS[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDS\[9\] GND " "Pin \"o_LEDS\[9\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "/home/bollabollo/Desktop/FPGA-Projects/ALU/ALU.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698266751855 "|ALU|o_LEDS[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698266751855 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698266751893 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698266752124 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698266752124 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_CLK " "No output dependent on input pin \"i_CLK\"" {  } { { "ALU.v" "" { Text "/home/bollabollo/Desktop/FPGA-Projects/ALU/ALU.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698266752136 "|ALU|i_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SWITCHES\[8\] " "No output dependent on input pin \"i_SWITCHES\[8\]\"" {  } { { "ALU.v" "" { Text "/home/bollabollo/Desktop/FPGA-Projects/ALU/ALU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698266752136 "|ALU|i_SWITCHES[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SWITCHES\[9\] " "No output dependent on input pin \"i_SWITCHES\[9\]\"" {  } { { "ALU.v" "" { Text "/home/bollabollo/Desktop/FPGA-Projects/ALU/ALU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698266752136 "|ALU|i_SWITCHES[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698266752136 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698266752137 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698266752137 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698266752137 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698266752137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698266752140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 16:45:52 2023 " "Processing ended: Wed Oct 25 16:45:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698266752140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698266752140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698266752140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698266752140 ""}
