Keyword: MMC
Occurrences: 144
================================================================================

Page    2: • 2× SD/SDIO/MMC interfaces (up to 125 MHz)           True random number generators (3
Page    4: 3.38     SD/SDIO/MMC card host interfaces (SDMMC) . . . . . . . . . . . . . . . . . . . . 51
Page   10: Table 110.   Dynamic characteristics: SD / MMC characteristics, VDD = 2.7 to 3.6 V . . . . . . . . . . . . . 199
Page   10: Table 111.   Dynamic characteristics: eMMC characteristics, VDD = 1.71 to 1.9 V . . . . . . . . . . . . . . . 200
Page   12: Table 209.   Dynamics characteristics: SD / MMC characteristics, VDD = 2.7 to 3.6 V . . . . . . . . . . . . 312
Page   12: Table 210.   Dynamics characteristics: eMMC characteristics VDD = 1.71V to 1.9V . . . . . . . . . . . . . . 313
Page   17: –    Two SDMMC interfaces
Page   20: SDMMC                                                                                                                                                                                          2
Page   23: MII / RMII                                 SDMMC_
Page   23: DMA1                   DMA2             SDMMC2 OTG_HS                                                                       OTG_FS
Page   23: SDMMC_D[7:0],SDMMC_D[7:3,1]Dir                                                                                                                                     AHB/APB
Page   23: SDMMC_D0dir, SDMMC_D2dir                                                                                                                                                                                                                                   SWPMI
Page   23: SDMMC1                                             FIFO                                                                                                                                                                                                                                32b
Page   23: VDDMMC33 = 1.8 to 3.6V
Page   24: MII / RMII                                 SDMMC_
Page   24: DMA1                   DMA2             SDMMC2 OTG_HS                                                                       OTG_FS
Page   24: SDMMC_D[7:0],SDMMC_D[7:3,1]Dir                                                                                                                                    AHB/APB
Page   24: SDMMC_D0dir, SDMMC_D2dir                                                                                                                                                                                                                                  SWPMI
Page   24: SDMMC1                                             FIFO                                                                                                                                                                                                                                32b
Page   24: VDDMMC33 = 1.8 to 3.6V
Page   33: 16KB 16KB                 128 Kbyte                                                     DMA1                      DMA2                 MAC     SDMMC2 USBHS1   U
Page   33: SDMMC1    MDMA       DMA2D        LTDC
Page   51: 3.38      SD/SDIO/MMC card host interfaces (SDMMC)
Page   51: Two SDMMC host interfaces are available. They support MultiMediaCard System
Page   51: Each SDMMC host interface supports only one SD/SDIO/MMC card at any one time and a
Page   51: stack of MMC Version 4.51 or previous.
Page   51: The SDMMC host interface embeds a dedicated DMA controller allowing high-speed
Page   67: SDMMC2_CK, SAI4_D1,
Page   68: SDMMC2_CMD,        ADC12_INN1,
Page   75: , SDMMC2_D0,
Page   75: SDMMC2_D1,
Page   78: SDMMC1_D0DIR,
Page   78: SDMMC2_D6,
Page   78: SDMMC1_D6, DCMI_D0,
Page   79: 64        E10        97        F10         G15           116        139       F13              PC7       I/O        FT_h             -         SDMMC1_D123DIR,            -
Page   79: SDMMC2_D7,
Page   79: SDMMC1_D7, DCMI_D1,
Page   79: SDMMC1_D0, DCMI_D2,
Page   79: SDMMC1_D1, DCMI_D3,
Page   81: SDMMC1_D2, DCMI_D8,
Page   82: SDMMC1_D3, DCMI_D4,
Page   82: SDMMC1_CK, DCMI_D9,
Page   82: SDMMC1_CMD,
Page   83: SDMMC2_CK,
Page   83: SDMMC2_CMD,
Page   84: SDMMC2_D2,
Page   85: SDMMC2_D2,
Page   85: SDMMC2_D3,
Page   86: SDMMC1_CKIN,
Page   86: SDMMC2_D4,
Page   86: SDMMC1_D4, DCMI_D6,
Page   86: SDMMC1_CDIR,
Page   86: SDMMC2_D5,
Page   86: SDMMC1_D5, DCMI_D7,
Page   88: SYS    17/LPTIM1/    4/5/12/     LPTIM2/3/4/                                                           8/LPUART/                 SDMMC2/
Page   88: HRTIM1       HRTIM1       5/HRTIM1/                                                             SDMMC1/                  OTG1_HS/
Page   88: DFSDM1/                     DFSDM1         SDMMC1                   SDMMC2/                  SDMM
Page   88: TIM2_CH1/                                                                            CTS/                    SDMMC2_                  ETH_M
Page   89: SYS       17/LPTIM1/      4/5/12/       LPTIM2/3/4/                                                                   8/LPUART/                    SDMMC2/
Page   89: HRTIM1         HRTIM1         5/HRTIM1/                                                                     SDMMC1/                     OTG1_HS/
Page   89: DFSDM1/                        DFSDM1            SDMMC1                     SDMMC2/                    SDMM
Page   89: SYS        17/LPTIM1/      4/5/12/       LPTIM2/3/4                                                                    8/LPUART/                   SDMMC2/
Page   89: HRTIM1         HRTIM1        /5/HRTIM1/                                                                     SDMMC1/                    OTG1_HS/
Page   89: DFSDM1/                           DFSDM1          DMMC1                      SDMMC2/                   SDM
Page   89: JTDO/TRA                     HRTIM_                                       SPI1_SCK/        SPI3_SCK/                                   SDMMC2_
Page   89: TIM16_                       HRTIM_                        SPI1_MISO/       SPI3_MISO/      SPI2_NSS/I      SPI6_       SDMMC2_
Page   90: SYS     17/LPTIM1/    4/5/12/     LPTIM2/3/4                                                             8/LPUART/                 SDMMC2/
Page   90: HRTIM1       HRTIM1      /5/HRTIM1/                                                              SDMMC1/                  OTG1_HS/
Page   90: DFSDM1/                       DFSDM1         DMMC1                    SDMMC2/                 SDM
Page   90: DFSDM1_                                                  SDMMC1_                    FDCAN1_      SDMMC2_    ETH
Page   90: DFSDM1_                    SPI2_NSS/                     SDMMC1_                    FDCAN1_      SDMMC2_      I2C
Page   90: TIM12_        TIM8_                    SPI2_MISO/      DFSDM1_          RTS/         RTS/       SDMMC2_
Page   90: RTC_                  TIM12_        TIM8_                    SPI2_MOSI/      DFSDM1_                      UART4_      SDMMC2_
Page   91: SYS      17/LPTIM1/    4/5/12/     LPTIM2/3/4                                                          8/LPUART/      FMC/      SDMMC2/
Page   91: HRTIM1       HRTIM1      /5/HRTIM1/                                                           SDMMC1/     SDMMC2/     OTG1_HS/
Page   91: DFSDM1/                     DFSDM1        SDMMC1                                          SDMM
Page   91: DFSDM1_      DFSDM1_                                                SAI4_SD_     SDMMC2_
Page   91: HRTIM_CH                               DFSDM1_         I2S2_                     USART6_      SDMMC1_       FMC_       SDMMC2_
Page   91: HRTIM_CH                               DFSDM1_                                   USART6_      SDMMC1_                  SDMMC2_
Page   92: SYS     17/LPTIM1/    4/5/12/     LPTIM2/3/4                                                          8/LPUART/      FMC/      SDMMC2/
Page   92: HRTIM1       HRTIM1      /5/HRTIM1/                                                           SDMMC1/     SDMMC2/     OTG1_HS/
Page   92: DFSDM1/                     DFSDM1        SDMMC1                                          SDMM
Page   92: SYS     17/LPTIM1/    4/5/12/     LPTIM2/3/4                                                          8/LPUART/                SDMMC2/
Page   92: HRTIM1       HRTIM1      /5/HRTIM1/                                                           SDMMC1/                 OTG1_HS/
Page   92: DFSDM1/                     DFSDM1        SDMMC1                   SDMMC2/                SDMM
Page   93: SYS   17/LPTIM1/    4/5/12/     LPTIM2/3/4                                                          8/LPUART/                SDMMC2/
Page   93: HRTIM1       HRTIM1      /5/HRTIM1/                                                           SDMMC1/                 OTG1_HS/
Page   93: DFSDM1/                     DFSDM1        SDMMC1                   SDMMC2/                 SDMM
Page   94: SYS      7/LPTIM1/     4/5/12/     LPTIM2/3/4                                                          8/LPUART/      FMC/      SDMMC2/
Page   94: HRTIM1       HRTIM1      /5/HRTIM1/                                                           SDMMC1/     SDMMC2/     OTG1_HS/
Page   94: DFSDM1/                     DFSDM1        SDMMC1                                           SDMM
Page   95: SYS   17/LPTIM1/    4/5/12/     LPTIM2/3/4                                                          8/LPUART/      FMC/      SDMMC2/
Page   95: HRTIM1       HRTIM1      /5/HRTIM1/                                                           SDMMC1/     SDMMC2/     OTG1_HS/
Page   95: DFSDM1/                     DFSDM1        SDMMC1                                           SDMM
Page   96: TIM15/     SPI1/2/3/4/    /3/I2C4/     USART1/2/                              SDMMC2/          T
Page   96: HRTIM1       HRTIM1      /5/HRTIM1/                                                           SDMMC1/     SDMMC2/
Page   96: DFSDM1/                     DFSDM1        SDMMC1                                OTG2_FS/       SD
Page   96: PG11      -      LPTIM1_IN2                    -             -                           -            -                         -       SDMMC2_D2
Page   97: TIM15/     SPI1/2/3/4/    /3/I2C4/     USART1/2/                              SDMMC2/          T
Page   97: HRTIM1       HRTIM1      /5/HRTIM1/                                                           SDMMC1/     SDMMC2/
Page   97: DFSDM1/                     DFSDM1        SDMMC1                                OTG2_FS/       SD
Page   98: SYS   17/LPTIM1/    4/5/12/     LPTIM2/3/4                                                          8/LPUART/                SDMMC2/
Page   98: HRTIM1       HRTIM1      /5/HRTIM1/                                                           SDMMC1/                 OTG1_HS/
Page   98: DFSDM1/                     DFSDM1        SDMMC1                   SDMMC2/                 SDMM
Page   99: SYS   17/LPTIM1/    4/5/12/     LPTIM2/3/4                                                          8/LPUART/                 SDMMC2/
Page   99: HRTIM1       HRTIM1      /5/HRTIM1/                                                           SDMMC1/                  OTG1_HS/
Page   99: DFSDM1/                     DFSDM1        SDMMC1                   SDMMC2/                  SDMM
Page  100: SYS     17/LPTIM1/    4/5/12/     LPTIM2/3/4                                                          8/LPUART/      FMC/      SDMMC2/
Page  100: HRTIM1       HRTIM1      /5/HRTIM1/                                                           SDMMC1/     SDMMC2/     OTG1_HS/
Page  100: DFSDM1/                     DFSDM1        SDMMC1                                          SDMM
Page  101: SYS    7/LPTIM1/     4/5/12/     LPTIM2/3/4                                                          8/LPUART/      FMC/      SDMMC2/
Page  101: HRTIM1       HRTIM1      /5/HRTIM1/                                                           SDMMC1/     SDMMC2/     OTG1_HS/
Page  101: DFSDM1/                     DFSDM1        SDMMC1                                           SDMM
Page  117: SDMMC1
Page  117: SDMMC1 kernel           2.4            2               1.8
Page  118: SDMMC2
Page  118: SDMMC2 kernel          2.7           2.5            2.4
Page  199: SD/SDIO MMC card host interface (SDMMC) characteristics
Page  199: Unless otherwise specified, the parameters given in Table 110 for the SDIO/MMC interface
Page  199: Table 110. Dynamic characteristics: SD / MMC characteristics, VDD = 2.7 to 3.6 V(1)(2)
Page  199: CMD, D inputs (referenced to CK) in MMC and SD HS/SDR/DDR mode
Page  199: CMD, D outputs (referenced to CK) in MMC and SD HS/SDR/DDR mode
Page  200: Table 110. Dynamic characteristics: SD / MMC characteristics, VDD = 2.7 to 3.6 V(1)(2)
Page  200: Table 111. Dynamic characteristics: eMMC characteristics, VDD = 1.71 to 1.9 V(1)(2)
Page  200: CMD, D inputs (referenced to CK) in eMMC mode
Page  200: CMD, D outputs (referenced to CK) in eMMC mode
Page  224: SDMMC1 registers        8.2            7.2        6.7      6.0
Page  224: SDMMC1 kernel          1.3            1.2        0.9      0.9
Page  225: SDMMC2 registers        47.0            41.0       37.0        34.0
Page  225: SDMMC2 kernel           1.7            1.2         1.1         1.0
Page  312: SD/SDIO MMC card host interface (SDMMC) characteristics
Page  312: Table 209. Dynamics characteristics: SD / MMC characteristics, VDD = 2.7 to 3.6 V(1)(2)
Page  312: CMD, D inputs (referenced to CK) in eMMC legacy/SDR/DDR and SD HS/SDR(3)/DDR(3) mode
Page  312: CMD, D outputs (referenced to CK) in eMMC legacy/SDR/DDR and SD HS/SDR/DDR(3) mode
Page  313: Table 209. Dynamics characteristics: SD / MMC characteristics, VDD = 2.7 to 3.6 V(1)(2) (continued)
Page  313: Table 210. Dynamics characteristics: eMMC characteristics VDD = 1.71V to 1.9V(1)(2)
Page  313: CMD, D inputs (referenced to CK) in eMMC mode
Page  313: CMD, D outputs (referenced to CK) in eMMC mode
Page  353: Added connection between SDMMC2 and D2-to-D3 AHB bus in Figure 4:
Page  353: – Updated tISU, tIH, tISUDand tIHD in Table 110: Dynamic characteristics: SD / MMC
Page  353: – Updated tISU, tIH in Table 111: Dynamic characteristics: eMMC characteristics,
Page  354: – Updated tISU, tIH, tISUDand tIHD in Table 209: Dynamics characteristics: SD / MMC
Page  354: Updated tISU, tIH in Table 210: Dynamics characteristics: eMMC characteristics
Page  355: – Updated tOH in Table 209: Dynamics characteristics: SD / MMC characteristics,
