
*** Running vivado
    with args -log rom_program_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rom_program_memory.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source rom_program_memory.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1090.793 ; gain = 168.086 ; free physical = 5002 ; free virtual = 14558
INFO: [Synth 8-638] synthesizing module 'rom_program_memory' [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/ip/rom_program_memory/synth/rom_program_memory.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'rom_program_memory' (4#1) [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/ip/rom_program_memory/synth/rom_program_memory.vhd:66]
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1137.262 ; gain = 214.555 ; free physical = 4955 ; free virtual = 14511
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1137.262 ; gain = 214.555 ; free physical = 4955 ; free virtual = 14511
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1410.492 ; gain = 0.000 ; free physical = 4795 ; free virtual = 14352
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1410.492 ; gain = 487.785 ; free physical = 4795 ; free virtual = 14352
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1410.492 ; gain = 487.785 ; free physical = 4795 ; free virtual = 14352
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1410.492 ; gain = 487.785 ; free physical = 4796 ; free virtual = 14352
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1410.492 ; gain = 487.785 ; free physical = 4782 ; free virtual = 14338
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1410.508 ; gain = 487.801 ; free physical = 4757 ; free virtual = 14313
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|rom         | rom[255]   | 256x32        | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1415.508 ; gain = 492.801 ; free physical = 4745 ; free virtual = 14301
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1415.508 ; gain = 492.801 ; free physical = 4745 ; free virtual = 14301
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1424.523 ; gain = 501.816 ; free physical = 4737 ; free virtual = 14292
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1424.523 ; gain = 501.816 ; free physical = 4737 ; free virtual = 14292
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1424.523 ; gain = 501.816 ; free physical = 4737 ; free virtual = 14292
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1424.523 ; gain = 501.816 ; free physical = 4737 ; free virtual = 14292
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1424.523 ; gain = 501.816 ; free physical = 4737 ; free virtual = 14292
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1424.523 ; gain = 501.816 ; free physical = 4736 ; free virtual = 14292
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1424.523 ; gain = 501.816 ; free physical = 4736 ; free virtual = 14292

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     2|
|2     |LUT4 |     6|
|3     |LUT5 |     7|
|4     |LUT6 |    22|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1424.523 ; gain = 501.816 ; free physical = 4736 ; free virtual = 14292
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1475.539 ; gain = 464.328 ; free physical = 4718 ; free virtual = 14274
