
*** Running vivado
    with args -log BlockDesign_AndModule_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BlockDesign_AndModule_0_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source BlockDesign_AndModule_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top BlockDesign_AndModule_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13504
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2616.387 ; gain = 0.000 ; free physical = 120 ; free virtual = 2450
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BlockDesign_AndModule_0_0' [/home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.gen/sources_1/bd/BlockDesign/ip/BlockDesign_AndModule_0_0/synth/BlockDesign_AndModule_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'AndModule' [/home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.srcs/sources_1/new/AndModule.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AndModule' (0#1) [/home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.srcs/sources_1/new/AndModule.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BlockDesign_AndModule_0_0' (0#1) [/home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.gen/sources_1/bd/BlockDesign/ip/BlockDesign_AndModule_0_0/synth/BlockDesign_AndModule_0_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2616.387 ; gain = 0.000 ; free physical = 2164 ; free virtual = 4487
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2616.387 ; gain = 0.000 ; free physical = 2309 ; free virtual = 4633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2624.391 ; gain = 8.004 ; free physical = 2309 ; free virtual = 4633
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2624.391 ; gain = 8.004 ; free physical = 2303 ; free virtual = 4632
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2624.391 ; gain = 8.004 ; free physical = 1660 ; free virtual = 4027
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2624.391 ; gain = 8.004 ; free physical = 1653 ; free virtual = 4021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2624.391 ; gain = 8.004 ; free physical = 1653 ; free virtual = 4021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2624.391 ; gain = 8.004 ; free physical = 1656 ; free virtual = 4026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2624.391 ; gain = 8.004 ; free physical = 1656 ; free virtual = 4026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2624.391 ; gain = 8.004 ; free physical = 1656 ; free virtual = 4026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2624.391 ; gain = 8.004 ; free physical = 1656 ; free virtual = 4026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2624.391 ; gain = 8.004 ; free physical = 1656 ; free virtual = 4026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2624.391 ; gain = 8.004 ; free physical = 1656 ; free virtual = 4026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2624.391 ; gain = 8.004 ; free physical = 1656 ; free virtual = 4026
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2624.391 ; gain = 8.004 ; free physical = 1660 ; free virtual = 4030
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2624.398 ; gain = 8.004 ; free physical = 1660 ; free virtual = 4030
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2624.398 ; gain = 0.000 ; free physical = 1836 ; free virtual = 4208
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2624.398 ; gain = 0.000 ; free physical = 1627 ; free virtual = 4013
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 19469c4f
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2624.398 ; gain = 8.012 ; free physical = 2036 ; free virtual = 4421
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.runs/BlockDesign_AndModule_0_0_synth_1/BlockDesign_AndModule_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP BlockDesign_AndModule_0_0, cache-ID = f2ba6f524c107b22
INFO: [Common 17-1381] The checkpoint '/home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.runs/BlockDesign_AndModule_0_0_synth_1/BlockDesign_AndModule_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BlockDesign_AndModule_0_0_utilization_synth.rpt -pb BlockDesign_AndModule_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 16 22:58:58 2022...
