package redilog.synthesis;

public abstract class Node {
    public boolean used;
}