#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Feb 16 14:57:51 2026
# Process ID: 11183
# Current directory: /home/fchacon/RVfpgaSoC/LabProjects
# Command line: vivado
# Log file: /home/fchacon/RVfpgaSoC/LabProjects/vivado.log
# Journal file: /home/fchacon/RVfpgaSoC/LabProjects/vivado.jou
# Running On: FabianCh, OS: Linux, CPU Frequency: 1996.208 MHz, CPU Physical cores: 16, Host memory: 7858 MB
#-----------------------------------------------------------
start_gui
open_project /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/bd/BD/BD.bd}
delete_bd_objs [get_bd_intf_nets swerv_wrapper_verilog_0_lsu_axi]
delete_bd_objs [get_bd_intf_nets swerv_wrapper_verilog_0_sb_axi]
save_bd_design
delete_bd_objs [get_bd_intf_nets swerv_wrapper_verilog_0_ifu_axi]
save_bd_design
make_wrapper -files [get_files /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_syscon_wrapper_0_0/BD_syscon_wrapper_0_0.xci] -top -fileset [get_filesets sources_1] -import
make_wrapper -files [get_files /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/bd/BD/BD.bd] -top
add_files -norecurse /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/hdl/BD_wrapper.v
update_compile_order -fileset sources_1
add_files -fileset utils_1 -norecurse /home/fchacon/RVfpgaSoC/Labs/LabResources/Lab1/script.tcl
set_property include_dirs {/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include} [current_fileset]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
set_property STEPS.WRITE_BITSTREAM.TCL.PRE [ get_files /home/fchacon/RVfpgaSoC/Labs/LabResources/Lab1/script.tcl -of [get_fileset utils_1] ] [get_runs impl_1]
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
