# do mux4x1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /opt/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/luiza.k12/eld2/aula-03/mux4x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:42 on Feb 28,2024
# vcom -reportprogress 300 -93 -work work /home/luiza.k12/eld2/aula-03/mux4x1.vhd 
# -- Loading package STANDARD
# -- Compiling entity mux4x1
# -- Compiling architecture v_logica_pura of mux4x1
# -- Compiling architecture v_WHEN_ELSE of mux4x1
# -- Loading entity mux4x1
# -- Compiling architecture v_WITH_SELECT of mux4x1
# -- Loading entity mux4x1
# -- Compiling configuration cfg_ifsc
# -- Loading entity mux4x1
# -- Loading architecture v_WITH_SELECT of mux4x1
# End time: 14:14:42 on Feb 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.mux4x1(v_logica_pura)
# vsim work.mux4x1(v_logica_pura) 
# Start time: 14:14:53 on Feb 28,2024
# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020 Linux 4.19.0-25-amd64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading work.mux4x1(v_logica_pura)
vsim work.mux4x1(v_with_select)
# End time: 14:14:59 on Feb 28,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim work.mux4x1(v_with_select) 
# Start time: 14:14:59 on Feb 28,2024
# Loading std.standard
# Loading work.mux4x1(v_with_select)
vsim work.mux4x1(v_with_select)
# End time: 14:15:11 on Feb 28,2024, Elapsed time: 0:00:12
# Errors: 0, Warnings: 0
# vsim work.mux4x1(v_with_select) 
# Start time: 14:15:11 on Feb 28,2024
# Loading std.standard
# Loading work.mux4x1(v_with_select)
add wave -position insertpoint sim:/mux4x1/line__36/*
# ** UI-Msg: (vish-4014) No objects found matching '/mux4x1/line__36/*'.
add wave -position insertpoint sim:/mux4x1/*
force -freeze sim:/mux4x1/X 0001 2
force -freeze sim:/mux4x1/Sel 01 0 -cancel 1
force -freeze sim:/mux4x1/X 1100 0
do tb_mux4x1_v3.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:19:24 on Feb 28,2024
# vcom -reportprogress 300 -93 -work work ../../mux4x1.vhd 
# -- Loading package STANDARD
# -- Compiling entity mux4x1
# -- Compiling architecture v_logica_pura of mux4x1
# -- Compiling architecture v_WHEN_ELSE of mux4x1
# -- Loading entity mux4x1
# -- Compiling architecture v_WITH_SELECT of mux4x1
# -- Loading entity mux4x1
# -- Compiling configuration cfg_ifsc
# -- Loading entity mux4x1
# -- Loading architecture v_WITH_SELECT of mux4x1
# End time: 14:19:24 on Feb 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:19:25 on Feb 28,2024, Elapsed time: 0:04:14
# Errors: 0, Warnings: 0
# vsim work.mux4x1(v_with_select) 
# Start time: 14:19:25 on Feb 28,2024
# Loading std.standard
# Loading work.mux4x1(v_with_select)
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/luiza.k12/eld2/aula-03/simulation/modelsim/wave.do
# End time: 14:20:35 on Feb 28,2024, Elapsed time: 0:01:10
# Errors: 0, Warnings: 0
