// Seed: 1704500179
module module_0 (
    output supply0 id_0,
    output tri id_1
);
  logic id_3;
  ;
  assign module_1.id_6 = 0;
  if (1) begin : LABEL_0
    integer id_4;
    ;
  end
  assign id_0 = id_3;
  parameter time id_5 = 1;
  assign id_3 = ~id_3;
  wire id_6;
endmodule
module module_1 (
    output supply1 id_0,
    output uwire id_1,
    input supply1 id_2,
    output uwire id_3,
    input tri0 id_4,
    input uwire id_5,
    output supply0 id_6,
    input tri1 id_7,
    input tri id_8,
    input tri id_9,
    input wor id_10,
    input tri0 id_11,
    output uwire id_12,
    input wand id_13,
    output tri id_14,
    output uwire id_15,
    output supply1 id_16,
    output supply0 id_17,
    input tri0 id_18,
    input wor id_19,
    output wand id_20
);
  module_0 modCall_1 (
      id_20,
      id_15
  );
endmodule
