VERSION 5.6 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "<>" ;
DESIGN Watchdog ;
UNITS DISTANCE MICRONS 100 ;

DIEAREA ( -320 0 ) ( 4480 3100 ) ;

TRACKS Y 0 DO 32 STEP 100 LAYER metal1 ;
TRACKS X -320.0 DO 61 STEP 80 LAYER metal2 ;
TRACKS Y 0 DO 32 STEP 100 LAYER metal3 ;
TRACKS X -320.0 DO 61 STEP 80 LAYER metal4 ;
TRACKS Y 0 DO 32 STEP 100 LAYER metal5 ;
TRACKS X -320.0 DO 31 STEP 160 LAYER metal6 ;

VIAS 5 ;
- viagen21_post
+ RECT metal1 ( -80 -20 ) ( 80 20 )
+ RECT metal2 ( -80 -20 ) ( 80 20 )
+ RECT via ( -45 -10 ) ( -25 10 )
+ RECT via ( 25 -10 ) ( 45 10 ) ;
- viagen32_post
+ RECT metal3 ( -80 -20 ) ( 80 20 )
+ RECT metal2 ( -80 -20 ) ( 80 20 )
+ RECT via2 ( -45 -10 ) ( -25 10 )
+ RECT via2 ( 25 -10 ) ( 45 10 ) ;
- viagen43_post
+ RECT metal3 ( -80 -20 ) ( 80 20 )
+ RECT metal4 ( -80 -20 ) ( 80 20 )
+ RECT via3 ( -50 -10 ) ( -30 10 )
+ RECT via3 ( 30 -10 ) ( 50 10 ) ;
- viagen54_post
+ RECT metal5 ( -80 -20 ) ( 80 20 )
+ RECT metal4 ( -80 -20 ) ( 80 20 )
+ RECT via4 ( -45 -10 ) ( -25 10 )
+ RECT via4 ( 25 -10 ) ( 45 10 ) ;
- viagen65_post
+ RECT metal5 ( -80 -25 ) ( 80 25 )
+ RECT metal6 ( -80 -25 ) ( 80 25 )
+ RECT via5 ( -65 -15 ) ( -35 15 )
+ RECT via5 ( 35 -15 ) ( 65 15 ) ;
END VIAS

COMPONENTS 45 ;
- INVX1_1 INVX1 + PLACED ( 40 50 ) FS ;
- OR2X2_1 OR2X2 + PLACED ( 200 50 ) FS ;
- AND2X2_7 AND2X2 + PLACED ( 520 50 ) S ;
- OR2X2_5 OR2X2 + PLACED ( 840 50 ) S ;
- FILL_0_0_0 FILL + PLACED ( 1160 50 ) FS ;
- FILL_0_0_1 FILL + PLACED ( 1240 50 ) FS ;
- AOI21X1_5 AOI21X1 + PLACED ( 1320 50 ) FS ;
- AOI21X1_1 AOI21X1 + PLACED ( 1640 50 ) S ;
- AND2X2_2 AND2X2 + PLACED ( 1960 50 ) S ;
- AOI21X1_2 AOI21X1 + PLACED ( 2280 50 ) S ;
- OR2X2_2 OR2X2 + PLACED ( 2600 50 ) FS ;
- FILL_0_1_0 FILL + PLACED ( 2920 50 ) FS ;
- FILL_0_1_1 FILL + PLACED ( 3000 50 ) FS ;
- AND2X2_4 AND2X2 + PLACED ( 3080 50 ) FS ;
- NOR2X1_1 NOR2X1 + PLACED ( 3400 50 ) FS ;
- NAND2X1_2 NAND2X1 + PLACED ( 3640 50 ) S ;
- BUFX2_1 BUFX2 + PLACED ( 3880 50 ) FS ;
- FILL_1_1 FILL + PLACED ( 4120 50 ) S ;
- DFFPOSX1_4 DFFPOSX1 + PLACED ( 40 1050 ) N ;
- FILL_1_0_0 FILL + PLACED ( 1000 1050 ) N ;
- FILL_1_0_1 FILL + PLACED ( 1080 1050 ) N ;
- INVX1_3 INVX1 + PLACED ( 1160 1050 ) N ;
- NOR2X1_2 NOR2X1 + PLACED ( 1320 1050 ) N ;
- INVX1_2 INVX1 + PLACED ( 1560 1050 ) N ;
- AND2X2_1 AND2X2 + PLACED ( 1720 1050 ) FN ;
- NAND3X1_1 NAND3X1 + PLACED ( 2040 1050 ) N ;
- NAND2X1_1 NAND2X1 + PLACED ( 2360 1050 ) N ;
- AND2X2_3 AND2X2 + PLACED ( 2600 1050 ) N ;
- FILL_1_1_0 FILL + PLACED ( 2920 1050 ) N ;
- FILL_1_1_1 FILL + PLACED ( 3000 1050 ) N ;
- DFFPOSX1_1 DFFPOSX1 + PLACED ( 3080 1050 ) N ;
- FILL_2_1 FILL + PLACED ( 4040 1050 ) N ;
- FILL_2_2 FILL + PLACED ( 4120 1050 ) N ;
- DFFPOSX1_3 DFFPOSX1 + PLACED ( 40 2050 ) FS ;
- FILL_2_0_0 FILL + PLACED ( 1000 2050 ) S ;
- FILL_2_0_1 FILL + PLACED ( 1080 2050 ) S ;
- AND2X2_6 AND2X2 + PLACED ( 1160 2050 ) S ;
- OR2X2_4 OR2X2 + PLACED ( 1480 2050 ) S ;
- AOI21X1_4 AOI21X1 + PLACED ( 1800 2050 ) FS ;
- AOI21X1_3 AOI21X1 + PLACED ( 2120 2050 ) S ;
- OR2X2_3 OR2X2 + PLACED ( 2440 2050 ) FS ;
- FILL_2_1_0 FILL + PLACED ( 2760 2050 ) FS ;
- FILL_2_1_1 FILL + PLACED ( 2840 2050 ) FS ;
- AND2X2_5 AND2X2 + PLACED ( 2920 2050 ) FS ;
- DFFPOSX1_2 DFFPOSX1 + PLACED ( 3240 2050 ) FS ;
END COMPONENTS

PINS 6 ;
- vdd + NET vdd
  + LAYER metal6 ( -80 -40 ) ( 80 40 )
  + PLACED ( 1120 40 ) N ;
- gnd + NET gnd
  + LAYER metal6 ( -80 -40 ) ( 80 40 )
  + PLACED ( 2880 40 ) N ;
- restart + NET restart
  + LAYER metal3 ( -15 -15 ) ( 15 15 )
  + PLACED ( -240 500 ) N ;
- enable + NET enable
  + LAYER metal3 ( -15 -15 ) ( 15 15 )
  + PLACED ( -240 700 ) N ;
- clk + NET clk
  + LAYER metal3 ( -15 -15 ) ( 15 15 )
  + PLACED ( -240 1500 ) N ;
- timeout + NET timeout
  + LAYER metal3 ( -15 -15 ) ( 15 15 )
  + PLACED ( 4480 500 ) N ;
END PINS

NETS 33 ;
- counter.tff3.out
  ( DFFPOSX1_4 Q ) 
  ( AOI21X1_5 B ) 
  ( OR2X2_5 B ) 
  ( AND2X2_2 A ) 
  ( NAND2X1_1 A ) ;
- counter.tff2.out
  ( DFFPOSX1_3 Q ) 
  ( AOI21X1_4 B ) 
  ( OR2X2_4 B ) 
  ( INVX1_3 A ) 
  ( AND2X2_1 A ) 
  ( NAND2X1_1 B ) ;
- _0_
  ( NOR2X1_1 A ) 
  ( NAND2X1_1 Y ) ;
- counter.tff1.out
  ( DFFPOSX1_2 Q ) 
  ( AOI21X1_3 B ) 
  ( OR2X2_3 B ) 
  ( NAND3X1_1 C ) 
  ( AND2X2_1 B ) 
  ( NAND2X1_2 A ) ;
- counter.tff0.out
  ( DFFPOSX1_1 Q ) 
  ( AOI21X1_2 B ) 
  ( OR2X2_2 B ) 
  ( NAND3X1_1 B ) 
  ( AND2X2_3 B ) 
  ( AND2X2_2 B ) 
  ( NAND2X1_2 B ) ;
- _1_
  ( NOR2X1_1 B ) 
  ( NAND2X1_2 Y ) ;
- _5_
  ( BUFX2_1 A ) 
  ( NOR2X1_1 Y ) ;
- enable
  ( PIN enable ) 
  ( INVX1_1 A ) ;
- _2_
  ( AOI21X1_1 C ) 
  ( OR2X2_1 A ) 
  ( INVX1_1 Y ) ;
- restart
  ( PIN restart ) 
  ( OR2X2_1 B ) ;
- counter.clear
  ( AOI21X1_5 C ) 
  ( AOI21X1_4 C ) 
  ( AOI21X1_3 C ) 
  ( AOI21X1_2 C ) 
  ( OR2X2_1 Y ) ;
- _3_
  ( AOI21X1_1 A ) 
  ( AND2X2_1 Y ) ;
- _4_
  ( AOI21X1_1 B ) 
  ( AND2X2_2 Y ) ;
- counter.enable
  ( AOI21X1_2 A ) 
  ( OR2X2_2 A ) 
  ( NAND3X1_1 A ) 
  ( AND2X2_3 A ) 
  ( AOI21X1_1 Y ) ;
- timeout
  ( PIN timeout ) 
  ( BUFX2_1 Y ) ;
- counter.tff1.t
  ( AOI21X1_3 A ) 
  ( OR2X2_3 A ) 
  ( AND2X2_3 Y ) ;
- _7_
  ( NOR2X1_2 B ) 
  ( INVX1_2 A ) 
  ( NAND3X1_1 Y ) ;
- counter.tff2.t
  ( AOI21X1_4 A ) 
  ( OR2X2_4 A ) 
  ( INVX1_2 Y ) ;
- _6_
  ( NOR2X1_2 A ) 
  ( INVX1_3 Y ) ;
- counter.tff3.t
  ( AOI21X1_5 A ) 
  ( OR2X2_5 A ) 
  ( NOR2X1_2 Y ) ;
- _9_
  ( AND2X2_4 A ) 
  ( OR2X2_2 Y ) ;
- _10_
  ( AND2X2_4 B ) 
  ( AOI21X1_2 Y ) ;
- _8_
  ( DFFPOSX1_1 D ) 
  ( AND2X2_4 Y ) ;
- clk
  ( PIN clk ) 
  ( DFFPOSX1_4 CLK ) 
  ( DFFPOSX1_3 CLK ) 
  ( DFFPOSX1_2 CLK ) 
  ( DFFPOSX1_1 CLK ) ;
- _12_
  ( AND2X2_5 A ) 
  ( OR2X2_3 Y ) ;
- _13_
  ( AND2X2_5 B ) 
  ( AOI21X1_3 Y ) ;
- _11_
  ( DFFPOSX1_2 D ) 
  ( AND2X2_5 Y ) ;
- _15_
  ( AND2X2_6 A ) 
  ( OR2X2_4 Y ) ;
- _16_
  ( AND2X2_6 B ) 
  ( AOI21X1_4 Y ) ;
- _14_
  ( DFFPOSX1_3 D ) 
  ( AND2X2_6 Y ) ;
- _18_
  ( AND2X2_7 A ) 
  ( OR2X2_5 Y ) ;
- _19_
  ( AND2X2_7 B ) 
  ( AOI21X1_5 Y ) ;
- _17_
  ( DFFPOSX1_4 D ) 
  ( AND2X2_7 Y ) ;
END NETS

SPECIALNETS 2 ;
- vdd
+ FIXED metal1 40 ( 1120 50 ) ( * * ) viagen21_post
  NEW metal2 40 ( 1120 50 ) ( * * ) viagen32_post
  NEW metal3 40 ( 1120 50 ) ( * * ) viagen43_post
  NEW metal4 40 ( 1120 50 ) ( * * ) viagen54_post
  NEW metal5 50 ( 1120 50 ) ( * * ) viagen65_post
  NEW metal1 40 ( 1120 2050 ) ( * * ) viagen21_post
  NEW metal2 40 ( 1120 2050 ) ( * * ) viagen32_post
  NEW metal3 40 ( 1120 2050 ) ( * * ) viagen43_post
  NEW metal4 40 ( 1120 2050 ) ( * * ) viagen54_post
  NEW metal5 50 ( 1120 2050 ) ( * * ) viagen65_post
  NEW metal1 40 ( 1120 2050 ) ( * * ) viagen21_post
  NEW metal2 40 ( 1120 2050 ) ( * * ) viagen32_post
  NEW metal3 40 ( 1120 2050 ) ( * * ) viagen43_post
  NEW metal4 40 ( 1120 2050 ) ( * * ) viagen54_post
  NEW metal5 50 ( 1120 2050 ) ( * * ) viagen65_post
  NEW metal6 160 ( 1120 0 ) ( * 3100 )
 ;
- gnd
+ FIXED metal1 40 ( 2880 1050 ) ( * * ) viagen21_post
  NEW metal2 40 ( 2880 1050 ) ( * * ) viagen32_post
  NEW metal3 40 ( 2880 1050 ) ( * * ) viagen43_post
  NEW metal4 40 ( 2880 1050 ) ( * * ) viagen54_post
  NEW metal5 50 ( 2880 1050 ) ( * * ) viagen65_post
  NEW metal1 40 ( 2880 1050 ) ( * * ) viagen21_post
  NEW metal2 40 ( 2880 1050 ) ( * * ) viagen32_post
  NEW metal3 40 ( 2880 1050 ) ( * * ) viagen43_post
  NEW metal4 40 ( 2880 1050 ) ( * * ) viagen54_post
  NEW metal5 50 ( 2880 1050 ) ( * * ) viagen65_post
  NEW metal1 40 ( 2880 3050 ) ( * * ) viagen21_post
  NEW metal2 40 ( 2880 3050 ) ( * * ) viagen32_post
  NEW metal3 40 ( 2880 3050 ) ( * * ) viagen43_post
  NEW metal4 40 ( 2880 3050 ) ( * * ) viagen54_post
  NEW metal5 50 ( 2880 3050 ) ( * * ) viagen65_post
  NEW metal6 160 ( 2880 0 ) ( * 3100 )
 ;
END SPECIALNETS
END DESIGN
