{
  "design": {
    "design_info": {
      "boundary_crc": "0x84F7958F6DA5B620",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../clk_div.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "clk_div_0": ""
    },
    "ports": {
      "reset_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "clk_out": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "clk_div_0": {
        "vlnv": "kashapovd.xyz:user:clk_div:1.0",
        "xci_name": "design_1_clk_div_0_0",
        "xci_path": "ip\\design_1_clk_div_0_0\\design_1_clk_div_0_0.xci",
        "inst_hier_path": "clk_div_0"
      }
    },
    "nets": {
      "clk_1": {
        "ports": [
          "clk",
          "clk_div_0/clk"
        ]
      },
      "clk_div_0_clk_out": {
        "ports": [
          "clk_div_0/clk_out",
          "clk_out"
        ]
      },
      "reset_n_1": {
        "ports": [
          "reset_n",
          "clk_div_0/reset_n"
        ]
      }
    }
  }
}