{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750343150688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750343150688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 19 19:55:50 2025 " "Processing started: Thu Jun 19 19:55:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750343150688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750343150688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t1c_riscv_cpu -c t1c_riscv_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off t1c_riscv_cpu -c t1c_riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750343150689 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750343150925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750343150925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/t1c_riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/t1c_riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 t1c_riscv_cpu " "Found entity 1: t1c_riscv_cpu" {  } { { "code/t1c_riscv_cpu.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750343157500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750343157500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu " "Found entity 1: riscv_cpu" {  } { { "code/riscv_cpu.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/riscv_cpu.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750343157501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750343157501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file code/instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "code/instr_mem.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/instr_mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750343157502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750343157502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file code/data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "code/data_mem.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/data_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750343157502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750343157502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/reset_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/reset_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_ff " "Found entity 1: reset_ff" {  } { { "code/components/reset_ff.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/reset_ff.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750343157503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750343157503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "code/components/reg_file.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/reg_file.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750343157504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750343157504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "code/components/mux4.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/mux4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750343157504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750343157504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "code/components/mux3.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/mux3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750343157505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750343157505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "code/components/mux2.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/mux2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750343157505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750343157505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "code/components/main_decoder.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/main_decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750343157506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750343157506 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "imm_extend.v(19) " "Verilog HDL warning at imm_extend.v(19): extended using \"x\" or \"z\"" {  } { { "code/components/imm_extend.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/imm_extend.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1750343157507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/imm_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/imm_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_extend " "Found entity 1: imm_extend" {  } { { "code/components/imm_extend.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/imm_extend.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750343157507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750343157507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "code/components/datapath.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/datapath.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750343157507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750343157507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "code/components/controller.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/controller.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750343157508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750343157508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "code/components/alu_decoder.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/alu_decoder.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750343157509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750343157509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "code/components/alu.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/alu.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750343157509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750343157509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "code/components/adder.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750343157510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750343157510 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t1c_riscv_cpu " "Elaborating entity \"t1c_riscv_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750343157562 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 t1c_riscv_cpu.v(24) " "Verilog HDL assignment warning at t1c_riscv_cpu.v(24): truncated value with size 32 to match size of target (1)" {  } { { "code/t1c_riscv_cpu.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750343157564 "|t1c_riscv_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_cpu riscv_cpu:rvcpu " "Elaborating entity \"riscv_cpu\" for hierarchy \"riscv_cpu:rvcpu\"" {  } { { "code/t1c_riscv_cpu.v" "rvcpu" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750343157565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller riscv_cpu:rvcpu\|controller:c " "Elaborating entity \"controller\" for hierarchy \"riscv_cpu:rvcpu\|controller:c\"" {  } { { "code/riscv_cpu.v" "c" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/riscv_cpu.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750343157567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder riscv_cpu:rvcpu\|controller:c\|main_decoder:md " "Elaborating entity \"main_decoder\" for hierarchy \"riscv_cpu:rvcpu\|controller:c\|main_decoder:md\"" {  } { { "code/components/controller.v" "md" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/controller.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750343157567 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main_decoder.v(27) " "Verilog HDL Case Statement warning at main_decoder.v(27): incomplete case statement has no default case item" {  } { { "code/components/main_decoder.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/main_decoder.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1750343157568 "|t1c_riscv_cpu|riscv_cpu:rvcpu|controller:c|main_decoder:md"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_decoder riscv_cpu:rvcpu\|controller:c\|alu_decoder:ad " "Elaborating entity \"alu_decoder\" for hierarchy \"riscv_cpu:rvcpu\|controller:c\|alu_decoder:ad\"" {  } { { "code/components/controller.v" "ad" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/controller.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750343157569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath riscv_cpu:rvcpu\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\"" {  } { { "code/riscv_cpu.v" "dp" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/riscv_cpu.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750343157569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 riscv_cpu:rvcpu\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|mux2:pcmux\"" {  } { { "code/components/datapath.v" "pcmux" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/datapath.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750343157572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_ff riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg " "Elaborating entity \"reset_ff\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\"" {  } { { "code/components/datapath.v" "pcreg" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/datapath.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750343157573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder riscv_cpu:rvcpu\|datapath:dp\|adder:pcadd4 " "Elaborating entity \"adder\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|adder:pcadd4\"" {  } { { "code/components/datapath.v" "pcadd4" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/datapath.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750343157574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\"" {  } { { "code/components/datapath.v" "rf" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/datapath.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750343157576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_extend riscv_cpu:rvcpu\|datapath:dp\|imm_extend:ext " "Elaborating entity \"imm_extend\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|imm_extend:ext\"" {  } { { "code/components/datapath.v" "ext" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/datapath.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750343157577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu riscv_cpu:rvcpu\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|alu:alu\"" {  } { { "code/components/datapath.v" "alu" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/datapath.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750343157578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 riscv_cpu:rvcpu\|datapath:dp\|mux4:resultmux " "Elaborating entity \"mux4\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|mux4:resultmux\"" {  } { { "code/components/datapath.v" "resultmux" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/datapath.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750343157580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:instrmem " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:instrmem\"" {  } { { "code/t1c_riscv_cpu.v" "instrmem" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750343157581 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "79 0 511 instr_mem.v(13) " "Verilog HDL warning at instr_mem.v(13): number of words (79) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "code/instr_mem.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/instr_mem.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1750343157586 "|t1c_riscv_cpu|instr_mem:instrmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.data_a 0 instr_mem.v(9) " "Net \"instr_ram.data_a\" at instr_mem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "code/instr_mem.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/instr_mem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750343157596 "|t1c_riscv_cpu|instr_mem:instrmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.waddr_a 0 instr_mem.v(9) " "Net \"instr_ram.waddr_a\" at instr_mem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "code/instr_mem.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/instr_mem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750343157596 "|t1c_riscv_cpu|instr_mem:instrmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.we_a 0 instr_mem.v(9) " "Net \"instr_ram.we_a\" at instr_mem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "code/instr_mem.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/instr_mem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750343157596 "|t1c_riscv_cpu|instr_mem:instrmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:datamem " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:datamem\"" {  } { { "code/t1c_riscv_cpu.v" "datamem" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750343157602 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/db/t1c_riscv_cpu.ram0_instr_mem_8ff0214b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/db/t1c_riscv_cpu.ram0_instr_mem_8ff0214b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1750343158087 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "instr_mem:instrmem\|instr_ram " "RAM logic \"instr_mem:instrmem\|instr_ram\" is uninferred because MIF is not supported for the selected family" {  } { { "code/instr_mem.v" "instr_ram" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/instr_mem.v" 9 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1750343158132 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|reg_file_arr " "RAM logic \"riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|reg_file_arr\" is uninferred due to asynchronous read logic" {  } { { "code/components/reg_file.v" "reg_file_arr" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/reg_file.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1750343158132 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_mem:datamem\|data_ram " "RAM logic \"data_mem:datamem\|data_ram\" is uninferred due to asynchronous read logic" {  } { { "code/data_mem.v" "data_ram" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/data_mem.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1750343158132 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1750343158132 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/db/t1c_riscv_cpu.ram0_instr_mem_8ff0214b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/db/t1c_riscv_cpu.ram0_instr_mem_8ff0214b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1750343158141 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1750343163476 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/output_files/t1c_riscv_cpu.map.smsg " "Generated suppressed messages file /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/output_files/t1c_riscv_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750343167609 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750343167859 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750343167859 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7325 " "Implemented 7325 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750343168148 ""} { "Info" "ICUT_CUT_TM_OPINS" "161 " "Implemented 161 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750343168148 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7097 " "Implemented 7097 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750343168148 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750343168148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "510 " "Peak virtual memory: 510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750343168164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 19 19:56:08 2025 " "Processing ended: Thu Jun 19 19:56:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750343168164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750343168164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750343168164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750343168164 ""}
