// Seed: 4048501876
macromodule module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  id_5(
      id_4
  );
  wire id_6;
  assign id_4 = id_4;
  wire id_7 = id_4;
  wire id_8, id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  module_0(
      id_5, id_4, id_5
  );
  if (id_4) assign id_3.id_4 = 1;
  reg id_6;
  assign id_6 = 1'b0 && id_6;
  always if (1) id_6 <= 1;
  wire id_7;
endmodule
