
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03LR-SP1
Install: C:\lscc\radiant\2.2\synpbase
OS: Windows 6.2

Hostname: WEI-WS1

Implementation : rgb_blinky_imp
Synopsys HDL compiler and linker, Version comp202003synp2, Build 124R, Built Sep 18 2020 09:51:45, @

Modified Files: 6
FID:  path (prevtimestamp, timestamp)
38       C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32)
39       C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26)
40       F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54)
41       F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54)
42       F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55)
37       F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\source\rgb_blinky_imp\rgb_blink.v (2020-12-13 00:18:27, N/A)

*******************************************************************
Modules that may have changed as a result of file changes: 49
MID:  lib.cell.view
0        work.lscc_add_sub.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
1        work.lscc_adder.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
2        work.lscc_cntr.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
3        work.lscc_complex_mult.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
4        work.lscc_fifo.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
5        work.lscc_fifo_dc.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
6        work.lscc_fifo_dc_main.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
7        work.lscc_fifo_hw_core.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
8        work.lscc_fifo_main.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
9        work.lscc_fifo_mem.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
10       work.lscc_fifo_mem_core.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
11       work.lscc_hard_fifo_dc.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
12       work.lscc_mult_accumulate.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
13       work.lscc_mult_add_sub.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
14       work.lscc_mult_add_sub_sum.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
15       work.lscc_multiplier.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
16       work.lscc_multiplier_dsp.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
17       work.lscc_multiplier_lut.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
18       work.lscc_ram_dp.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (module definition)
19       work.lscc_ram_dp_core.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (module definition)
20       work.lscc_ram_dp_main.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (module definition)
21       work.lscc_ram_dq.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
22       work.lscc_ram_dq_core.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
23       work.lscc_ram_dq_inst.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
24       work.lscc_ram_dq_main.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
25       work.lscc_rom.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
26       work.lscc_rom_inst.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
27       work.lscc_rom_inst_core.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
28       work.lscc_soft_fifo.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
29       work.lscc_soft_fifo_dc.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
30       work.lscc_subtractor.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
31       work.lscc_write_through.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
32       work.pmi_add.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
33       work.pmi_addsub.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
34       work.pmi_complex_mult.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
35       work.pmi_counter.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
36       work.pmi_dsp.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
37       work.pmi_fifo.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
38       work.pmi_fifo_dc.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
39       work.pmi_mac.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
40       work.pmi_mult.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (module definition)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
41       work.pmi_multaddsub.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
42       work.pmi_multaddsubsum.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
43       work.pmi_ram_dp.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (module definition)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
44       work.pmi_ram_dp_be.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
45       work.pmi_ram_dq.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
46       work.pmi_ram_dq_be.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
47       work.pmi_rom.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)
48       work.pmi_sub.verilog may have changed because the following files changed:
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\JTAG_SOFT.v (N/A, 2018-11-30 11:45:32) <-- (may instantiate this module)
                        C:\lscc\radiant\2.2\data\reveal\src\ertl\ertl_iCE40UP.v (N/A, 2018-11-30 11:44:26) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_la0_trig_gen.v (N/A, 2020-12-13 00:41:54) <-- (may instantiate this module)
                        F:\whathisface\UPduino-v3.0\RTL\Lattice-Radiant-Project-v2p2\rgb_blinky\rgb_blinky_imp\reveal_workspace\tmpreveal\rgb_blink_rvl.v (N/A, 2020-12-13 00:41:55) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 37
FID:  path (timestamp)
0        C:\lscc\radiant\2.2\ip\pmi\../common/adder/rtl/lscc_adder.v (2019-08-05 00:40:57)
1        C:\lscc\radiant\2.2\ip\pmi\../common/adder_subtractor/rtl/lscc_add_sub.v (2019-10-18 04:58:02)
2        C:\lscc\radiant\2.2\ip\pmi\../common/complex_mult/rtl/lscc_complex_mult.v (2019-08-05 00:41:38)
3        C:\lscc\radiant\2.2\ip\pmi\../common/counter/rtl/lscc_cntr.v (2019-08-05 00:41:47)
4        C:\lscc\radiant\2.2\ip\pmi\../common/fifo/rtl/lscc_fifo.v (2020-09-07 00:01:20)
5        C:\lscc\radiant\2.2\ip\pmi\../common/fifo_dc/rtl/lscc_fifo_dc.v (2020-09-07 00:02:08)
6        C:\lscc\radiant\2.2\ip\pmi\../common/mult_accumulate/rtl/lscc_mult_accumulate.v (2020-03-18 02:18:16)
7        C:\lscc\radiant\2.2\ip\pmi\../common/mult_add_sub/rtl/lscc_mult_add_sub.v (2020-03-18 02:17:43)
8        C:\lscc\radiant\2.2\ip\pmi\../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v (2020-03-18 02:15:40)
9        C:\lscc\radiant\2.2\ip\pmi\../common/multiplier/rtl/lscc_multiplier.v (2019-08-05 00:42:13)
10       C:\lscc\radiant\2.2\ip\pmi\../common/ram_dp/rtl/lscc_ram_dp.v (2020-04-16 01:45:47)
11       C:\lscc\radiant\2.2\ip\pmi\../common/ram_dq/rtl/lscc_ram_dq.v (2020-04-16 02:11:08)
12       C:\lscc\radiant\2.2\ip\pmi\../common/rom/rtl/lscc_rom.v (2020-04-16 19:14:34)
13       C:\lscc\radiant\2.2\ip\pmi\../common/subtractor/rtl/lscc_subtractor.v (2019-08-05 00:43:15)
14       C:\lscc\radiant\2.2\ip\pmi\pmi_add.v (2019-07-10 16:12:46)
15       C:\lscc\radiant\2.2\ip\pmi\pmi_addsub.v (2019-07-10 16:13:20)
16       C:\lscc\radiant\2.2\ip\pmi\pmi_complex_mult.v (2019-07-10 16:14:03)
17       C:\lscc\radiant\2.2\ip\pmi\pmi_counter.v (2019-07-10 16:14:35)
18       C:\lscc\radiant\2.2\ip\pmi\pmi_dsp.v (2018-09-06 21:04:55)
19       C:\lscc\radiant\2.2\ip\pmi\pmi_fifo.v (2020-03-30 15:49:43)
20       C:\lscc\radiant\2.2\ip\pmi\pmi_fifo_dc.v (2020-03-30 15:50:00)
21       C:\lscc\radiant\2.2\ip\pmi\pmi_iCE40UP.v (2018-09-24 17:25:35)
22       C:\lscc\radiant\2.2\ip\pmi\pmi_mac.v (2019-07-10 16:15:11)
23       C:\lscc\radiant\2.2\ip\pmi\pmi_mult.v (2019-07-10 16:15:37)
24       C:\lscc\radiant\2.2\ip\pmi\pmi_multaddsub.v (2019-07-10 16:16:06)
25       C:\lscc\radiant\2.2\ip\pmi\pmi_multaddsubsum.v (2019-07-10 16:16:55)
26       C:\lscc\radiant\2.2\ip\pmi\pmi_ram_dp.v (2020-03-10 22:33:58)
27       C:\lscc\radiant\2.2\ip\pmi\pmi_ram_dp_be.v (2020-05-10 18:30:19)
28       C:\lscc\radiant\2.2\ip\pmi\pmi_ram_dq.v (2020-03-10 22:34:14)
29       C:\lscc\radiant\2.2\ip\pmi\pmi_ram_dq_be.v (2020-05-10 18:31:02)
30       C:\lscc\radiant\2.2\ip\pmi\pmi_rom.v (2020-03-10 22:32:38)
31       C:\lscc\radiant\2.2\ip\pmi\pmi_sub.v (2019-07-10 16:17:30)
32       C:\lscc\radiant\2.2\synpbase\lib\generic\ice40up.v (2020-09-18 12:47:16)
33       C:\lscc\radiant\2.2\synpbase\lib\vlog\hypermods.v (2020-09-18 12:50:02)
34       C:\lscc\radiant\2.2\synpbase\lib\vlog\scemi_objects.v (2020-09-18 12:50:02)
35       C:\lscc\radiant\2.2\synpbase\lib\vlog\scemi_pipes.svh (2020-09-18 12:50:02)
36       C:\lscc\radiant\2.2\synpbase\lib\vlog\umr_capim.v (2020-09-18 12:50:02)

*******************************************************************
Unchanged modules: 18
MID:  lib.cell.view
50       work.JTAG_SOFT.verilog
51       work.jtag_cntl_soft.verilog
52       work.jtag_inst_dec_soft.verilog
53       work.jtag_logic_soft.verilog
54       work.jtag_register_soft.verilog
55       work.jtag_tap_cntl_soft.verilog
56       work.pmi_ice_ram_dp.verilog
57       work.reveal_coretop.verilog
49       work.rgb_blink.verilog
58       work.rgb_blink_la0.verilog
59       work.rgb_blink_la0_trig.verilog
60       work.rvl_decode.verilog
61       work.rvl_jtag_int.verilog
62       work.rvl_serial_tu.verilog
63       work.rvl_tcnt.verilog
64       work.rvl_te.verilog
65       work.rvl_tm.verilog
66       work.rvl_tu.verilog
