

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_config3_0_0'
================================================================
* Date:           Fri Jan 13 14:29:34 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.349 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.34>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_0_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 3 'read' 'data_0_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %data_0_V_read_3 to i26" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 4 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (3.34ns)   --->   "%r_V = mul i26 %sext_ln1116, 1708" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 5 'mul' 'r_V' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.34>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 6 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str15, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_mult.h:82->firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 7 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str9) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:59]   --->   Operation 8 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str9)" [firmware/nnet_utils/nnet_dense_latency.h:59]   --->   Operation 9 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:61]   --->   Operation 10 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/2] (3.34ns)   --->   "%r_V = mul i26 %sext_ln1116, 1708" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 11 'mul' 'r_V' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_s = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 12 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str9, i32 %tmp)" [firmware/nnet_utils/nnet_dense_latency.h:65]   --->   Operation 13 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 14 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str12) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:73]   --->   Operation 15 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str12)" [firmware/nnet_utils/nnet_dense_latency.h:73]   --->   Operation 16 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str13) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:74]   --->   Operation 17 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str12, i32 %tmp_5)" [firmware/nnet_utils/nnet_dense_latency.h:78]   --->   Operation 18 'specregionend' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str14) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:81]   --->   Operation 19 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret i16 %p_Val2_s" [firmware/nnet_utils/nnet_dense_latency.h:85]   --->   Operation 20 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_0_V_read_3        (read             ) [ 000]
sext_ln1116            (sext             ) [ 011]
specpipeline_ln48      (specpipeline     ) [ 000]
specresourcelimit_ln82 (specresourcelimit) [ 000]
specloopname_ln59      (specloopname     ) [ 000]
tmp                    (specregionbegin  ) [ 000]
specloopname_ln61      (specloopname     ) [ 000]
r_V                    (mul              ) [ 000]
p_Val2_s               (partselect       ) [ 000]
empty                  (specregionend    ) [ 000]
specloopname_ln68      (specloopname     ) [ 000]
specloopname_ln73      (specloopname     ) [ 000]
tmp_5                  (specregionbegin  ) [ 000]
specloopname_ln74      (specloopname     ) [ 000]
empty_21               (specregionend    ) [ 000]
specloopname_ln81      (specloopname     ) [ 000]
ret_ln85               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="data_0_V_read_3_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="16" slack="0"/>
<pin id="45" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_3/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_fu_48">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="12" slack="0"/>
<pin id="55" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="sext_ln1116_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="16" slack="0"/>
<pin id="63" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_Val2_s_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="26" slack="0"/>
<pin id="69" dir="0" index="2" bw="5" slack="0"/>
<pin id="70" dir="0" index="3" bw="6" slack="0"/>
<pin id="71" dir="1" index="4" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="76" class="1005" name="sext_ln1116_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="26" slack="1"/>
<pin id="78" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="2" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="64"><net_src comp="42" pin="2"/><net_sink comp="61" pin=0"/></net>

<net id="65"><net_src comp="61" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="48" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="74"><net_src comp="28" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="75"><net_src comp="30" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="79"><net_src comp="61" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="80"><net_src comp="76" pin="1"/><net_sink comp="48" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_latency<ap_fixed,ap_fixed,config3>.0.0 : data_0_V_read | {1 }
  - Chain level:
	State 1
		r_V : 1
	State 2
		p_Val2_s : 1
		empty : 1
		empty_21 : 1
		ret_ln85 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|    mul   |          grp_fu_48         |    1    |    67   |    2    |
|----------|----------------------------|---------|---------|---------|
|   read   | data_0_V_read_3_read_fu_42 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |      sext_ln1116_fu_61     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|       p_Val2_s_fu_66       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    67   |    2    |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|sext_ln1116_reg_76|   26   |
+------------------+--------+
|       Total      |   26   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_48 |  p0  |   2  |  16  |   32   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   32   ||  1.769  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   67   |    2   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   26   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   93   |   11   |
+-----------+--------+--------+--------+--------+
