
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 30000000
Simulation Instructions: 30000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs gap_traces/cc-6.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 2549861 heartbeat IPC: 3.92178 cumulative IPC: 3.92178 (Simulation time: 0 hr 0 min 12 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5242375 heartbeat IPC: 3.714 cumulative IPC: 3.81506 (Simulation time: 0 hr 0 min 27 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8005899 heartbeat IPC: 3.61857 cumulative IPC: 3.74724 (Simulation time: 0 hr 0 min 43 sec) 

Warmup complete CPU 0 instructions: 30000004 cycles: 8005899 (Simulation time: 0 hr 0 min 43 sec) 

Heartbeat CPU 0 instructions: 40000000 cycles: 60440726 heartbeat IPC: 0.190713 cumulative IPC: 0.190713 (Simulation time: 0 hr 1 min 22 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 112530107 heartbeat IPC: 0.191978 cumulative IPC: 0.191343 (Simulation time: 0 hr 2 min 1 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 163285819 heartbeat IPC: 0.197022 cumulative IPC: 0.193199 (Simulation time: 0 hr 2 min 40 sec) 
Finished CPU 0 instructions: 30000004 cycles: 155279921 cumulative IPC: 0.1932 (Simulation time: 0 hr 2 min 40 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.1932 instructions: 30000004 cycles: 155279921
cpu0_DTLB TOTAL     ACCESS:    7981500  HIT:    6403758  MISS:    1577742
cpu0_DTLB LOAD      ACCESS:    7874975  HIT:    6297233  MISS:    1577742
cpu0_DTLB RFO       ACCESS:     106525  HIT:     106525  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.75452 cycles
cpu0_ITLB TOTAL     ACCESS:    3228284  HIT:    3228284  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3228284  HIT:    3228284  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1577742  HIT:    1575404  MISS:       2338
cpu0_STLB LOAD      ACCESS:    1577742  HIT:    1575404  MISS:       2338
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 226.208 cycles
cpu0_L1D TOTAL     ACCESS:    6579514  HIT:    4192594  MISS:    2386920
cpu0_L1D LOAD      ACCESS:    6470244  HIT:    4085502  MISS:    2384742
cpu0_L1D RFO       ACCESS:     106932  HIT:     106931  MISS:          1
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       2338  HIT:        161  MISS:       2177
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 99.6417 cycles
cpu0_L2C TOTAL     ACCESS:    2474898  HIT:     817574  MISS:    1657324
cpu0_L2C LOAD      ACCESS:    2384742  HIT:     734141  MISS:    1650601
cpu0_L2C RFO       ACCESS:          1  HIT:          0  MISS:          1
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      87978  HIT:      81362  MISS:       6616
cpu0_L2C TRANSLATION ACCESS:       2177  HIT:       2071  MISS:        106
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 127.332 cycles
LLC TOTAL     ACCESS:    1738516  HIT:     831487  MISS:     907029
LLC LOAD      ACCESS:    1650601  HIT:     786124  MISS:     864477
LLC RFO       ACCESS:          1  HIT:          0  MISS:          1
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      87808  HIT:      45358  MISS:      42450
LLC TRANSLATION ACCESS:        106  HIT:          5  MISS:        101
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 194.443 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      43826  ROW_BUFFER_MISS:     820697
 DBUS AVG_CONGESTED_CYCLE:    3.85843
 WQ ROW_BUFFER_HIT:      49403  ROW_BUFFER_MISS:      36016  FULL:          0


CPU 0 Branch Prediction Accuracy: 84.6764% MPKI: 31.4387 Average ROB Occupancy at Mispredict: 14.6413
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.4387
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

