module wideexpr_00911(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (6'b001101)>>(3'sb000);
  assign y1 = $signed(6'sb011011);
  assign y2 = {1'sb1,({4{s7}})>((5'sb10101)+(({1{s4}})>({-(s5)}))),$signed(+((ctrl[7]?{2{1'b1}}:(ctrl[1]?$signed(s7):(3'sb001)!=(s5)))))};
  assign y3 = (ctrl[1]?$signed(5'sb11011):((ctrl[1]?$signed($signed(s4)):(+(6'b010010))-((s5)^(1'sb0))))-((ctrl[3]?$signed(!(3'sb111)):3'sb100)));
  assign y4 = {3{$signed({((2'sb00)^~((ctrl[5]?-(s1):$signed(4'sb1101))))^~((ctrl[0]?s7:-((6'b010000)-(6'sb000011)))),s6})}};
  assign y5 = ~&(2'sb00);
  assign y6 = (({((ctrl[2]?(ctrl[7]?5'b00110:{((4'sb1101)<<(2'sb01))-(-(s5))}):u2))|((ctrl[5]?4'b0001:{4{s3}}))})>>(+((ctrl[1]?((-(s3))^(s5))|(s7):+(s7)))))|(((6'b110111)==((ctrl[0]?s0:6'b111101)))<({3{$signed(-((s5)^~($signed((+(4'b0011))<<({1'sb1,u5,s3,6'sb001010})))))}}));
  assign y7 = ({2{(ctrl[6]?s0:+($signed(s1)))}})>>($signed(-(({$signed(u3)})<<($unsigned({4{u1}})))));
endmodule
