#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Aug 27 23:55:24 2021
# Process ID: 17396
# Current directory: C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19776 C:\Users\I_Rin\Desktop\2021Practice\wzc_singleCycle\wzc_singleCycle.xpr
# Log file: C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/vivado.log
# Journal file: C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/fibonaci.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/I_Rin/Desktop/2021Practice/»úÆ÷ÂëÉú³É/fibonaci.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/I_Rin/Desktop/2021Practice/fibonaci.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Senior/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/I_Rin/Desktop/2021Practice/fibonaci.coe] -no_script -reset -force -quiet
remove_files  C:/Users/I_Rin/Desktop/2021Practice/fibonaci.coe
export_ip_user_files -of_objects  [get_files C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/fibonaci.coe] -no_script -reset -force -quiet
remove_files  C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/fibonaci.coe
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Senior/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xelab -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Senior/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 900.449 ; gain = 45.715
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Senior/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xelab -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Senior/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DCD_in_reg1_data' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DCD_in_reg2_data' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'DCD_out_wtreg_addr' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:72]
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 900.449 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Senior/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xelab -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Senior/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 900.449 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Senior/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xelab -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Senior/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 900.449 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Senior/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xelab -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Senior/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 900.449 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Senior/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xelab -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Senior/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DCD_in_reg1_data' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DCD_in_reg2_data' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'DCD_out_wtreg_addr' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:73]
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 900.449 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Senior/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xelab -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Senior/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DCD_in_reg1_data' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DCD_in_reg2_data' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'DCD_out_wtreg_addr' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:73]
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 903.191 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Senior/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xelab -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Senior/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DCD_in_reg1_data' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DCD_in_reg2_data' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'DCD_out_wtreg_addr' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:73]
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 907.191 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Senior/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xelab -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Senior/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DCD_in_reg1_data' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DCD_in_reg2_data' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'DCD_out_wtreg_addr' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:73]
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 908.695 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Senior/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xelab -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Senior/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DCD_in_reg1_data' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DCD_in_reg2_data' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'DCD_out_wtreg_addr' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:78]
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 912.660 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Senior/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xelab -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Senior/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DCD_in_reg1_data' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DCD_in_reg2_data' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:79]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'DCD_out_wtreg_addr' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:83]
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 912.660 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Senior/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xelab -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Senior/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DCD_in_reg1_data' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DCD_in_reg2_data' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:79]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'DCD_out_wtreg_addr' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:83]
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 912.660 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Senior/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xelab -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Senior/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DCD_in_reg1_data' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DCD_in_reg2_data' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:80]
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 912.660 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Senior/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xelab -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Senior/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DCD_in_reg1_data' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DCD_in_reg2_data' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:80]
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 914.309 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Senior/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xelab -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Senior/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DCD_in_reg1_data' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DCD_in_reg2_data' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:80]
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 914.309 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Senior/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xelab -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Senior/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DCD_in_reg1_data' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DCD_in_reg2_data' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:81]
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 914.309 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Senior/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xelab -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Senior/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 914.559 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Senior/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xelab -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Senior/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 916.961 ; gain = 0.000
run 10 us
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Senior/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim/fibonaci.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.sim/sim_1/behav/xsim'
"xelab -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Senior/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 455fa5e013ee4380b32c70260420fb91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 923.020 ; gain = 0.000
run 10 us
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Synthesis target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/data_ram/data_ram.xci

Top: single_cycle
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1410.137 ; gain = 235.309
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'single_cycle' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/single_cycle.v:3]
INFO: [Synth 8-6157] synthesizing module 'mycpu' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:27]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:31]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:38]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:39]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:42]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/regfile.v:39]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (1#1) [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'fetch' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/fetch.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (2#1) [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/fetch.v:24]
INFO: [Synth 8-6157] synthesizing module 'decode' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/decode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decode' (3#1) [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'execute' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/execute.v:4]
INFO: [Synth 8-6155] done synthesizing module 'execute' (4#1) [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/execute.v:4]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'FTC'. This will prevent further optimization [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:61]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'EXE'. This will prevent further optimization [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:99]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance '_regfile'. This will prevent further optimization [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:44]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'DCD'. This will prevent further optimization [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:77]
INFO: [Synth 8-6155] done synthesizing module 'mycpu' (5#1) [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/mycpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_rom' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/.Xil/Vivado-17396-Y7000P-Octo-Rinka/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_rom' (6#1) [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/.Xil/Vivado-17396-Y7000P-Octo-Rinka/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/.Xil/Vivado-17396-Y7000P-Octo-Rinka/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (7#1) [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/.Xil/Vivado-17396-Y7000P-Octo-Rinka/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'confreg' [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/confreg/confreg.v:14]
INFO: [Synth 8-226] default block is never used [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/confreg/confreg.v:282]
INFO: [Synth 8-226] default block is never used [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/confreg/confreg.v:313]
INFO: [Synth 8-226] default block is never used [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/confreg/confreg.v:333]
INFO: [Synth 8-6155] done synthesizing module 'confreg' (8#1) [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/confreg/confreg.v:14]
INFO: [Synth 8-6155] done synthesizing module 'single_cycle' (9#1) [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/single_cycle.v:3]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[31]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[30]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[29]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[28]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[27]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[26]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[25]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[24]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[23]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[22]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[21]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[20]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[19]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[18]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[17]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1465.059 ; gain = 290.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1465.059 ; gain = 290.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1465.059 ; gain = 290.230
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/inst_rom/inst_rom.dcp' for cell 'inst_rom_4k'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/sources_1/new/ip/data_ram/data_ram.dcp' for cell 'data_ram_4k'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1465.059 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/constrs_1/new/single_cycle.xdc]
Finished Parsing XDC File [C:/Users/I_Rin/Desktop/2021Practice/wzc_singleCycle/wzc_singleCycle.srcs/constrs_1/new/single_cycle.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1593.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1633.844 ; gain = 459.016
48 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1633.844 ; gain = 710.824
