$date
	Mon Sep 11 20:25:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Fibonacci_Testbench $end
$var wire 12 ! result [11:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 12 $ result [11:0] $end
$var reg 12 % current_value [11:0] $end
$var reg 12 & previous_value [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b1 %
b0 $
1#
0"
b0 !
$end
#1000
1"
#2000
0"
0#
#3000
b1 !
b1 $
b1 &
1"
#4000
0"
#5000
b10 %
1"
#6000
0"
#7000
b11 %
b10 !
b10 $
b10 &
1"
#8000
0"
#9000
b101 %
b11 !
b11 $
b11 &
1"
#10000
0"
#11000
b1000 %
b101 !
b101 $
b101 &
1"
#12000
0"
#13000
b1101 %
b1000 !
b1000 $
b1000 &
1"
#14000
0"
#15000
b10101 %
b1101 !
b1101 $
b1101 &
1"
#16000
0"
#17000
b100010 %
b10101 !
b10101 $
b10101 &
1"
#18000
0"
#19000
b110111 %
b100010 !
b100010 $
b100010 &
1"
#20000
0"
#21000
b1011001 %
b110111 !
b110111 $
b110111 &
1"
#22000
0"
#23000
b10010000 %
b1011001 !
b1011001 $
b1011001 &
1"
#24000
0"
#25000
b11101001 %
b10010000 !
b10010000 $
b10010000 &
1"
#26000
0"
#27000
b101111001 %
b11101001 !
b11101001 $
b11101001 &
1"
#28000
0"
#29000
b1001100010 %
b101111001 !
b101111001 $
b101111001 &
1"
#30000
0"
#31000
b1111011011 %
b1001100010 !
b1001100010 $
b1001100010 &
1"
#32000
0"
#33000
b11000111101 %
b1111011011 !
b1111011011 $
b1111011011 &
1"
#34000
0"
#35000
b101000011000 %
b11000111101 !
b11000111101 $
b11000111101 &
1"
#36000
0"
#37000
b1010101 %
b101000011000 !
b101000011000 $
b101000011000 &
1"
#38000
0"
#39000
b101001101101 %
b1010101 !
b1010101 $
b1010101 &
1"
#40000
0"
#41000
b101011000010 %
b101001101101 !
b101001101101 $
b101001101101 &
1"
#42000
0"
