###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Tue May 25 11:36:53 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[15]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.127
  Slack Time                    0.137
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.270 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.269 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.226 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.086 |   -0.222 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.053 |  -0.033 |   -0.169 | 
     | sb_wide/out_0_2_id1_bar_reg_15_            |                  | DFQD2BWP40            | 0.051 |  0.001 |  -0.032 |   -0.169 | 
     | sb_wide/out_0_2_id1_bar_reg_15_            | CP ^ -> Q ^      | DFQD2BWP40            | 0.033 |  0.085 |   0.053 |   -0.084 | 
     | sb_wide/sb_unq1_mux_gate_0_2_8_15          |                  | nem_ohmux_invd0_2i_8b | 0.029 | -0.002 |   0.051 |   -0.085 | 
     | sb_wide/sb_unq1_mux_gate_0_2_8_15          | I1_7 ^ -> ZN_7 v | nem_ohmux_invd0_2i_8b | 0.031 |  0.029 |   0.080 |   -0.057 | 
     | FE_PSC5_out_BUS16_S0_T2_15                 |                  | BUFFD6BWP40           | 0.033 | -0.010 |   0.070 |   -0.067 | 
     | FE_PSC5_out_BUS16_S0_T2_15                 | I v -> Z v       | BUFFD6BWP40           | 0.045 |  0.045 |   0.115 |   -0.022 | 
     |                                            |                  | pe_tile_new_unq1      | 0.052 |  0.012 |   0.127 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[4]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_bar_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.127
  Slack Time                    0.137
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.270 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.269 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.226 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.086 |   -0.222 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.053 |  -0.033 |   -0.170 | 
     | sb_wide/out_0_2_id1_bar_reg_4_             |                  | DFQD2BWP40            | 0.051 |  0.001 |  -0.032 |   -0.169 | 
     | sb_wide/out_0_2_id1_bar_reg_4_             | CP ^ -> Q ^      | DFQD2BWP40            | 0.020 |  0.083 |   0.050 |   -0.086 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7           |                  | nem_ohmux_invd0_2i_8b | 0.017 | -0.001 |   0.049 |   -0.087 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7           | I1_4 ^ -> ZN_4 v | nem_ohmux_invd0_2i_8b | 0.033 |  0.027 |   0.076 |   -0.061 | 
     | FE_PSC32_out_BUS16_S0_T2_4                 |                  | CKBD5BWP40            | 0.035 | -0.011 |   0.065 |   -0.071 | 
     | FE_PSC32_out_BUS16_S0_T2_4                 | I v -> Z v       | CKBD5BWP40            | 0.054 |  0.046 |   0.112 |   -0.025 | 
     |                                            |                  | pe_tile_new_unq1      | 0.063 |  0.015 |   0.127 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_0_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.139
  Slack Time                    0.149
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.282 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.281 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.238 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.040 |  0.005 |  -0.085 |   -0.234 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.050 |  0.053 |  -0.032 |   -0.181 | 
     | sb_wide/out_0_0_id1_bar_reg_1_             |                  | DFQD2BWP40            | 0.050 |  0.001 |  -0.032 |   -0.181 | 
     | sb_wide/out_0_0_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD2BWP40            | 0.036 |  0.090 |   0.059 |   -0.090 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7           |                  | nem_ohmux_invd0_2i_8b | 0.032 | -0.002 |   0.057 |   -0.092 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd0_2i_8b | 0.036 |  0.033 |   0.090 |   -0.059 | 
     | FE_PSC62_out_BUS16_S0_T0_1                 |                  | BUFFD6BWP40           | 0.039 | -0.011 |   0.079 |   -0.070 | 
     | FE_PSC62_out_BUS16_S0_T0_1                 | I v -> Z v       | BUFFD6BWP40           | 0.045 |  0.046 |   0.125 |   -0.024 | 
     |                                            |                  | pe_tile_new_unq1      | 0.053 |  0.014 |   0.139 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[15]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.141
  Slack Time                    0.151
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.285 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.284 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.241 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.040 |  0.002 |  -0.088 |   -0.239 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.070 |  0.059 |  -0.029 |   -0.181 | 
     | sb_wide/out_2_2_id1_bar_reg_15_            |                  | DFQD2BWP40            | 0.070 |  0.001 |  -0.029 |   -0.180 | 
     | sb_wide/out_2_2_id1_bar_reg_15_            | CP ^ -> Q ^      | DFQD2BWP40            | 0.026 |  0.091 |   0.062 |   -0.089 | 
     | sb_wide/sb_unq1_mux_gate_2_2_8_15          |                  | nem_ohmux_invd0_2i_8b | 0.023 | -0.001 |   0.061 |   -0.091 | 
     | sb_wide/sb_unq1_mux_gate_2_2_8_15          | I1_7 ^ -> ZN_7 v | nem_ohmux_invd0_2i_8b | 0.043 |  0.031 |   0.092 |   -0.060 | 
     | FE_PSC38_out_BUS16_S2_T2_15                |                  | BUFFD6BWP40           | 0.046 | -0.011 |   0.081 |   -0.071 | 
     | FE_PSC38_out_BUS16_S2_T2_15                | I v -> Z v       | BUFFD6BWP40           | 0.046 |  0.051 |   0.132 |   -0.020 | 
     |                                            |                  | pe_tile_new_unq1      | 0.050 |  0.010 |   0.141 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[15]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_4_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.155
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.299 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD20BWP40           | 0.045 |  0.002 |  -0.131 |   -0.297 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD20BWP40           | 0.036 |  0.041 |  -0.091 |   -0.256 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.037 |  0.004 |  -0.086 |   -0.252 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.047 |  0.050 |  -0.036 |   -0.202 | 
     | sb_wide/out_3_4_id1_bar_reg_15_            |                  | DFQD2BWP40            | 0.047 |  0.000 |  -0.036 |   -0.201 | 
     | sb_wide/out_3_4_id1_bar_reg_15_            | CP ^ -> Q ^      | DFQD2BWP40            | 0.055 |  0.100 |   0.064 |   -0.102 | 
     | sb_wide/sb_unq1_mux_gate_3_4_8_15          |                  | nem_ohmux_invd0_2i_8b | 0.048 | -0.002 |   0.061 |   -0.104 | 
     | sb_wide/sb_unq1_mux_gate_3_4_8_15          | I1_7 ^ -> ZN_7 v | nem_ohmux_invd0_2i_8b | 0.026 |  0.029 |   0.091 |   -0.075 | 
     | FE_PSC30_out_BUS16_S3_T4_15                |                  | CKBD3BWP40            | 0.029 | -0.010 |   0.081 |   -0.084 | 
     | FE_PSC30_out_BUS16_S3_T4_15                | I v -> Z v       | CKBD3BWP40            | 0.080 |  0.066 |   0.147 |   -0.019 | 
     |                                            |                  | pe_tile_new_unq1      | 0.082 |  0.008 |   0.155 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.160
  Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.303 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.302 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.259 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.040 |  0.005 |  -0.085 |   -0.255 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.053 |  -0.032 |   -0.202 | 
     | sb_wide/out_3_1_id1_bar_reg_1_             |                  | DFQD0BWP40            | 0.051 |  0.000 |  -0.032 |   -0.201 | 
     | sb_wide/out_3_1_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.084 |  0.109 |   0.077 |   -0.092 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           |                  | nem_ohmux_invd0_2i_8b | 0.073 | -0.004 |   0.073 |   -0.097 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd0_2i_8b | 0.038 |  0.041 |   0.114 |   -0.056 | 
     | FE_PSC40_out_BUS16_S3_T1_1                 |                  | BUFFD6BWP40           | 0.042 | -0.010 |   0.103 |   -0.066 | 
     | FE_PSC40_out_BUS16_S3_T1_1                 | I v -> Z v       | BUFFD6BWP40           | 0.042 |  0.049 |   0.152 |   -0.017 | 
     |                                            |                  | pe_tile_new_unq1      | 0.044 |  0.007 |   0.160 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[15]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_3_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.161
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.304 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD20BWP40           | 0.045 |  0.002 |  -0.131 |   -0.302 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD20BWP40           | 0.036 |  0.041 |  -0.091 |   -0.262 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.037 |  0.004 |  -0.087 |   -0.258 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.033 |   -0.204 | 
     | sb_wide/FE_USKC3_net4857                   |                  | CKBD4BWP40            | 0.053 |  0.001 |  -0.032 |   -0.203 | 
     | sb_wide/FE_USKC3_net4857                   | I ^ -> Z ^       | CKBD4BWP40            | 0.009 |  0.024 |  -0.008 |   -0.179 | 
     | sb_wide/out_3_3_id1_bar_reg_15_            |                  | DFQD2BWP40            | 0.009 |  0.000 |  -0.008 |   -0.179 | 
     | sb_wide/out_3_3_id1_bar_reg_15_            | CP ^ -> Q ^      | DFQD2BWP40            | 0.032 |  0.078 |   0.070 |   -0.101 | 
     | sb_wide/sb_unq1_mux_gate_3_3_8_15          |                  | nem_ohmux_invd0_2i_8b | 0.028 | -0.002 |   0.069 |   -0.102 | 
     | sb_wide/sb_unq1_mux_gate_3_3_8_15          | I1_7 ^ -> ZN_7 v | nem_ohmux_invd0_2i_8b | 0.069 |  0.039 |   0.108 |   -0.063 | 
     | FE_PSC19_out_BUS16_S3_T3_15                |                  | CKBD4BWP40            | 0.075 | -0.014 |   0.094 |   -0.077 | 
     | FE_PSC19_out_BUS16_S3_T3_15                | I v -> Z v       | CKBD4BWP40            | 0.056 |  0.061 |   0.155 |   -0.016 | 
     |                                            |                  | pe_tile_new_unq1      | 0.058 |  0.006 |   0.161 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T0[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_0_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.170
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.045 |       |  -0.133 |   -0.314 | 
     | CTS_ccl_a_buf_00010      |             | CKBD20BWP40      | 0.045 | 0.002 |  -0.131 |   -0.312 | 
     | CTS_ccl_a_buf_00010      | I ^ -> Z ^  | CKBD20BWP40      | 0.036 | 0.041 |  -0.091 |   -0.271 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.037 | 0.004 |  -0.087 |   -0.267 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.052 |  -0.034 |   -0.215 | 
     | sb_1b/out_0_0_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.002 |  -0.032 |   -0.213 | 
     | sb_1b/out_0_0_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.027 | 0.118 |   0.086 |   -0.095 | 
     | sb_1b/U33                |             | MUX2D1BWP40      | 0.027 | 0.000 |   0.086 |   -0.095 | 
     | sb_1b/U33                | I1 v -> Z v | MUX2D1BWP40      | 0.089 | 0.082 |   0.168 |   -0.012 | 
     |                          |             | pe_tile_new_unq1 | 0.089 | 0.002 |   0.170 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T4[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_4_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.173
  Slack Time                    0.183
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.045 |       |  -0.133 |   -0.317 | 
     | CTS_ccl_a_buf_00010      |             | CKBD20BWP40      | 0.045 | 0.002 |  -0.131 |   -0.315 | 
     | CTS_ccl_a_buf_00010      | I ^ -> Z ^  | CKBD20BWP40      | 0.036 | 0.041 |  -0.091 |   -0.274 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.037 | 0.004 |  -0.087 |   -0.270 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.052 |  -0.034 |   -0.218 | 
     | sb_1b/out_0_4_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.002 |  -0.032 |   -0.215 | 
     | sb_1b/out_0_4_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.030 | 0.120 |   0.088 |   -0.096 | 
     | sb_1b/U71                |             | MUX2D1BWP40      | 0.030 | 0.000 |   0.088 |   -0.096 | 
     | sb_1b/U71                | I1 v -> Z v | MUX2D1BWP40      | 0.088 | 0.083 |   0.171 |   -0.012 | 
     |                          |             | pe_tile_new_unq1 | 0.088 | 0.002 |   0.173 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T0[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_0_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.173
  Slack Time                    0.183
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.045 |       |  -0.133 |   -0.317 | 
     | CTS_ccl_a_buf_00010      |             | CKBD20BWP40      | 0.045 | 0.002 |  -0.131 |   -0.315 | 
     | CTS_ccl_a_buf_00010      | I ^ -> Z ^  | CKBD20BWP40      | 0.036 | 0.041 |  -0.091 |   -0.274 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.037 | 0.004 |  -0.087 |   -0.270 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.052 |  -0.034 |   -0.218 | 
     | sb_1b/out_1_0_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.002 |  -0.032 |   -0.215 | 
     | sb_1b/out_1_0_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.026 | 0.119 |   0.087 |   -0.097 | 
     | sb_1b/U247               |             | CKMUX2D2BWP40    | 0.026 | 0.000 |   0.087 |   -0.097 | 
     | sb_1b/U247               | I1 v -> Z v | CKMUX2D2BWP40    | 0.079 | 0.079 |   0.165 |   -0.018 | 
     |                          |             | pe_tile_new_unq1 | 0.080 | 0.008 |   0.173 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T2[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_2_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.174
  Slack Time                    0.184
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.045 |       |  -0.133 |   -0.317 | 
     | CTS_ccl_a_buf_00010      |             | CKBD20BWP40      | 0.045 | 0.002 |  -0.131 |   -0.315 | 
     | CTS_ccl_a_buf_00010      | I ^ -> Z ^  | CKBD20BWP40      | 0.036 | 0.041 |  -0.091 |   -0.274 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.037 | 0.004 |  -0.087 |   -0.270 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.052 |  -0.034 |   -0.218 | 
     | sb_1b/out_0_2_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.002 |  -0.032 |   -0.216 | 
     | sb_1b/out_0_2_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.030 | 0.119 |   0.087 |   -0.096 | 
     | sb_1b/U84                |             | MUX2D1BWP40      | 0.030 | 0.000 |   0.087 |   -0.096 | 
     | sb_1b/U84                | I1 v -> Z v | MUX2D1BWP40      | 0.087 | 0.084 |   0.171 |   -0.012 | 
     |                          |             | pe_tile_new_unq1 | 0.087 | 0.002 |   0.174 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[0]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_3_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.174
  Slack Time                    0.184
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.317 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD20BWP40           | 0.045 |  0.002 |  -0.131 |   -0.315 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD20BWP40           | 0.036 |  0.041 |  -0.091 |   -0.274 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.037 |  0.004 |  -0.087 |   -0.270 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.033 |   -0.217 | 
     | sb_wide/out_3_3_id1_bar_reg_0_             |                  | DFQD0BWP40            | 0.053 |  0.001 |  -0.032 |   -0.216 | 
     | sb_wide/out_3_3_id1_bar_reg_0_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.101 |  0.116 |   0.084 |   -0.100 | 
     | sb_wide/sb_unq1_mux_gate_3_3_0_7           |                  | nem_ohmux_invd0_2i_8b | 0.088 | -0.005 |   0.079 |   -0.105 | 
     | sb_wide/sb_unq1_mux_gate_3_3_0_7           | I1_0 ^ -> ZN_0 v | nem_ohmux_invd0_2i_8b | 0.043 |  0.046 |   0.125 |   -0.059 | 
     | FE_PSC25_out_BUS16_S3_T3_0                 |                  | CKBD5BWP40            | 0.048 | -0.010 |   0.114 |   -0.069 | 
     | FE_PSC25_out_BUS16_S3_T3_0                 | I v -> Z v       | CKBD5BWP40            | 0.048 |  0.051 |   0.165 |   -0.018 | 
     |                                            |                  | pe_tile_new_unq1      | 0.051 |  0.008 |   0.174 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T3[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_3_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.174
  Slack Time                    0.184
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.045 |       |  -0.133 |   -0.317 | 
     | CTS_ccl_a_buf_00010      |             | CKBD20BWP40      | 0.045 | 0.002 |  -0.131 |   -0.315 | 
     | CTS_ccl_a_buf_00010      | I ^ -> Z ^  | CKBD20BWP40      | 0.036 | 0.041 |  -0.091 |   -0.275 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.037 | 0.004 |  -0.087 |   -0.271 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.052 |  -0.034 |   -0.219 | 
     | sb_1b/out_0_3_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.002 |  -0.032 |   -0.216 | 
     | sb_1b/out_0_3_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.026 | 0.119 |   0.087 |   -0.097 | 
     | sb_1b/U78                |             | MUX2D1BWP40      | 0.026 | 0.000 |   0.087 |   -0.097 | 
     | sb_1b/U78                | I1 v -> Z v | MUX2D1BWP40      | 0.090 | 0.085 |   0.172 |   -0.013 | 
     |                          |             | pe_tile_new_unq1 | 0.090 | 0.003 |   0.174 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[13]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_3_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.174
  Slack Time                    0.184
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.318 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD20BWP40           | 0.045 |  0.002 |  -0.131 |   -0.316 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD20BWP40           | 0.036 |  0.041 |  -0.091 |   -0.275 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.037 |  0.004 |  -0.087 |   -0.271 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.033 |   -0.218 | 
     | sb_wide/out_3_3_id1_bar_reg_13_            |                  | DFQD0BWP40            | 0.053 |  0.001 |  -0.032 |   -0.217 | 
     | sb_wide/out_3_3_id1_bar_reg_13_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.086 |  0.112 |   0.080 |   -0.104 | 
     | sb_wide/sb_unq1_mux_gate_3_3_8_15          |                  | nem_ohmux_invd0_2i_8b | 0.074 | -0.004 |   0.076 |   -0.109 | 
     | sb_wide/sb_unq1_mux_gate_3_3_8_15          | I1_5 ^ -> ZN_5 v | nem_ohmux_invd0_2i_8b | 0.056 |  0.049 |   0.125 |   -0.059 | 
     | FE_PSC27_out_BUS16_S3_T3_13                |                  | BUFFD6BWP40           | 0.062 | -0.011 |   0.114 |   -0.071 | 
     | FE_PSC27_out_BUS16_S3_T3_13                | I v -> Z v       | BUFFD6BWP40           | 0.041 |  0.055 |   0.169 |   -0.016 | 
     |                                            |                  | pe_tile_new_unq1      | 0.043 |  0.006 |   0.174 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_1_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.176
  Slack Time                    0.186
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.319 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.318 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.275 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.085 |   -0.271 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.047 |  0.051 |  -0.035 |   -0.220 | 
     | sb_wide/out_1_1_id1_bar_reg_1_             |                  | DFQD2BWP40            | 0.047 |  0.001 |  -0.034 |   -0.220 | 
     | sb_wide/out_1_1_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD2BWP40            | 0.026 |  0.086 |   0.052 |   -0.134 | 
     | sb_wide/sb_unq1_mux_gate_1_1_0_7           |                  | nem_ohmux_invd0_2i_8b | 0.023 | -0.001 |   0.050 |   -0.136 | 
     | sb_wide/sb_unq1_mux_gate_1_1_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd0_2i_8b | 0.029 |  0.026 |   0.076 |   -0.110 | 
     | FE_PSC65_FE_OFN106_out_BUS16_S1_T1_1       |                  | CKBD4BWP40            | 0.031 | -0.010 |   0.066 |   -0.120 | 
     | FE_PSC65_FE_OFN106_out_BUS16_S1_T1_1       | I v -> Z v       | CKBD4BWP40            | 0.027 |  0.029 |   0.095 |   -0.091 | 
     | FE_OFC156_out_BUS16_S1_T1_1                |                  | BUFFD3BWP40           | 0.029 |  0.005 |   0.100 |   -0.086 | 
     | FE_OFC156_out_BUS16_S1_T1_1                | I v -> Z v       | BUFFD3BWP40           | 0.079 |  0.071 |   0.171 |   -0.015 | 
     |                                            |                  | pe_tile_new_unq1      | 0.079 |  0.005 |   0.176 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T3[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_3_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.177
  Slack Time                    0.187
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.045 |       |  -0.133 |   -0.320 | 
     | CTS_ccl_a_buf_00010      |             | CKBD20BWP40      | 0.045 | 0.002 |  -0.131 |   -0.318 | 
     | CTS_ccl_a_buf_00010      | I ^ -> Z ^  | CKBD20BWP40      | 0.036 | 0.041 |  -0.091 |   -0.278 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.037 | 0.004 |  -0.087 |   -0.274 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.052 |  -0.034 |   -0.221 | 
     | sb_1b/out_3_3_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.003 |  -0.032 |   -0.219 | 
     | sb_1b/out_3_3_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.032 | 0.122 |   0.090 |   -0.097 | 
     | sb_1b/U96                |             | MUX2D1BWP40      | 0.032 | 0.000 |   0.090 |   -0.097 | 
     | sb_1b/U96                | I1 v -> Z v | MUX2D1BWP40      | 0.084 | 0.085 |   0.175 |   -0.012 | 
     |                          |             | pe_tile_new_unq1 | 0.084 | 0.002 |   0.177 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T0[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_0_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.177
  Slack Time                    0.187
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.045 |       |  -0.133 |   -0.320 | 
     | CTS_ccl_a_buf_00010      |             | CKBD20BWP40      | 0.045 | 0.002 |  -0.131 |   -0.318 | 
     | CTS_ccl_a_buf_00010      | I ^ -> Z ^  | CKBD20BWP40      | 0.036 | 0.041 |  -0.091 |   -0.278 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.037 | 0.004 |  -0.087 |   -0.274 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.052 |  -0.034 |   -0.221 | 
     | sb_1b/out_3_0_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.003 |  -0.032 |   -0.219 | 
     | sb_1b/out_3_0_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.032 | 0.121 |   0.090 |   -0.097 | 
     | sb_1b/U63                |             | MUX2D1BWP40      | 0.032 | 0.000 |   0.090 |   -0.097 | 
     | sb_1b/U63                | I1 v -> Z v | MUX2D1BWP40      | 0.087 | 0.085 |   0.175 |   -0.012 | 
     |                          |             | pe_tile_new_unq1 | 0.087 | 0.002 |   0.177 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T1[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_1_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.177
  Slack Time                    0.187
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.045 |       |  -0.133 |   -0.320 | 
     | CTS_ccl_a_buf_00010      |             | CKBD20BWP40      | 0.045 | 0.002 |  -0.131 |   -0.318 | 
     | CTS_ccl_a_buf_00010      | I ^ -> Z ^  | CKBD20BWP40      | 0.036 | 0.041 |  -0.091 |   -0.278 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.037 | 0.004 |  -0.087 |   -0.274 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.052 |  -0.034 |   -0.221 | 
     | sb_1b/out_0_1_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.002 |  -0.032 |   -0.219 | 
     | sb_1b/out_0_1_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.032 | 0.121 |   0.089 |   -0.098 | 
     | sb_1b/U90                |             | MUX2D1BWP40      | 0.032 | 0.000 |   0.089 |   -0.098 | 
     | sb_1b/U90                | I1 v -> Z v | MUX2D1BWP40      | 0.092 | 0.085 |   0.174 |   -0.013 | 
     |                          |             | pe_tile_new_unq1 | 0.092 | 0.003 |   0.177 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.178
  Slack Time                    0.188
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.321 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.320 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.278 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.086 |   -0.274 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.053 |  -0.033 |   -0.221 | 
     | sb_wide/out_3_0_id1_bar_reg_1_             |                  | DFQD0BWP40            | 0.051 |  0.000 |  -0.032 |   -0.221 | 
     | sb_wide/out_3_0_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.097 |  0.116 |   0.083 |   -0.105 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd0_2i_8b | 0.084 | -0.005 |   0.078 |   -0.110 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd0_2i_8b | 0.057 |  0.055 |   0.134 |   -0.054 | 
     | FE_PSC42_out_BUS16_S3_T0_1                 |                  | CKBD8BWP40            | 0.063 | -0.011 |   0.122 |   -0.066 | 
     | FE_PSC42_out_BUS16_S3_T0_1                 | I v -> Z v       | CKBD8BWP40            | 0.034 |  0.049 |   0.172 |   -0.017 | 
     |                                            |                  | pe_tile_new_unq1      | 0.036 |  0.007 |   0.178 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[12]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_3_id1_bar_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.179
  Slack Time                    0.189
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.322 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD20BWP40           | 0.045 |  0.002 |  -0.131 |   -0.320 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD20BWP40           | 0.036 |  0.041 |  -0.091 |   -0.279 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.037 |  0.004 |  -0.087 |   -0.275 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.033 |   -0.222 | 
     | sb_wide/out_3_3_id1_bar_reg_12_            |                  | DFQD0BWP40            | 0.053 |  0.001 |  -0.032 |   -0.221 | 
     | sb_wide/out_3_3_id1_bar_reg_12_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.110 |  0.117 |   0.085 |   -0.104 | 
     | sb_wide/sb_unq1_mux_gate_3_3_8_15          |                  | nem_ohmux_invd0_2i_8b | 0.095 | -0.005 |   0.080 |   -0.109 | 
     | sb_wide/sb_unq1_mux_gate_3_3_8_15          | I1_4 ^ -> ZN_4 v | nem_ohmux_invd0_2i_8b | 0.046 |  0.047 |   0.127 |   -0.062 | 
     | FE_PSC34_out_BUS16_S3_T3_12                |                  | CKBD4BWP40            | 0.052 | -0.010 |   0.116 |   -0.072 | 
     | FE_PSC34_out_BUS16_S3_T3_12                | I v -> Z v       | CKBD4BWP40            | 0.057 |  0.057 |   0.173 |   -0.015 | 
     |                                            |                  | pe_tile_new_unq1      | 0.058 |  0.005 |   0.179 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[9]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_3_id1_bar_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.182
  Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.325 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD20BWP40           | 0.045 |  0.002 |  -0.131 |   -0.323 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD20BWP40           | 0.036 |  0.041 |  -0.091 |   -0.282 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.037 |  0.004 |  -0.087 |   -0.278 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.033 |   -0.225 | 
     | sb_wide/out_3_3_id1_bar_reg_9_             |                  | DFQD0BWP40            | 0.053 |  0.001 |  -0.032 |   -0.224 | 
     | sb_wide/out_3_3_id1_bar_reg_9_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.108 |  0.124 |   0.092 |   -0.100 | 
     | sb_wide/sb_unq1_mux_gate_3_3_8_15          |                  | nem_ohmux_invd0_2i_8b | 0.094 | -0.006 |   0.087 |   -0.105 | 
     | sb_wide/sb_unq1_mux_gate_3_3_8_15          | I1_1 ^ -> ZN_1 v | nem_ohmux_invd0_2i_8b | 0.045 |  0.045 |   0.131 |   -0.060 | 
     | FE_PSC13_out_BUS16_S3_T3_9                 |                  | CKBD5BWP40            | 0.050 | -0.010 |   0.121 |   -0.071 | 
     | FE_PSC13_out_BUS16_S3_T3_9                 | I v -> Z v       | CKBD5BWP40            | 0.049 |  0.053 |   0.174 |   -0.017 | 
     |                                            |                  | pe_tile_new_unq1      | 0.052 |  0.007 |   0.182 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T4[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_4_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.182
  Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.045 |       |  -0.133 |   -0.325 | 
     | CTS_ccl_a_buf_00010      |             | CKBD20BWP40      | 0.045 | 0.002 |  -0.131 |   -0.323 | 
     | CTS_ccl_a_buf_00010      | I ^ -> Z ^  | CKBD20BWP40      | 0.036 | 0.041 |  -0.091 |   -0.283 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.037 | 0.004 |  -0.087 |   -0.279 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.052 |  -0.034 |   -0.226 | 
     | sb_1b/out_3_4_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.003 |  -0.032 |   -0.224 | 
     | sb_1b/out_3_4_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.038 | 0.126 |   0.094 |   -0.098 | 
     | sb_1b/U41                |             | CKMUX2D1BWP40    | 0.038 | 0.000 |   0.094 |   -0.098 | 
     | sb_1b/U41                | I1 v -> Z v | CKMUX2D1BWP40    | 0.085 | 0.086 |   0.180 |   -0.012 | 
     |                          |             | pe_tile_new_unq1 | 0.085 | 0.002 |   0.182 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_3_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.183
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.326 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD20BWP40           | 0.045 |  0.002 |  -0.131 |   -0.324 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD20BWP40           | 0.036 |  0.041 |  -0.091 |   -0.284 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.037 |  0.004 |  -0.087 |   -0.280 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.033 |   -0.226 | 
     | sb_wide/out_3_3_id1_bar_reg_10_            |                  | DFQD0BWP40            | 0.053 |  0.001 |  -0.032 |   -0.225 | 
     | sb_wide/out_3_3_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.110 |  0.125 |   0.093 |   -0.100 | 
     | sb_wide/sb_unq1_mux_gate_3_3_8_15          |                  | nem_ohmux_invd0_2i_8b | 0.095 | -0.006 |   0.088 |   -0.105 | 
     | sb_wide/sb_unq1_mux_gate_3_3_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd0_2i_8b | 0.050 |  0.045 |   0.133 |   -0.060 | 
     | FE_PSC36_out_BUS16_S3_T3_10                |                  | CKBD5BWP40            | 0.056 | -0.011 |   0.122 |   -0.071 | 
     | FE_PSC36_out_BUS16_S3_T3_10                | I v -> Z v       | CKBD5BWP40            | 0.048 |  0.054 |   0.176 |   -0.017 | 
     |                                            |                  | pe_tile_new_unq1      | 0.050 |  0.007 |   0.183 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[14]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_3_id1_bar_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.183
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.326 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD20BWP40           | 0.045 |  0.002 |  -0.131 |   -0.324 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD20BWP40           | 0.036 |  0.041 |  -0.091 |   -0.284 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.037 |  0.004 |  -0.087 |   -0.280 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.033 |   -0.226 | 
     | sb_wide/out_3_3_id1_bar_reg_14_            |                  | DFQD0BWP40            | 0.053 |  0.001 |  -0.032 |   -0.225 | 
     | sb_wide/out_3_3_id1_bar_reg_14_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.107 |  0.124 |   0.092 |   -0.101 | 
     | sb_wide/sb_unq1_mux_gate_3_3_8_15          |                  | nem_ohmux_invd0_2i_8b | 0.092 | -0.005 |   0.087 |   -0.106 | 
     | sb_wide/sb_unq1_mux_gate_3_3_8_15          | I1_6 ^ -> ZN_6 v | nem_ohmux_invd0_2i_8b | 0.048 |  0.048 |   0.135 |   -0.058 | 
     | FE_PSC15_out_BUS16_S3_T3_14                |                  | BUFFD6BWP40           | 0.053 | -0.011 |   0.124 |   -0.069 | 
     | FE_PSC15_out_BUS16_S3_T3_14                | I v -> Z v       | BUFFD6BWP40           | 0.043 |  0.051 |   0.176 |   -0.017 | 
     |                                            |                  | pe_tile_new_unq1      | 0.045 |  0.007 |   0.183 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[3]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.183
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.326 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD20BWP40           | 0.045 |  0.002 |  -0.131 |   -0.324 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD20BWP40           | 0.036 |  0.041 |  -0.091 |   -0.284 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.037 |  0.005 |  -0.085 |   -0.278 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.066 |  0.057 |  -0.029 |   -0.222 | 
     | sb_wide/out_0_4_id1_bar_reg_3_             |                  | DFQD0BWP40            | 0.066 |  0.001 |  -0.028 |   -0.221 | 
     | sb_wide/out_0_4_id1_bar_reg_3_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.092 |  0.115 |   0.087 |   -0.106 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7           |                  | nem_ohmux_invd0_2i_8b | 0.080 | -0.005 |   0.082 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7           | I1_3 ^ -> ZN_3 v | nem_ohmux_invd0_2i_8b | 0.068 |  0.048 |   0.130 |   -0.063 | 
     | FE_PSC64_out_BUS16_S0_T4_3                 |                  | CKBD5BWP40            | 0.075 | -0.012 |   0.118 |   -0.075 | 
     | FE_PSC64_out_BUS16_S0_T4_3                 | I v -> Z v       | CKBD5BWP40            | 0.047 |  0.058 |   0.176 |   -0.017 | 
     |                                            |                  | pe_tile_new_unq1      | 0.049 |  0.007 |   0.183 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.184
  Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.327 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD20BWP40           | 0.045 |  0.002 |  -0.131 |   -0.325 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD20BWP40           | 0.036 |  0.041 |  -0.091 |   -0.284 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.037 |  0.005 |  -0.085 |   -0.279 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.066 |  0.057 |  -0.029 |   -0.223 | 
     | sb_wide/out_0_4_id1_bar_reg_1_             |                  | DFQD0BWP40            | 0.066 |  0.001 |  -0.028 |   -0.222 | 
     | sb_wide/out_0_4_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.099 |  0.119 |   0.091 |   -0.103 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7           |                  | nem_ohmux_invd0_2i_8b | 0.086 | -0.005 |   0.086 |   -0.108 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd0_2i_8b | 0.047 |  0.047 |   0.134 |   -0.060 | 
     | FE_PSC60_out_BUS16_S0_T4_1                 |                  | CKBD4BWP40            | 0.053 | -0.011 |   0.123 |   -0.071 | 
     | FE_PSC60_out_BUS16_S0_T4_1                 | I v -> Z v       | CKBD4BWP40            | 0.054 |  0.057 |   0.180 |   -0.014 | 
     |                                            |                  | pe_tile_new_unq1      | 0.055 |  0.004 |   0.184 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[6]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.184
  Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.327 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD20BWP40           | 0.045 |  0.002 |  -0.131 |   -0.325 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD20BWP40           | 0.036 |  0.041 |  -0.091 |   -0.285 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.037 |  0.005 |  -0.085 |   -0.280 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.066 |  0.057 |  -0.029 |   -0.223 | 
     | sb_wide/out_0_4_id1_bar_reg_6_             |                  | DFQD0BWP40            | 0.066 |  0.001 |  -0.028 |   -0.223 | 
     | sb_wide/out_0_4_id1_bar_reg_6_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.094 |  0.115 |   0.087 |   -0.108 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7           |                  | nem_ohmux_invd0_2i_8b | 0.082 | -0.005 |   0.082 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7           | I1_6 ^ -> ZN_6 v | nem_ohmux_invd0_2i_8b | 0.050 |  0.051 |   0.133 |   -0.062 | 
     | FE_PSC54_out_BUS16_S0_T4_6                 |                  | CKBD4BWP40            | 0.056 | -0.011 |   0.122 |   -0.072 | 
     | FE_PSC54_out_BUS16_S0_T4_6                 | I v -> Z v       | CKBD4BWP40            | 0.056 |  0.056 |   0.177 |   -0.017 | 
     |                                            |                  | pe_tile_new_unq1      | 0.058 |  0.007 |   0.184 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T1[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_1_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.185
  Slack Time                    0.195
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.045 |       |  -0.133 |   -0.328 | 
     | CTS_ccl_a_buf_00010      |             | CKBD20BWP40      | 0.045 | 0.002 |  -0.131 |   -0.326 | 
     | CTS_ccl_a_buf_00010      | I ^ -> Z ^  | CKBD20BWP40      | 0.036 | 0.041 |  -0.091 |   -0.285 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.037 | 0.004 |  -0.087 |   -0.282 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.052 |  -0.034 |   -0.229 | 
     | sb_1b/out_3_1_id1_reg_0_ |             | EDFQD0BWP40      | 0.063 | 0.003 |  -0.032 |   -0.226 | 
     | sb_1b/out_3_1_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.037 | 0.124 |   0.093 |   -0.102 | 
     | sb_1b/U56                |             | CKMUX2D1BWP40    | 0.037 | 0.000 |   0.093 |   -0.102 | 
     | sb_1b/U56                | I1 v -> Z v | CKMUX2D1BWP40    | 0.085 | 0.090 |   0.182 |   -0.012 | 
     |                          |             | pe_tile_new_unq1 | 0.085 | 0.002 |   0.185 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   gout              (v) checked with  leading edge of 'ideal_clock'
Beginpoint: gout_sel_reg_0_/Q (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.186
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                     |             |                  |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------------+-------+-------+---------+----------| 
     |                     | clk_in ^    |                  | 0.045 |       |  -0.133 |   -0.330 | 
     | CTS_ccl_a_buf_00010 |             | CKBD20BWP40      | 0.045 | 0.002 |  -0.131 |   -0.328 | 
     | CTS_ccl_a_buf_00010 | I ^ -> Z ^  | CKBD20BWP40      | 0.036 | 0.041 |  -0.091 |   -0.287 | 
     | CTS_ccl_a_buf_00003 |             | CKBD5BWP40       | 0.037 | 0.004 |  -0.087 |   -0.283 | 
     | CTS_ccl_a_buf_00003 | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.052 |  -0.034 |   -0.231 | 
     | gout_sel_reg_0_     |             | EDFCNQD0BWP40    | 0.062 | 0.001 |  -0.033 |   -0.230 | 
     | gout_sel_reg_0_     | CP ^ -> Q v | EDFCNQD0BWP40    | 0.037 | 0.122 |   0.089 |   -0.108 | 
     | U292                |             | CKAN2D1BWP40     | 0.037 | 0.000 |   0.089 |   -0.108 | 
     | U292                | A1 v -> Z v | CKAN2D1BWP40     | 0.117 | 0.092 |   0.181 |   -0.016 | 
     |                     |             | pe_tile_new_unq1 | 0.118 | 0.006 |   0.186 |   -0.010 | 
     +-------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[5]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_bar_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.187
  Slack Time                    0.197
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.330 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.329 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.286 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.086 |   -0.283 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.053 |  -0.033 |   -0.230 | 
     | sb_wide/out_0_2_id1_bar_reg_5_             |                  | DFQD0BWP40            | 0.051 |  0.001 |  -0.032 |   -0.229 | 
     | sb_wide/out_0_2_id1_bar_reg_5_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.052 |  0.096 |   0.064 |   -0.133 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7           |                  | nem_ohmux_invd0_2i_8b | 0.045 | -0.003 |   0.061 |   -0.135 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7           | I1_5 ^ -> ZN_5 v | nem_ohmux_invd0_2i_8b | 0.133 |  0.036 |   0.097 |   -0.100 | 
     | FE_OFC343_out_BUS16_S0_T2_5                |                  | BUFFD2BWP40           | 0.143 | -0.015 |   0.083 |   -0.114 | 
     | FE_OFC343_out_BUS16_S0_T2_5                | I v -> Z v       | BUFFD2BWP40           | 0.095 |  0.101 |   0.184 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.095 |  0.003 |   0.187 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[11]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_3_id1_bar_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.188
  Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.331 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD20BWP40           | 0.045 |  0.002 |  -0.131 |   -0.329 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD20BWP40           | 0.036 |  0.041 |  -0.091 |   -0.289 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.037 |  0.004 |  -0.087 |   -0.285 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.033 |   -0.231 | 
     | sb_wide/out_3_3_id1_bar_reg_11_            |                  | DFQD0BWP40            | 0.053 |  0.001 |  -0.032 |   -0.230 | 
     | sb_wide/out_3_3_id1_bar_reg_11_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.117 |  0.129 |   0.097 |   -0.101 | 
     | sb_wide/sb_unq1_mux_gate_3_3_8_15          |                  | nem_ohmux_invd0_2i_8b | 0.101 | -0.006 |   0.091 |   -0.107 | 
     | sb_wide/sb_unq1_mux_gate_3_3_8_15          | I1_3 ^ -> ZN_3 v | nem_ohmux_invd0_2i_8b | 0.047 |  0.049 |   0.140 |   -0.058 | 
     | FE_PSC9_out_BUS16_S3_T3_11                 |                  | BUFFD6BWP40           | 0.052 | -0.010 |   0.130 |   -0.068 | 
     | FE_PSC9_out_BUS16_S3_T3_11                 | I v -> Z v       | BUFFD6BWP40           | 0.042 |  0.052 |   0.182 |   -0.016 | 
     |                                            |                  | pe_tile_new_unq1      | 0.044 |  0.006 |   0.188 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[15]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.190
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.333 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD20BWP40           | 0.045 |  0.002 |  -0.131 |   -0.331 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD20BWP40           | 0.036 |  0.041 |  -0.091 |   -0.290 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.037 |  0.005 |  -0.085 |   -0.285 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.066 |  0.057 |  -0.029 |   -0.229 | 
     | sb_wide/out_0_4_id1_bar_reg_15_            |                  | DFQD0BWP40            | 0.066 |  0.001 |  -0.028 |   -0.228 | 
     | sb_wide/out_0_4_id1_bar_reg_15_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.108 |  0.116 |   0.088 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          |                  | nem_ohmux_invd0_2i_8b | 0.093 | -0.005 |   0.083 |   -0.117 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          | I1_7 ^ -> ZN_7 v | nem_ohmux_invd0_2i_8b | 0.040 |  0.041 |   0.124 |   -0.076 | 
     | FE_PSC52_out_BUS16_S0_T4_15                |                  | CKBD3BWP40            | 0.044 | -0.010 |   0.114 |   -0.086 | 
     | FE_PSC52_out_BUS16_S0_T4_15                | I v -> Z v       | CKBD3BWP40            | 0.072 |  0.071 |   0.185 |   -0.015 | 
     |                                            |                  | pe_tile_new_unq1      | 0.073 |  0.005 |   0.190 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T2[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_2_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.191
  Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.045 |       |  -0.133 |   -0.334 | 
     | CTS_ccl_a_buf_00010      |             | CKBD20BWP40      | 0.045 | 0.002 |  -0.131 |   -0.332 | 
     | CTS_ccl_a_buf_00010      | I ^ -> Z ^  | CKBD20BWP40      | 0.036 | 0.041 |  -0.091 |   -0.292 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.037 | 0.004 |  -0.087 |   -0.288 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.052 |  -0.034 |   -0.236 | 
     | sb_1b/out_2_2_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.002 |  -0.032 |   -0.233 | 
     | sb_1b/out_2_2_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.022 | 0.116 |   0.084 |   -0.118 | 
     | sb_1b/U240               |             | CKMUX2D2BWP40    | 0.022 | 0.000 |   0.084 |   -0.118 | 
     | sb_1b/U240               | I1 v -> Z v | CKMUX2D2BWP40    | 0.123 | 0.087 |   0.171 |   -0.030 | 
     |                          |             | pe_tile_new_unq1 | 0.128 | 0.020 |   0.191 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[3]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_3_id1_bar_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.192
  Slack Time                    0.202
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.335 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD20BWP40           | 0.045 |  0.002 |  -0.131 |   -0.333 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD20BWP40           | 0.036 |  0.041 |  -0.091 |   -0.292 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.037 |  0.004 |  -0.087 |   -0.288 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.033 |   -0.235 | 
     | sb_wide/out_3_3_id1_bar_reg_3_             |                  | DFQD0BWP40            | 0.053 |  0.001 |  -0.032 |   -0.234 | 
     | sb_wide/out_3_3_id1_bar_reg_3_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.119 |  0.129 |   0.097 |   -0.105 | 
     | sb_wide/sb_unq1_mux_gate_3_3_0_7           |                  | nem_ohmux_invd0_2i_8b | 0.103 | -0.006 |   0.090 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_3_3_0_7           | I1_3 ^ -> ZN_3 v | nem_ohmux_invd0_2i_8b | 0.052 |  0.048 |   0.139 |   -0.063 | 
     | FE_PSC46_out_BUS16_S3_T3_3                 |                  | CKBD4BWP40            | 0.058 | -0.011 |   0.128 |   -0.074 | 
     | FE_PSC46_out_BUS16_S3_T3_3                 | I v -> Z v       | CKBD4BWP40            | 0.057 |  0.057 |   0.185 |   -0.017 | 
     |                                            |                  | pe_tile_new_unq1      | 0.059 |  0.007 |   0.192 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T1[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_1_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.192
  Slack Time                    0.202
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.045 |       |  -0.133 |   -0.335 | 
     | CTS_ccl_a_buf_00010      |             | CKBD20BWP40      | 0.045 | 0.002 |  -0.131 |   -0.333 | 
     | CTS_ccl_a_buf_00010      | I ^ -> Z ^  | CKBD20BWP40      | 0.036 | 0.041 |  -0.091 |   -0.293 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.037 | 0.004 |  -0.087 |   -0.289 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.052 |  -0.034 |   -0.237 | 
     | sb_1b/out_2_1_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.002 |  -0.032 |   -0.234 | 
     | sb_1b/out_2_1_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.025 | 0.117 |   0.085 |   -0.117 | 
     | sb_1b/U241               |             | CKMUX2D2BWP40    | 0.025 | 0.000 |   0.085 |   -0.117 | 
     | sb_1b/U241               | I1 v -> Z v | CKMUX2D2BWP40    | 0.115 | 0.095 |   0.180 |   -0.022 | 
     |                          |             | pe_tile_new_unq1 | 0.116 | 0.012 |   0.192 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T4[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_4_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.192
  Slack Time                    0.202
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.045 |       |  -0.133 |   -0.336 | 
     | CTS_ccl_a_buf_00010      |             | CKBD20BWP40      | 0.045 | 0.002 |  -0.131 |   -0.334 | 
     | CTS_ccl_a_buf_00010      | I ^ -> Z ^  | CKBD20BWP40      | 0.036 | 0.041 |  -0.091 |   -0.293 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.037 | 0.004 |  -0.087 |   -0.289 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.052 |  -0.034 |   -0.237 | 
     | sb_1b/out_2_4_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.002 |  -0.032 |   -0.234 | 
     | sb_1b/out_2_4_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.021 | 0.115 |   0.083 |   -0.119 | 
     | sb_1b/U238               |             | CKMUX2D2BWP40    | 0.021 | 0.000 |   0.083 |   -0.119 | 
     | sb_1b/U238               | I1 v -> Z v | CKMUX2D2BWP40    | 0.138 | 0.086 |   0.169 |   -0.033 | 
     |                          |             | pe_tile_new_unq1 | 0.144 | 0.023 |   0.192 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T2[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_2_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.193
  Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.045 |       |  -0.133 |   -0.336 | 
     | CTS_ccl_a_buf_00010      |             | CKBD20BWP40      | 0.045 | 0.002 |  -0.131 |   -0.334 | 
     | CTS_ccl_a_buf_00010      | I ^ -> Z ^  | CKBD20BWP40      | 0.036 | 0.041 |  -0.091 |   -0.294 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.037 | 0.004 |  -0.087 |   -0.290 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.052 |  -0.034 |   -0.237 | 
     | sb_1b/out_3_2_id1_reg_0_ |             | EDFQD0BWP40      | 0.063 | 0.003 |  -0.032 |   -0.235 | 
     | sb_1b/out_3_2_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.048 | 0.130 |   0.098 |   -0.105 | 
     | sb_1b/U48                |             | CKMUX2D1BWP40    | 0.048 | 0.000 |   0.098 |   -0.104 | 
     | sb_1b/U48                | I1 v -> Z v | CKMUX2D1BWP40    | 0.086 | 0.092 |   0.191 |   -0.012 | 
     |                          |             | pe_tile_new_unq1 | 0.086 | 0.002 |   0.193 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[2]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_bar_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.194
  Slack Time                    0.204
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.337 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.336 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.293 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.040 |  0.003 |  -0.087 |   -0.291 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.048 |  0.051 |  -0.035 |   -0.239 | 
     | sb_wide/out_2_0_id1_bar_reg_2_             |                  | DFQD0BWP40            | 0.048 |  0.001 |  -0.035 |   -0.239 | 
     | sb_wide/out_2_0_id1_bar_reg_2_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.098 |  0.103 |   0.068 |   -0.136 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           |                  | nem_ohmux_invd0_2i_8b | 0.085 | -0.005 |   0.063 |   -0.140 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           | I1_2 ^ -> ZN_2 v | nem_ohmux_invd0_2i_8b | 0.036 |  0.038 |   0.101 |   -0.103 | 
     | FE_OFC369_out_BUS16_S2_T0_2                |                  | BUFFD2BWP40           | 0.040 | -0.009 |   0.092 |   -0.112 | 
     | FE_OFC369_out_BUS16_S2_T0_2                | I v -> Z v       | BUFFD2BWP40           | 0.127 |  0.094 |   0.185 |   -0.019 | 
     |                                            |                  | pe_tile_new_unq1      | 0.128 |  0.009 |   0.194 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[11]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_bar_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.196
  Slack Time                    0.206
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.339 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.338 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.295 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.040 |  0.003 |  -0.087 |   -0.293 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.048 |  0.051 |  -0.035 |   -0.241 | 
     | sb_wide/out_2_0_id1_bar_reg_11_            |                  | DFQD0BWP40            | 0.048 |  0.001 |  -0.035 |   -0.241 | 
     | sb_wide/out_2_0_id1_bar_reg_11_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.104 |  0.105 |   0.070 |   -0.136 | 
     | sb_wide/sb_unq1_mux_gate_2_0_8_15          |                  | nem_ohmux_invd0_2i_8b | 0.090 | -0.005 |   0.065 |   -0.141 | 
     | sb_wide/sb_unq1_mux_gate_2_0_8_15          | I1_3 ^ -> ZN_3 v | nem_ohmux_invd0_2i_8b | 0.042 |  0.042 |   0.106 |   -0.100 | 
     | FE_OFC326_out_BUS16_S2_T0_11               |                  | BUFFD2BWP40           | 0.046 | -0.010 |   0.096 |   -0.110 | 
     | FE_OFC326_out_BUS16_S2_T0_11               | I v -> Z v       | BUFFD2BWP40           | 0.125 |  0.093 |   0.189 |   -0.017 | 
     |                                            |                  | pe_tile_new_unq1      | 0.125 |  0.007 |   0.196 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T2[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_2_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.196
  Slack Time                    0.206
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.045 |       |  -0.133 |   -0.339 | 
     | CTS_ccl_a_buf_00010      |             | CKBD20BWP40      | 0.045 | 0.002 |  -0.131 |   -0.337 | 
     | CTS_ccl_a_buf_00010      | I ^ -> Z ^  | CKBD20BWP40      | 0.036 | 0.041 |  -0.091 |   -0.297 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.037 | 0.004 |  -0.087 |   -0.293 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.052 |  -0.034 |   -0.241 | 
     | sb_1b/out_1_2_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.002 |  -0.032 |   -0.238 | 
     | sb_1b/out_1_2_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.029 | 0.120 |   0.088 |   -0.118 | 
     | sb_1b/U245               |             | MUX2D1BWP40      | 0.029 | 0.000 |   0.088 |   -0.118 | 
     | sb_1b/U245               | I1 v -> Z v | MUX2D1BWP40      | 0.139 | 0.100 |   0.188 |   -0.019 | 
     |                          |             | pe_tile_new_unq1 | 0.141 | 0.009 |   0.196 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T0[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_0_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.197
  Slack Time                    0.207
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.045 |       |  -0.133 |   -0.340 | 
     | CTS_ccl_a_buf_00010      |             | CKBD20BWP40      | 0.045 | 0.002 |  -0.131 |   -0.338 | 
     | CTS_ccl_a_buf_00010      | I ^ -> Z ^  | CKBD20BWP40      | 0.036 | 0.041 |  -0.091 |   -0.297 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.037 | 0.004 |  -0.087 |   -0.294 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.052 |  -0.034 |   -0.241 | 
     | sb_1b/out_2_0_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.002 |  -0.032 |   -0.239 | 
     | sb_1b/out_2_0_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.023 | 0.116 |   0.084 |   -0.122 | 
     | sb_1b/U242               |             | CKMUX2D2BWP40    | 0.023 | 0.000 |   0.084 |   -0.122 | 
     | sb_1b/U242               | I1 v -> Z v | CKMUX2D2BWP40    | 0.124 | 0.100 |   0.184 |   -0.023 | 
     |                          |             | pe_tile_new_unq1 | 0.127 | 0.013 |   0.197 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T3[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_3_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.197
  Slack Time                    0.207
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.045 |       |  -0.133 |   -0.340 | 
     | CTS_ccl_a_buf_00010      |             | CKBD20BWP40      | 0.045 | 0.002 |  -0.131 |   -0.338 | 
     | CTS_ccl_a_buf_00010      | I ^ -> Z ^  | CKBD20BWP40      | 0.036 | 0.041 |  -0.091 |   -0.297 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.037 | 0.004 |  -0.087 |   -0.294 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.052 |  -0.034 |   -0.241 | 
     | sb_1b/out_2_3_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.003 |  -0.032 |   -0.239 | 
     | sb_1b/out_2_3_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.025 | 0.117 |   0.086 |   -0.121 | 
     | sb_1b/U239               |             | CKMUX2D2BWP40    | 0.025 | 0.000 |   0.086 |   -0.121 | 
     | sb_1b/U239               | I1 v -> Z v | CKMUX2D2BWP40    | 0.134 | 0.088 |   0.174 |   -0.033 | 
     |                          |             | pe_tile_new_unq1 | 0.140 | 0.023 |   0.197 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[15]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.198
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.341 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.340 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.297 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.040 |  0.004 |  -0.086 |   -0.293 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.058 |  0.053 |  -0.033 |   -0.240 | 
     | sb_wide/out_3_2_id1_bar_reg_15_            |                  | DFQD0BWP40            | 0.058 |  0.001 |  -0.032 |   -0.240 | 
     | sb_wide/out_3_2_id1_bar_reg_15_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.082 |  0.111 |   0.079 |   -0.129 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd0_2i_8b | 0.071 | -0.004 |   0.074 |   -0.133 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_7 ^ -> ZN_7 v | nem_ohmux_invd0_2i_8b | 0.104 |  0.047 |   0.121 |   -0.086 | 
     | FE_PSC7_out_BUS16_S3_T2_15                 |                  | CKBD3BWP40            | 0.114 | -0.014 |   0.108 |   -0.100 | 
     | FE_PSC7_out_BUS16_S3_T2_15                 | I v -> Z v       | CKBD3BWP40            | 0.069 |  0.087 |   0.195 |   -0.012 | 
     |                                            |                  | pe_tile_new_unq1      | 0.069 |  0.002 |   0.198 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[2]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_3_id1_bar_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.200
  Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.343 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD20BWP40           | 0.045 |  0.002 |  -0.131 |   -0.341 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD20BWP40           | 0.036 |  0.041 |  -0.091 |   -0.300 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.037 |  0.004 |  -0.087 |   -0.296 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.053 |  0.053 |  -0.033 |   -0.243 | 
     | sb_wide/out_3_3_id1_bar_reg_2_             |                  | DFQD0BWP40            | 0.053 |  0.001 |  -0.032 |   -0.242 | 
     | sb_wide/out_3_3_id1_bar_reg_2_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.117 |  0.129 |   0.097 |   -0.113 | 
     | sb_wide/sb_unq1_mux_gate_3_3_0_7           |                  | nem_ohmux_invd0_2i_8b | 0.101 | -0.006 |   0.091 |   -0.119 | 
     | sb_wide/sb_unq1_mux_gate_3_3_0_7           | I1_2 ^ -> ZN_2 v | nem_ohmux_invd0_2i_8b | 0.042 |  0.040 |   0.131 |   -0.079 | 
     | FE_PSC44_out_BUS16_S3_T3_2                 |                  | CKBD3BWP40            | 0.047 | -0.010 |   0.121 |   -0.088 | 
     | FE_PSC44_out_BUS16_S3_T3_2                 | I v -> Z v       | CKBD3BWP40            | 0.075 |  0.071 |   0.192 |   -0.018 | 
     |                                            |                  | pe_tile_new_unq1      | 0.076 |  0.008 |   0.200 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[11]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_bar_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.200
  Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.343 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.342 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.299 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.086 |   -0.295 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.053 |  -0.033 |   -0.243 | 
     | sb_wide/out_0_2_id1_bar_reg_11_            |                  | DFQD0BWP40            | 0.051 |  0.001 |  -0.032 |   -0.242 | 
     | sb_wide/out_0_2_id1_bar_reg_11_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.090 |  0.109 |   0.077 |   -0.133 | 
     | sb_wide/sb_unq1_mux_gate_0_2_8_15          |                  | nem_ohmux_invd0_2i_8b | 0.078 | -0.005 |   0.072 |   -0.138 | 
     | sb_wide/sb_unq1_mux_gate_0_2_8_15          | I1_3 ^ -> ZN_3 v | nem_ohmux_invd0_2i_8b | 0.037 |  0.038 |   0.110 |   -0.100 | 
     | FE_OCPC283_out_BUS16_S0_T2_11              |                  | BUFFD2BWP40           | 0.041 | -0.010 |   0.100 |   -0.110 | 
     | FE_OCPC283_out_BUS16_S0_T2_11              | I v -> Z v       | BUFFD2BWP40           | 0.123 |  0.087 |   0.187 |   -0.023 | 
     |                                            |                  | pe_tile_new_unq1      | 0.124 |  0.013 |   0.200 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[7]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_bar_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.201
  Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.344 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.343 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.300 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.086 |   -0.296 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.053 |  -0.033 |   -0.244 | 
     | sb_wide/out_0_2_id1_bar_reg_7_             |                  | DFQD0BWP40            | 0.051 |  0.001 |  -0.032 |   -0.243 | 
     | sb_wide/out_0_2_id1_bar_reg_7_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.059 |  0.099 |   0.066 |   -0.144 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7           |                  | nem_ohmux_invd0_2i_8b | 0.051 | -0.003 |   0.063 |   -0.147 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7           | I1_7 ^ -> ZN_7 v | nem_ohmux_invd0_2i_8b | 0.129 |  0.049 |   0.112 |   -0.099 | 
     | FE_OFC346_out_BUS16_S0_T2_7                |                  | BUFFD2BWP40           | 0.140 | -0.015 |   0.097 |   -0.113 | 
     | FE_OFC346_out_BUS16_S0_T2_7                | I v -> Z v       | BUFFD2BWP40           | 0.092 |  0.101 |   0.198 |   -0.012 | 
     |                                            |                  | pe_tile_new_unq1      | 0.092 |  0.002 |   0.201 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.201
  Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.344 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.343 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.300 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.040 |  0.004 |  -0.086 |   -0.296 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.058 |  0.053 |  -0.033 |   -0.244 | 
     | sb_wide/out_3_2_id1_bar_reg_1_             |                  | DFQD0BWP40            | 0.058 |  0.001 |  -0.032 |   -0.243 | 
     | sb_wide/out_3_2_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.078 |  0.108 |   0.076 |   -0.135 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           |                  | nem_ohmux_invd0_2i_8b | 0.068 | -0.004 |   0.072 |   -0.139 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd0_2i_8b | 0.087 |  0.053 |   0.125 |   -0.086 | 
     | FE_PSC23_out_BUS16_S3_T2_1                 |                  | BUFFD3BWP40           | 0.095 | -0.013 |   0.112 |   -0.099 | 
     | FE_PSC23_out_BUS16_S3_T2_1                 | I v -> Z v       | BUFFD3BWP40           | 0.071 |  0.083 |   0.196 |   -0.015 | 
     |                                            |                  | pe_tile_new_unq1      | 0.072 |  0.005 |   0.201 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   read_data[0]      (^) checked with  leading edge of 'ideal_clock'
Beginpoint: gout_sel_reg_0_/Q (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.201
  Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +--------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                     |              |                  |       |       |  Time   |   Time   | 
     |---------------------+--------------+------------------+-------+-------+---------+----------| 
     |                     | clk_in ^     |                  | 0.045 |       |  -0.133 |   -0.344 | 
     | CTS_ccl_a_buf_00010 |              | CKBD20BWP40      | 0.045 | 0.002 |  -0.131 |   -0.342 | 
     | CTS_ccl_a_buf_00010 | I ^ -> Z ^   | CKBD20BWP40      | 0.036 | 0.041 |  -0.091 |   -0.302 | 
     | CTS_ccl_a_buf_00003 |              | CKBD5BWP40       | 0.037 | 0.004 |  -0.087 |   -0.298 | 
     | CTS_ccl_a_buf_00003 | I ^ -> Z ^   | CKBD5BWP40       | 0.062 | 0.052 |  -0.034 |   -0.246 | 
     | gout_sel_reg_0_     |              | EDFCNQD0BWP40    | 0.062 | 0.001 |  -0.033 |   -0.245 | 
     | gout_sel_reg_0_     | CP ^ -> Q ^  | EDFCNQD0BWP40    | 0.062 | 0.125 |   0.092 |   -0.119 | 
     | U610                |              | AOI31D0BWP40     | 0.062 | 0.000 |   0.092 |   -0.119 | 
     | U610                | A2 ^ -> ZN v | AOI31D0BWP40     | 0.028 | 0.054 |   0.146 |   -0.065 | 
     | U611                |              | ND4D2BWP40       | 0.028 | 0.000 |   0.146 |   -0.065 | 
     | U611                | A4 v -> ZN ^ | ND4D2BWP40       | 0.074 | 0.052 |   0.198 |   -0.013 | 
     |                     |              | pe_tile_new_unq1 | 0.074 | 0.003 |   0.201 |   -0.010 | 
     +--------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T4[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_4_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.202
  Slack Time                    0.212
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.045 |       |  -0.133 |   -0.345 | 
     | CTS_ccl_a_buf_00010      |             | CKBD20BWP40      | 0.045 | 0.002 |  -0.131 |   -0.343 | 
     | CTS_ccl_a_buf_00010      | I ^ -> Z ^  | CKBD20BWP40      | 0.036 | 0.041 |  -0.091 |   -0.302 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.037 | 0.004 |  -0.087 |   -0.299 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.052 |  -0.034 |   -0.246 | 
     | sb_1b/out_1_4_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.002 |  -0.032 |   -0.244 | 
     | sb_1b/out_1_4_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.025 | 0.117 |   0.085 |   -0.126 | 
     | sb_1b/U243               |             | MUX2D1BWP40      | 0.025 | 0.000 |   0.085 |   -0.126 | 
     | sb_1b/U243               | I1 v -> Z v | MUX2D1BWP40      | 0.144 | 0.108 |   0.193 |   -0.019 | 
     |                          |             | pe_tile_new_unq1 | 0.145 | 0.009 |   0.202 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[0]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.202
  Slack Time                    0.212
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.346 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.345 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.302 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.086 |   -0.298 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.053 |  -0.033 |   -0.245 | 
     | sb_wide/out_0_2_id1_bar_reg_0_             |                  | DFQD0BWP40            | 0.051 |  0.001 |  -0.032 |   -0.245 | 
     | sb_wide/out_0_2_id1_bar_reg_0_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.071 |  0.101 |   0.069 |   -0.144 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7           |                  | nem_ohmux_invd0_2i_8b | 0.062 | -0.004 |   0.065 |   -0.147 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7           | I1_0 ^ -> ZN_0 v | nem_ohmux_invd0_2i_8b | 0.140 |  0.047 |   0.112 |   -0.101 | 
     | FE_OFC349_out_BUS16_S0_T2_0                |                  | BUFFD2BWP40           | 0.152 | -0.015 |   0.097 |   -0.115 | 
     | FE_OFC349_out_BUS16_S0_T2_0                | I v -> Z v       | BUFFD2BWP40           | 0.093 |  0.103 |   0.200 |   -0.012 | 
     |                                            |                  | pe_tile_new_unq1      | 0.093 |  0.002 |   0.202 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 

