// Seed: 1446225544
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  always @(negedge id_1) begin : LABEL_0
    $signed(39);
    ;
  end
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input wor id_2,
    input uwire id_3,
    output tri1 id_4,
    output wor id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wand id_8,
    input wor id_9,
    input tri id_10,
    output wire id_11,
    input wor id_12,
    output wor id_13,
    input supply1 id_14,
    input wor id_15,
    input uwire id_16,
    output wor id_17
);
  wire id_19;
  ;
  module_0 modCall_1 (
      id_19,
      id_19
  );
  wire id_20 = id_15;
endmodule
