
4-bit synchronous up counter.
active high, synchronous reset.
Active high enable.

Design:
module counter(clk,rst,counter_out,enable);
  input wire clk,rst,enable;
  output reg [3:0] counter_out = 4'b0000;
  
   
 /* always@(posedge clk) begin
     //counter_out = 4'b0000;
      if(rst == 1'b1) 
        counter_out <= 4'b0000;
    else if(enable == 1'b1)
        counter_out <= counter_out+1;
     
      end*/
always@(posedge clk)
    begin
      if(enable == 1'b1)
         if(rst == 1'b0) begin
           counter_out <= counter_out + 1;end
         else
          counter_out <= 4'b0000;
     end  
endmodule

TestBench:
module tb();
  reg clk,rst,enable;
  wire [3:0] counter_out;
  
  counter dut(.clk(clk),.rst(rst),.enable(enable),.counter_out(counter_out));
  
  always #1 clk = ~clk;
  
  initial begin
  clk = 0; rst = 1;enable = 0;
  #10
  clk = 1; rst = 0;enable = 1;
  #20
  $finish();
  end

  initial 
    $monitor($time,"clk = %b,enable = %b,rst = %b,counter_out = %b ",clk,enable,rst,counter_out);
endmodule


output:
                   0clk = 0,enable = 0,rst = 1,counter_out = 0000 
                   1clk = 1,enable = 0,rst = 1,counter_out = 0000 
                   2clk = 0,enable = 0,rst = 1,counter_out = 0000 
                   3clk = 1,enable = 0,rst = 1,counter_out = 0000 
                   4clk = 0,enable = 0,rst = 1,counter_out = 0000 
                   5clk = 1,enable = 0,rst = 1,counter_out = 0000 
                   6clk = 0,enable = 0,rst = 1,counter_out = 0000 
                   7clk = 1,enable = 0,rst = 1,counter_out = 0000 
                   8clk = 0,enable = 0,rst = 1,counter_out = 0000 
                   9clk = 1,enable = 0,rst = 1,counter_out = 0000 
                  10clk = 0,enable = 1,rst = 0,counter_out = 0000 
                  11clk = 1,enable = 1,rst = 0,counter_out = 0001 
                  12clk = 0,enable = 1,rst = 0,counter_out = 0001 
                  13clk = 1,enable = 1,rst = 0,counter_out = 0010 
                  14clk = 0,enable = 1,rst = 0,counter_out = 0010 
                  15clk = 1,enable = 1,rst = 0,counter_out = 0011 
                  16clk = 0,enable = 1,rst = 0,counter_out = 0011 
                  17clk = 1,enable = 1,rst = 0,counter_out = 0100 
                  18clk = 0,enable = 1,rst = 0,counter_out = 0100 
                  19clk = 1,enable = 1,rst = 0,counter_out = 0101 
                  20clk = 0,enable = 1,rst = 0,counter_out = 0101 
                  21clk = 1,enable = 1,rst = 0,counter_out = 0110 
                  22clk = 0,enable = 1,rst = 0,counter_out = 0110 
                  23clk = 1,enable = 1,rst = 0,counter_out = 0111 
                  24clk = 0,enable = 1,rst = 0,counter_out = 0111 
                  25clk = 1,enable = 1,rst = 0,counter_out = 1000 
                  26clk = 0,enable = 1,rst = 0,counter_out = 1000 
                  27clk = 1,enable = 1,rst = 0,counter_out = 1001 
                  28clk = 0,enable = 1,rst = 0,counter_out = 1001 
                  29clk = 1,enable = 1,rst = 0,counter_out = 1010 
