% University of Luebeck - RTeasy Version 0.3.8 %
declare register AR(4:0), DR(17:0), A(17:0), B(17:0), CNT(5:0)
declare memory MEM(AR,DR)
declare bus OUTBUS(5:0)

    AR <- 1, B <- 1, read MEM;

LOOP:
    if DR <> A then
      goto END
    fi;
    A <- B, B <- A + B, AR <- AR + 1, CNT <- CNT + 1, read MEM, goto LOOP;
END:
    OUTBUS <- CNT;
