// Seed: 874457264
module module_0 (
    input wand id_0,
    output supply1 id_1,
    input wand id_2,
    input wire id_3,
    input wand id_4,
    input tri id_5
);
  wire id_7;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    input wor id_2,
    input tri0 id_3,
    output supply1 id_4,
    input wor id_5,
    input wor id_6,
    input supply1 id_7,
    input uwire id_8,
    input wor id_9
);
  assign id_0 = 1;
  module_0(
      id_2, id_0, id_5, id_9, id_5, id_6
  ); id_11 :
  assert property (@(posedge id_11 + 1'b0 or posedge id_6) id_3 == 1)
  else;
endmodule
