Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Oct 11 17:28:14 2025
| Host         : rog running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/sobel_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------+--------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|                        Instance                       |                            Module                            | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+-------------------------------------------------------+--------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| bd_0_wrapper                                          |                                                        (top) |        566 |        564 |       0 |    2 | 645 |      0 |      3 |          0 |
|   bd_0_i                                              |                                                         bd_0 |        566 |        564 |       0 |    2 | 645 |      0 |      3 |          0 |
|     hls_inst                                          |                                              bd_0_hls_inst_0 |        566 |        564 |       0 |    2 | 645 |      0 |      3 |          0 |
|       (hls_inst)                                      |                                              bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|       inst                                            |                                        bd_0_hls_inst_0_sobel |        566 |        564 |       0 |    2 | 645 |      0 |      3 |          0 |
|         (inst)                                        |                                        bd_0_hls_inst_0_sobel |         68 |         68 |       0 |    0 | 273 |      0 |      0 |          0 |
|         CTRL_s_axi_U                                  |                             bd_0_hls_inst_0_sobel_CTRL_s_axi |         96 |         96 |       0 |    0 | 116 |      0 |      0 |          0 |
|         LineBuffer_1_U                                |               bd_0_hls_inst_0_sobel_LineBuffer_RAM_AUTO_1R1W |          1 |          1 |       0 |    0 |   0 |      0 |      1 |          0 |
|         LineBuffer_2_U                                |             bd_0_hls_inst_0_sobel_LineBuffer_RAM_AUTO_1R1W_0 |          0 |          0 |       0 |    0 |   0 |      0 |      1 |          0 |
|         LineBuffer_U                                  |             bd_0_hls_inst_0_sobel_LineBuffer_RAM_AUTO_1R1W_1 |         26 |         26 |       0 |    0 |   0 |      0 |      1 |          0 |
|         grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352    |        bd_0_hls_inst_0_sobel_sobel_Pipeline_VITIS_LOOP_118_3 |        260 |        258 |       0 |    2 | 166 |      0 |      0 |          0 |
|         grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335     |         bd_0_hls_inst_0_sobel_sobel_Pipeline_VITIS_LOOP_88_1 |         51 |         51 |       0 |    0 |  28 |      0 |      0 |          0 |
|           (grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335) |         bd_0_hls_inst_0_sobel_sobel_Pipeline_VITIS_LOOP_88_1 |         10 |         10 |       0 |    0 |  26 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U    | bd_0_hls_inst_0_sobel_flow_control_loop_pipe_sequential_init |         41 |         41 |       0 |    0 |   2 |      0 |      0 |          0 |
|         regslice_both_dst_V_data_V_U                  |                          bd_0_hls_inst_0_sobel_regslice_both |         24 |         24 |       0 |    0 |  21 |      0 |      0 |          0 |
|         regslice_both_dst_V_keep_V_U                  |          bd_0_hls_inst_0_sobel_regslice_both__parameterized0 |          5 |          5 |       0 |    0 |   5 |      0 |      0 |          0 |
|         regslice_both_dst_V_last_V_U                  |        bd_0_hls_inst_0_sobel_regslice_both__parameterized0_2 |          4 |          4 |       0 |    0 |   5 |      0 |      0 |          0 |
|         regslice_both_dst_V_strb_V_U                  |        bd_0_hls_inst_0_sobel_regslice_both__parameterized0_3 |          4 |          4 |       0 |    0 |   5 |      0 |      0 |          0 |
|         regslice_both_src_V_data_V_U                  |                        bd_0_hls_inst_0_sobel_regslice_both_4 |         22 |         22 |       0 |    0 |  21 |      0 |      0 |          0 |
|         regslice_both_src_V_strb_V_U                  |        bd_0_hls_inst_0_sobel_regslice_both__parameterized0_5 |          5 |          5 |       0 |    0 |   5 |      0 |      0 |          0 |
+-------------------------------------------------------+--------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+


