INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Computer projects/HardwareSynthesisLab/Lab1/Lab01/Lab01.srcs/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Computer projects/HardwareSynthesisLab/Lab1/Lab01/Lab01.srcs/sim_1/new/testDFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testDFlipFlop
