--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Serial_Comm.twx Serial_Comm.ncd -o Serial_Comm.twr
Serial_Comm.pcf -ucf Serial_Comm.ucf

Design file:              Serial_Comm.ncd
Physical constraint file: Serial_Comm.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DataIn      |    0.959(R)|      FAST  |   -0.415(R)|      SLOW  |Clk_BUFGP         |   0.000|
Rst         |    5.895(R)|      SLOW  |   -0.921(R)|      FAST  |Clk_BUFGP         |   0.000|
SendBtn     |    4.689(R)|      SLOW  |   -2.610(R)|      FAST  |Clk_BUFGP         |   0.000|
Switches<0> |    0.975(R)|      FAST  |   -0.287(R)|      SLOW  |Clk_BUFGP         |   0.000|
Switches<1> |    0.880(R)|      FAST  |   -0.219(R)|      SLOW  |Clk_BUFGP         |   0.000|
Switches<2> |    0.798(R)|      FAST  |   -0.106(R)|      SLOW  |Clk_BUFGP         |   0.000|
Switches<3> |    0.888(R)|      FAST  |   -0.229(R)|      SLOW  |Clk_BUFGP         |   0.000|
Switches<4> |    0.662(R)|      FAST  |    0.101(R)|      SLOW  |Clk_BUFGP         |   0.000|
Switches<5> |    0.554(R)|      FAST  |    0.154(R)|      SLOW  |Clk_BUFGP         |   0.000|
Switches<6> |    0.493(R)|      FAST  |    0.316(R)|      SLOW  |Clk_BUFGP         |   0.000|
Switches<7> |    0.998(R)|      FAST  |   -0.377(R)|      SLOW  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
DataOut<0>  |         8.009(R)|      SLOW  |         4.296(R)|      FAST  |Clk_BUFGP         |   0.000|
DataOut<1>  |         8.011(R)|      SLOW  |         4.301(R)|      FAST  |Clk_BUFGP         |   0.000|
DataOut<2>  |         7.740(R)|      SLOW  |         4.140(R)|      FAST  |Clk_BUFGP         |   0.000|
DataOut<3>  |         7.740(R)|      SLOW  |         4.140(R)|      FAST  |Clk_BUFGP         |   0.000|
DataOut<4>  |         7.710(R)|      SLOW  |         4.028(R)|      FAST  |Clk_BUFGP         |   0.000|
DataOut<5>  |         7.751(R)|      SLOW  |         4.067(R)|      FAST  |Clk_BUFGP         |   0.000|
DataOut<6>  |         7.544(R)|      SLOW  |         3.957(R)|      FAST  |Clk_BUFGP         |   0.000|
DataOut<7>  |         7.544(R)|      SLOW  |         3.957(R)|      FAST  |Clk_BUFGP         |   0.000|
DataSend    |         8.370(R)|      SLOW  |         4.486(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.668|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Oct 26 22:30:43 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 162 MB



