library ieee;
use ieee. std_logic_1164.all;
use ieee. std_logic_arith.all;
use ieee. std_logic_unsigned.all;
 
entity decoder is
PORT( a_in: in std_logic_vector(0 downto 2);
		a_sal: out std_logic_vector(0 downto 7));
end decoder;

architecture uam of decoder is
begin
 decod: process (a_in) is
	begin
	for i in 0 to 7 loop
		if i=to_integer(unsigned(a_in)) then
			a_sal(i)<='1';
		else
			a_sal(i)<='0';
		end if;
	end loop;
	end process decod;
end architecture uam;