set ::env(PROJECT_NAME) uart_fifo_depth32_ip_litex
set ::env(DESIGN_TOP) sim
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/Litex_IPs/uart_fifo_depth32_ip_litex/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Litex_IPs/uart_fifo_depth32_ip_litex/rtl/sim.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) ip
