{
  "module_name": "px30-cru.h",
  "hash_id": "03ce8e21989bac26d7bf522d1eea1156fa12d9ea0a7864c10d5d16ddbcfb0afa",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/px30-cru.h",
  "human_readable_source": " \n\n#ifndef _DT_BINDINGS_CLK_ROCKCHIP_PX30_H\n#define _DT_BINDINGS_CLK_ROCKCHIP_PX30_H\n\n \n#define PLL_APLL\t\t1\n#define PLL_DPLL\t\t2\n#define PLL_CPLL\t\t3\n#define PLL_NPLL\t\t4\n#define APLL_BOOST_H\t\t5\n#define APLL_BOOST_L\t\t6\n#define ARMCLK\t\t\t7\n\n \n#define USB480M\t\t\t14\n#define SCLK_PDM\t\t15\n#define SCLK_I2S0_TX\t\t16\n#define SCLK_I2S0_TX_OUT\t17\n#define SCLK_I2S0_RX\t\t18\n#define SCLK_I2S0_RX_OUT\t19\n#define SCLK_I2S1\t\t20\n#define SCLK_I2S1_OUT\t\t21\n#define SCLK_I2S2\t\t22\n#define SCLK_I2S2_OUT\t\t23\n#define SCLK_UART1\t\t24\n#define SCLK_UART2\t\t25\n#define SCLK_UART3\t\t26\n#define SCLK_UART4\t\t27\n#define SCLK_UART5\t\t28\n#define SCLK_I2C0\t\t29\n#define SCLK_I2C1\t\t30\n#define SCLK_I2C2\t\t31\n#define SCLK_I2C3\t\t32\n#define SCLK_I2C4\t\t33\n#define SCLK_PWM0\t\t34\n#define SCLK_PWM1\t\t35\n#define SCLK_SPI0\t\t36\n#define SCLK_SPI1\t\t37\n#define SCLK_TIMER0\t\t38\n#define SCLK_TIMER1\t\t39\n#define SCLK_TIMER2\t\t40\n#define SCLK_TIMER3\t\t41\n#define SCLK_TIMER4\t\t42\n#define SCLK_TIMER5\t\t43\n#define SCLK_TSADC\t\t44\n#define SCLK_SARADC\t\t45\n#define SCLK_OTP\t\t46\n#define SCLK_OTP_USR\t\t47\n#define SCLK_CRYPTO\t\t48\n#define SCLK_CRYPTO_APK\t\t49\n#define SCLK_DDRC\t\t50\n#define SCLK_ISP\t\t51\n#define SCLK_CIF_OUT\t\t52\n#define SCLK_RGA_CORE\t\t53\n#define SCLK_VOPB_PWM\t\t54\n#define SCLK_NANDC\t\t55\n#define SCLK_SDIO\t\t56\n#define SCLK_EMMC\t\t57\n#define SCLK_SFC\t\t58\n#define SCLK_SDMMC\t\t59\n#define SCLK_OTG_ADP\t\t60\n#define SCLK_GMAC_SRC\t\t61\n#define SCLK_GMAC\t\t62\n#define SCLK_GMAC_RX_TX\t\t63\n#define SCLK_MAC_REF\t\t64\n#define SCLK_MAC_REFOUT\t\t65\n#define SCLK_MAC_OUT\t\t66\n#define SCLK_SDMMC_DRV\t\t67\n#define SCLK_SDMMC_SAMPLE\t68\n#define SCLK_SDIO_DRV\t\t69\n#define SCLK_SDIO_SAMPLE\t70\n#define SCLK_EMMC_DRV\t\t71\n#define SCLK_EMMC_SAMPLE\t72\n#define SCLK_GPU\t\t73\n#define SCLK_PVTM\t\t74\n#define SCLK_CORE_VPU\t\t75\n#define SCLK_GMAC_RMII\t\t76\n#define SCLK_UART2_SRC\t\t77\n#define SCLK_NANDC_DIV\t\t78\n#define SCLK_NANDC_DIV50\t79\n#define SCLK_SDIO_DIV\t\t80\n#define SCLK_SDIO_DIV50\t\t81\n#define SCLK_EMMC_DIV\t\t82\n#define SCLK_EMMC_DIV50\t\t83\n#define SCLK_DDRCLK\t\t84\n#define SCLK_UART1_SRC\t\t85\n#define SCLK_SDMMC_DIV\t\t86\n#define SCLK_SDMMC_DIV50\t87\n\n \n#define DCLK_VOPB\t\t150\n#define DCLK_VOPL\t\t151\n\n \n#define ACLK_GPU\t\t170\n#define ACLK_BUS_PRE\t\t171\n#define ACLK_CRYPTO\t\t172\n#define ACLK_VI_PRE\t\t173\n#define ACLK_VO_PRE\t\t174\n#define ACLK_VPU\t\t175\n#define ACLK_PERI_PRE\t\t176\n#define ACLK_GMAC\t\t178\n#define ACLK_CIF\t\t179\n#define ACLK_ISP\t\t180\n#define ACLK_VOPB\t\t181\n#define ACLK_VOPL\t\t182\n#define ACLK_RGA\t\t183\n#define ACLK_GIC\t\t184\n#define ACLK_DCF\t\t186\n#define ACLK_DMAC\t\t187\n#define ACLK_BUS_SRC\t\t188\n#define ACLK_PERI_SRC\t\t189\n\n \n#define HCLK_BUS_PRE\t\t240\n#define HCLK_CRYPTO\t\t241\n#define HCLK_VI_PRE\t\t242\n#define HCLK_VO_PRE\t\t243\n#define HCLK_VPU\t\t244\n#define HCLK_PERI_PRE\t\t245\n#define HCLK_MMC_NAND\t\t246\n#define HCLK_SDMMC\t\t247\n#define HCLK_USB\t\t248\n#define HCLK_CIF\t\t249\n#define HCLK_ISP\t\t250\n#define HCLK_VOPB\t\t251\n#define HCLK_VOPL\t\t252\n#define HCLK_RGA\t\t253\n#define HCLK_NANDC\t\t254\n#define HCLK_SDIO\t\t255\n#define HCLK_EMMC\t\t256\n#define HCLK_SFC\t\t257\n#define HCLK_OTG\t\t258\n#define HCLK_HOST\t\t259\n#define HCLK_HOST_ARB\t\t260\n#define HCLK_PDM\t\t261\n#define HCLK_I2S0\t\t262\n#define HCLK_I2S1\t\t263\n#define HCLK_I2S2\t\t264\n\n \n#define PCLK_BUS_PRE\t\t320\n#define PCLK_DDR\t\t321\n#define PCLK_VO_PRE\t\t322\n#define PCLK_GMAC\t\t323\n#define PCLK_MIPI_DSI\t\t324\n#define PCLK_MIPIDSIPHY\t\t325\n#define PCLK_MIPICSIPHY\t\t326\n#define PCLK_USB_GRF\t\t327\n#define PCLK_DCF\t\t328\n#define PCLK_UART1\t\t329\n#define PCLK_UART2\t\t330\n#define PCLK_UART3\t\t331\n#define PCLK_UART4\t\t332\n#define PCLK_UART5\t\t333\n#define PCLK_I2C0\t\t334\n#define PCLK_I2C1\t\t335\n#define PCLK_I2C2\t\t336\n#define PCLK_I2C3\t\t337\n#define PCLK_I2C4\t\t338\n#define PCLK_PWM0\t\t339\n#define PCLK_PWM1\t\t340\n#define PCLK_SPI0\t\t341\n#define PCLK_SPI1\t\t342\n#define PCLK_SARADC\t\t343\n#define PCLK_TSADC\t\t344\n#define PCLK_TIMER\t\t345\n#define PCLK_OTP_NS\t\t346\n#define PCLK_WDT_NS\t\t347\n#define PCLK_GPIO1\t\t348\n#define PCLK_GPIO2\t\t349\n#define PCLK_GPIO3\t\t350\n#define PCLK_ISP\t\t351\n#define PCLK_CIF\t\t352\n#define PCLK_OTP_PHY\t\t353\n\n#define CLK_NR_CLKS\t\t(PCLK_OTP_PHY + 1)\n\n \n\n#define PLL_GPLL\t\t1\n\n#define SCLK_RTC32K_PMU\t\t4\n#define SCLK_WIFI_PMU\t\t5\n#define SCLK_UART0_PMU\t\t6\n#define SCLK_PVTM_PMU\t\t7\n#define PCLK_PMU_PRE\t\t8\n#define SCLK_REF24M_PMU\t\t9\n#define SCLK_USBPHY_REF\t\t10\n#define SCLK_MIPIDSIPHY_REF\t11\n\n#define XIN24M_DIV\t\t12\n\n#define PCLK_GPIO0_PMU\t\t20\n#define PCLK_UART0_PMU\t\t21\n\n#define CLKPMU_NR_CLKS\t\t(PCLK_UART0_PMU + 1)\n\n \n#define SRST_CORE0_PO\t\t0\n#define SRST_CORE1_PO\t\t1\n#define SRST_CORE2_PO\t\t2\n#define SRST_CORE3_PO\t\t3\n#define SRST_CORE0\t\t4\n#define SRST_CORE1\t\t5\n#define SRST_CORE2\t\t6\n#define SRST_CORE3\t\t7\n#define SRST_CORE0_DBG\t\t8\n#define SRST_CORE1_DBG\t\t9\n#define SRST_CORE2_DBG\t\t10\n#define SRST_CORE3_DBG\t\t11\n#define SRST_TOPDBG\t\t12\n#define SRST_CORE_NOC\t\t13\n#define SRST_STRC_A\t\t14\n#define SRST_L2C\t\t15\n\n#define SRST_DAP\t\t16\n#define SRST_CORE_PVTM\t\t17\n#define SRST_GPU\t\t18\n#define SRST_GPU_NIU\t\t19\n#define SRST_UPCTL2\t\t20\n#define SRST_UPCTL2_A\t\t21\n#define SRST_UPCTL2_P\t\t22\n#define SRST_MSCH\t\t23\n#define SRST_MSCH_P\t\t24\n#define SRST_DDRMON_P\t\t25\n#define SRST_DDRSTDBY_P\t\t26\n#define SRST_DDRSTDBY\t\t27\n#define SRST_DDRGRF_p\t\t28\n#define SRST_AXI_SPLIT_A\t29\n#define SRST_AXI_CMD_A\t\t30\n#define SRST_AXI_CMD_P\t\t31\n\n#define SRST_DDRPHY\t\t32\n#define SRST_DDRPHYDIV\t\t33\n#define SRST_DDRPHY_P\t\t34\n#define SRST_VPU_A\t\t36\n#define SRST_VPU_NIU_A\t\t37\n#define SRST_VPU_H\t\t38\n#define SRST_VPU_NIU_H\t\t39\n#define SRST_VI_NIU_A\t\t40\n#define SRST_VI_NIU_H\t\t41\n#define SRST_ISP_H\t\t42\n#define SRST_ISP\t\t43\n#define SRST_CIF_A\t\t44\n#define SRST_CIF_H\t\t45\n#define SRST_CIF_PCLKIN\t\t46\n#define SRST_MIPICSIPHY_P\t47\n\n#define SRST_VO_NIU_A\t\t48\n#define SRST_VO_NIU_H\t\t49\n#define SRST_VO_NIU_P\t\t50\n#define SRST_VOPB_A\t\t51\n#define SRST_VOPB_H\t\t52\n#define SRST_VOPB\t\t53\n#define SRST_PWM_VOPB\t\t54\n#define SRST_VOPL_A\t\t55\n#define SRST_VOPL_H\t\t56\n#define SRST_VOPL\t\t57\n#define SRST_RGA_A\t\t58\n#define SRST_RGA_H\t\t59\n#define SRST_RGA\t\t60\n#define SRST_MIPIDSI_HOST_P\t61\n#define SRST_MIPIDSIPHY_P\t62\n#define SRST_VPU_CORE\t\t63\n\n#define SRST_PERI_NIU_A\t\t64\n#define SRST_USB_NIU_H\t\t65\n#define SRST_USB2OTG_H\t\t66\n#define SRST_USB2OTG\t\t67\n#define SRST_USB2OTG_ADP\t68\n#define SRST_USB2HOST_H\t\t69\n#define SRST_USB2HOST_ARB_H\t70\n#define SRST_USB2HOST_AUX_H\t71\n#define SRST_USB2HOST_EHCI\t72\n#define SRST_USB2HOST\t\t73\n#define SRST_USBPHYPOR\t\t74\n#define SRST_USBPHY_OTG_PORT\t75\n#define SRST_USBPHY_HOST_PORT\t76\n#define SRST_USBPHY_GRF\t\t77\n#define SRST_CPU_BOOST_P\t78\n#define SRST_CPU_BOOST\t\t79\n\n#define SRST_MMC_NAND_NIU_H\t80\n#define SRST_SDIO_H\t\t81\n#define SRST_EMMC_H\t\t82\n#define SRST_SFC_H\t\t83\n#define SRST_SFC\t\t84\n#define SRST_SDCARD_NIU_H\t85\n#define SRST_SDMMC_H\t\t86\n#define SRST_NANDC_H\t\t89\n#define SRST_NANDC\t\t90\n#define SRST_GMAC_NIU_A\t\t92\n#define SRST_GMAC_NIU_P\t\t93\n#define SRST_GMAC_A\t\t94\n\n#define SRST_PMU_NIU_P\t\t96\n#define SRST_PMU_SGRF_P\t\t97\n#define SRST_PMU_GRF_P\t\t98\n#define SRST_PMU\t\t99\n#define SRST_PMU_MEM_P\t\t100\n#define SRST_PMU_GPIO0_P\t101\n#define SRST_PMU_UART0_P\t102\n#define SRST_PMU_CRU_P\t\t103\n#define SRST_PMU_PVTM\t\t104\n#define SRST_PMU_UART\t\t105\n#define SRST_PMU_NIU_H\t\t106\n#define SRST_PMU_DDR_FAIL_SAVE\t107\n#define SRST_PMU_CORE_PERF_A\t108\n#define SRST_PMU_CORE_GRF_P\t109\n#define SRST_PMU_GPU_PERF_A\t110\n#define SRST_PMU_GPU_GRF_P\t111\n\n#define SRST_CRYPTO_NIU_A\t112\n#define SRST_CRYPTO_NIU_H\t113\n#define SRST_CRYPTO_A\t\t114\n#define SRST_CRYPTO_H\t\t115\n#define SRST_CRYPTO\t\t116\n#define SRST_CRYPTO_APK\t\t117\n#define SRST_BUS_NIU_H\t\t120\n#define SRST_USB_NIU_P\t\t121\n#define SRST_BUS_TOP_NIU_P\t122\n#define SRST_INTMEM_A\t\t123\n#define SRST_GIC_A\t\t124\n#define SRST_ROM_H\t\t126\n#define SRST_DCF_A\t\t127\n\n#define SRST_DCF_P\t\t128\n#define SRST_PDM_H\t\t129\n#define SRST_PDM\t\t130\n#define SRST_I2S0_H\t\t131\n#define SRST_I2S0_TX\t\t132\n#define SRST_I2S1_H\t\t133\n#define SRST_I2S1\t\t134\n#define SRST_I2S2_H\t\t135\n#define SRST_I2S2\t\t136\n#define SRST_UART1_P\t\t137\n#define SRST_UART1\t\t138\n#define SRST_UART2_P\t\t139\n#define SRST_UART2\t\t140\n#define SRST_UART3_P\t\t141\n#define SRST_UART3\t\t142\n#define SRST_UART4_P\t\t143\n\n#define SRST_UART4\t\t144\n#define SRST_UART5_P\t\t145\n#define SRST_UART5\t\t146\n#define SRST_I2C0_P\t\t147\n#define SRST_I2C0\t\t148\n#define SRST_I2C1_P\t\t149\n#define SRST_I2C1\t\t150\n#define SRST_I2C2_P\t\t151\n#define SRST_I2C2\t\t152\n#define SRST_I2C3_P\t\t153\n#define SRST_I2C3\t\t154\n#define SRST_PWM0_P\t\t157\n#define SRST_PWM0\t\t158\n#define SRST_PWM1_P\t\t159\n\n#define SRST_PWM1\t\t160\n#define SRST_SPI0_P\t\t161\n#define SRST_SPI0\t\t162\n#define SRST_SPI1_P\t\t163\n#define SRST_SPI1\t\t164\n#define SRST_SARADC_P\t\t165\n#define SRST_SARADC\t\t166\n#define SRST_TSADC_P\t\t167\n#define SRST_TSADC\t\t168\n#define SRST_TIMER_P\t\t169\n#define SRST_TIMER0\t\t170\n#define SRST_TIMER1\t\t171\n#define SRST_TIMER2\t\t172\n#define SRST_TIMER3\t\t173\n#define SRST_TIMER4\t\t174\n#define SRST_TIMER5\t\t175\n\n#define SRST_OTP_NS_P\t\t176\n#define SRST_OTP_NS_SBPI\t177\n#define SRST_OTP_NS_USR\t\t178\n#define SRST_OTP_PHY_P\t\t179\n#define SRST_OTP_PHY\t\t180\n#define SRST_WDT_NS_P\t\t181\n#define SRST_GPIO1_P\t\t182\n#define SRST_GPIO2_P\t\t183\n#define SRST_GPIO3_P\t\t184\n#define SRST_SGRF_P\t\t185\n#define SRST_GRF_P\t\t186\n#define SRST_I2S0_RX\t\t191\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}