Analysis & Synthesis report for Basic
Mon Sep 28 07:56:31 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |Basic|M_main:__main|_q_index
 10. State Machine - |Basic|M_main:__main|_q_INIT
 11. State Machine - |Basic|uart_tx:UART_TX_INST|r_SM_Main
 12. State Machine - |Basic|uart_rx:UART_RX_INST|r_SM_Main
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|altsyncram:buffer_rtl_0|altsyncram_0pm1:auto_generated
 19. Source assignments for M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer|altsyncram:buffer_rtl_0|altsyncram_i3n1:auto_generated
 20. Source assignments for M_main:__main|M_main_mem_ram:__mem__ram|altsyncram:buffer_rtl_0|altsyncram_99e2:auto_generated
 21. Source assignments for M_main:__main|M_main_mem_rom:__mem__rom|altsyncram:buffer_rtl_0|altsyncram_npd1:auto_generated
 22. Source assignments for M_main:__main|M_main_mem_rstack:__mem__rstack|altsyncram:buffer_rtl_0|altsyncram_o6n1:auto_generated
 23. Source assignments for M_main:__main|M_main_mem_dstack:__mem__dstack|altsyncram:buffer_rtl_0|altsyncram_o6n1:auto_generated
 24. Parameter Settings for User Entity Instance: Top-level Entity: |Basic
 25. Parameter Settings for User Entity Instance: uart_rx:UART_RX_INST
 26. Parameter Settings for User Entity Instance: uart_tx:UART_TX_INST
 27. Parameter Settings for Inferred Entity Instance: M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|altsyncram:buffer_rtl_0
 28. Parameter Settings for Inferred Entity Instance: M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer|altsyncram:buffer_rtl_0
 29. Parameter Settings for Inferred Entity Instance: M_main:__main|M_main_mem_ram:__mem__ram|altsyncram:buffer_rtl_0
 30. Parameter Settings for Inferred Entity Instance: M_main:__main|M_main_mem_rom:__mem__rom|altsyncram:buffer_rtl_0
 31. Parameter Settings for Inferred Entity Instance: M_main:__main|M_main_mem_rstack:__mem__rstack|altsyncram:buffer_rtl_0
 32. Parameter Settings for Inferred Entity Instance: M_main:__main|M_main_mem_dstack:__mem__dstack|altsyncram:buffer_rtl_0
 33. altsyncram Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer"
 35. Port Connectivity Checks: "M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer"
 36. Port Connectivity Checks: "M_main:__main|M_main_mem_ram:__mem__ram"
 37. Port Connectivity Checks: "M_main:__main"
 38. Port Connectivity Checks: "uart_tx:UART_TX_INST"
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Sep 28 07:56:31 2020       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; Basic                                       ;
; Top-level Entity Name           ; Basic                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 461                                         ;
; Total pins                      ; 11                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 594,336                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; Basic              ; Basic              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                   ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                         ; Library ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; ../uart/uart_tx.v                             ; yes             ; User Verilog HDL File                                 ; /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/uart/uart_tx.v                                      ;         ;
; ../uart/uart_rx.v                             ; yes             ; User Verilog HDL File                                 ; /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/uart/uart_rx.v                                      ;         ;
; basic.v                                       ; yes             ; User Verilog HDL File                                 ; /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v                                       ;         ;
; altsyncram.tdf                                ; yes             ; Megafunction                                          ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                   ;         ;
; stratix_ram_block.inc                         ; yes             ; Megafunction                                          ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                            ;         ;
; lpm_mux.inc                                   ; yes             ; Megafunction                                          ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                      ;         ;
; lpm_decode.inc                                ; yes             ; Megafunction                                          ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                   ;         ;
; aglobal201.inc                                ; yes             ; Megafunction                                          ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                   ;         ;
; a_rdenreg.inc                                 ; yes             ; Megafunction                                          ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                    ;         ;
; altrom.inc                                    ; yes             ; Megafunction                                          ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altrom.inc                                                       ;         ;
; altram.inc                                    ; yes             ; Megafunction                                          ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altram.inc                                                       ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                                          ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.inc                                                     ;         ;
; db/altsyncram_0pm1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/db/altsyncram_0pm1.tdf                        ;         ;
; db/altsyncram_i3n1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/db/altsyncram_i3n1.tdf                        ;         ;
; db/altsyncram_99e2.tdf                        ; yes             ; Auto-Generated Megafunction                           ; /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/db/altsyncram_99e2.tdf                        ;         ;
; db/decode_8la.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/db/decode_8la.tdf                             ;         ;
; db/mux_7hb.tdf                                ; yes             ; Auto-Generated Megafunction                           ; /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/db/mux_7hb.tdf                                ;         ;
; db/altsyncram_npd1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/db/altsyncram_npd1.tdf                        ;         ;
; db/Basic.ram0_M_main_mem_rom_c51cba94.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/db/Basic.ram0_M_main_mem_rom_c51cba94.hdl.mif ;         ;
; db/altsyncram_o6n1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/db/altsyncram_o6n1.tdf                        ;         ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 622       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 923       ;
;     -- 7 input functions                    ; 28        ;
;     -- 6 input functions                    ; 275       ;
;     -- 5 input functions                    ; 202       ;
;     -- 4 input functions                    ; 121       ;
;     -- <=3 input functions                  ; 297       ;
;                                             ;           ;
; Dedicated logic registers                   ; 461       ;
;                                             ;           ;
; I/O pins                                    ; 11        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 594336    ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 581       ;
; Total fan-out                               ; 8128      ;
; Average fan-out                             ; 5.33      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                          ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                      ; Entity Name             ; Library Name ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |Basic                                              ; 923 (86)            ; 461 (79)                  ; 594336            ; 0          ; 11   ; 0            ; |Basic                                                                                                                   ; Basic                   ; work         ;
;    |M_main:__main|                                  ; 837 (817)           ; 382 (380)                 ; 594336            ; 0          ; 0    ; 0            ; |Basic|M_main:__main                                                                                                     ; M_main                  ; work         ;
;       |M_main_mem_dstack:__mem__dstack|             ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |Basic|M_main:__main|M_main_mem_dstack:__mem__dstack                                                                     ; M_main_mem_dstack       ; work         ;
;          |altsyncram:buffer_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |Basic|M_main:__main|M_main_mem_dstack:__mem__dstack|altsyncram:buffer_rtl_0                                             ; altsyncram              ; work         ;
;             |altsyncram_o6n1:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |Basic|M_main:__main|M_main_mem_dstack:__mem__dstack|altsyncram:buffer_rtl_0|altsyncram_o6n1:auto_generated              ; altsyncram_o6n1         ; work         ;
;       |M_main_mem_ram:__mem__ram|                   ; 20 (0)              ; 2 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |Basic|M_main:__main|M_main_mem_ram:__mem__ram                                                                           ; M_main_mem_ram          ; work         ;
;          |altsyncram:buffer_rtl_0|                  ; 20 (0)              ; 2 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |Basic|M_main:__main|M_main_mem_ram:__mem__ram|altsyncram:buffer_rtl_0                                                   ; altsyncram              ; work         ;
;             |altsyncram_99e2:auto_generated|        ; 20 (0)              ; 2 (2)                     ; 524288            ; 0          ; 0    ; 0            ; |Basic|M_main:__main|M_main_mem_ram:__mem__ram|altsyncram:buffer_rtl_0|altsyncram_99e2:auto_generated                    ; altsyncram_99e2         ; work         ;
;                |decode_8la:decode2|                 ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Basic|M_main:__main|M_main_mem_ram:__mem__ram|altsyncram:buffer_rtl_0|altsyncram_99e2:auto_generated|decode_8la:decode2 ; decode_8la              ; work         ;
;                |mux_7hb:mux4|                       ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Basic|M_main:__main|M_main_mem_ram:__mem__ram|altsyncram:buffer_rtl_0|altsyncram_99e2:auto_generated|mux_7hb:mux4       ; mux_7hb                 ; work         ;
;       |M_main_mem_rom:__mem__rom|                   ; 0 (0)               ; 0 (0)                     ; 57760             ; 0          ; 0    ; 0            ; |Basic|M_main:__main|M_main_mem_rom:__mem__rom                                                                           ; M_main_mem_rom          ; work         ;
;          |altsyncram:buffer_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 57760             ; 0          ; 0    ; 0            ; |Basic|M_main:__main|M_main_mem_rom:__mem__rom|altsyncram:buffer_rtl_0                                                   ; altsyncram              ; work         ;
;             |altsyncram_npd1:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 57760             ; 0          ; 0    ; 0            ; |Basic|M_main:__main|M_main_mem_rom:__mem__rom|altsyncram:buffer_rtl_0|altsyncram_npd1:auto_generated                    ; altsyncram_npd1         ; work         ;
;       |M_main_mem_rstack:__mem__rstack|             ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |Basic|M_main:__main|M_main_mem_rstack:__mem__rstack                                                                     ; M_main_mem_rstack       ; work         ;
;          |altsyncram:buffer_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |Basic|M_main:__main|M_main_mem_rstack:__mem__rstack|altsyncram:buffer_rtl_0                                             ; altsyncram              ; work         ;
;             |altsyncram_o6n1:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |Basic|M_main:__main|M_main_mem_rstack:__mem__rstack|altsyncram:buffer_rtl_0|altsyncram_o6n1:auto_generated              ; altsyncram_o6n1         ; work         ;
;       |M_main_mem_uartInBuffer:__mem__uartInBuffer| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |Basic|M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer                                                         ; M_main_mem_uartInBuffer ; work         ;
;          |altsyncram:buffer_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |Basic|M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer|altsyncram:buffer_rtl_0                                 ; altsyncram              ; work         ;
;             |altsyncram_i3n1:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |Basic|M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer|altsyncram:buffer_rtl_0|altsyncram_i3n1:auto_generated  ; altsyncram_i3n1         ; work         ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+
; Name                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                           ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+
; M_main:__main|M_main_mem_dstack:__mem__dstack|altsyncram:buffer_rtl_0|altsyncram_o6n1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None                                          ;
; M_main:__main|M_main_mem_ram:__mem__ram|altsyncram:buffer_rtl_0|altsyncram_99e2:auto_generated|ALTSYNCRAM                   ; AUTO ; True Dual Port   ; 32768        ; 16           ; 32768        ; 16           ; 524288 ; None                                          ;
; M_main:__main|M_main_mem_rom:__mem__rom|altsyncram:buffer_rtl_0|altsyncram_npd1:auto_generated|ALTSYNCRAM                   ; AUTO ; ROM              ; 3610         ; 16           ; --           ; --           ; 57760  ; db/Basic.ram0_M_main_mem_rom_c51cba94.hdl.mif ;
; M_main:__main|M_main_mem_rstack:__mem__rstack|altsyncram:buffer_rtl_0|altsyncram_o6n1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None                                          ;
; M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer|altsyncram:buffer_rtl_0|altsyncram_i3n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None                                          ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |Basic|M_main:__main|_q_index                                                          ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; _q_index.111 ; _q_index.110 ; _q_index.101 ; _q_index.011 ; _q_index.001 ; _q_index.000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; _q_index.000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; _q_index.001 ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; _q_index.011 ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; _q_index.101 ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; _q_index.110 ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; _q_index.111 ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |Basic|M_main:__main|_q_INIT      ;
+------------+------------+------------+------------+
; Name       ; _q_INIT.01 ; _q_INIT.11 ; _q_INIT.00 ;
+------------+------------+------------+------------+
; _q_INIT.00 ; 0          ; 0          ; 0          ;
; _q_INIT.01 ; 1          ; 0          ; 1          ;
; _q_INIT.11 ; 0          ; 1          ; 1          ;
+------------+------------+------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Basic|uart_tx:UART_TX_INST|r_SM_Main                                                                                          ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; Name                     ; r_SM_Main.s_TX_STOP_BIT ; r_SM_Main.s_TX_DATA_BITS ; r_SM_Main.s_TX_START_BIT ; r_SM_Main.000 ; r_SM_Main.s_CLEANUP ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; r_SM_Main.000            ; 0                       ; 0                        ; 0                        ; 0             ; 0                   ;
; r_SM_Main.s_TX_START_BIT ; 0                       ; 0                        ; 1                        ; 1             ; 0                   ;
; r_SM_Main.s_TX_DATA_BITS ; 0                       ; 1                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_TX_STOP_BIT  ; 1                       ; 0                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_CLEANUP      ; 0                       ; 0                        ; 0                        ; 1             ; 1                   ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Basic|uart_rx:UART_RX_INST|r_SM_Main                                                                                          ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; Name                     ; r_SM_Main.s_RX_STOP_BIT ; r_SM_Main.s_RX_DATA_BITS ; r_SM_Main.s_RX_START_BIT ; r_SM_Main.000 ; r_SM_Main.s_CLEANUP ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; r_SM_Main.000            ; 0                       ; 0                        ; 0                        ; 0             ; 0                   ;
; r_SM_Main.s_RX_START_BIT ; 0                       ; 0                        ; 1                        ; 1             ; 0                   ;
; r_SM_Main.s_RX_DATA_BITS ; 0                       ; 1                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_RX_STOP_BIT  ; 1                       ; 0                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_CLEANUP      ; 0                       ; 0                        ; 0                        ; 1             ; 1                   ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
; Register name                                                                                                     ; Reason for Removal                              ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
; RST_q[31]                                                                                                         ; Stuck at GND due to stuck port data_in          ;
; uart_tx:UART_TX_INST|r_Bit_Index[0..2]                                                                            ; Stuck at GND due to stuck port data_in          ;
; uart_rx:UART_RX_INST|r_Rx_DV                                                                                      ; Stuck at GND due to stuck port data_in          ;
; RST_q[30]                                                                                                         ; Stuck at GND due to stuck port data_in          ;
; M_main:__main|_q_uart_tx_data[1..7]                                                                               ; Lost fanout                                     ;
; M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|out_uartOutBuffer_rdata0[1..7]                        ; Lost fanout                                     ;
; uart_tx:UART_TX_INST|r_Tx_Data[1..7]                                                                              ; Lost fanout                                     ;
; M_main:__main|_q_ram_addr1[14]                                                                                    ; Merged with M_main:__main|_q_ram_addr1[13]      ;
; M_main:__main|_q_ram_wenable1[0]                                                                                  ; Merged with M_main:__main|_q_ram_addr1[13]      ;
; M_main:__main|_q_uartInBufferTop[1..8]                                                                            ; Merged with M_main:__main|_q_uartInBufferTop[0] ;
; M_main:__main|_q_uartInBuffer_wdata1[0..7]                                                                        ; Merged with M_main:__main|_q_uartInBufferTop[0] ;
; M_main:__main|_q_uartInBufferTop[0]                                                                               ; Stuck at GND due to stuck port data_in          ;
; M_main:__main|_q_uart_tx_valid[0]                                                                                 ; Stuck at GND due to stuck port data_in          ;
; uart_tx:UART_TX_INST|r_Tx_Data[0]                                                                                 ; Stuck at GND due to stuck port clock_enable     ;
; M_main:__main|_q_uart_tx_data[0]                                                                                  ; Lost fanout                                     ;
; uart_tx:UART_TX_INST|r_Tx_Active                                                                                  ; Stuck at GND due to stuck port clock_enable     ;
; M_main:__main|_q_ram_addr1[13]                                                                                    ; Stuck at GND due to stuck port data_in          ;
; M_main:__main|_q_index~2                                                                                          ; Lost fanout                                     ;
; M_main:__main|_q_index~3                                                                                          ; Lost fanout                                     ;
; M_main:__main|_q_index~4                                                                                          ; Lost fanout                                     ;
; uart_tx:UART_TX_INST|r_SM_Main~2                                                                                  ; Lost fanout                                     ;
; uart_tx:UART_TX_INST|r_SM_Main~3                                                                                  ; Lost fanout                                     ;
; uart_rx:UART_RX_INST|r_SM_Main~2                                                                                  ; Lost fanout                                     ;
; uart_rx:UART_RX_INST|r_SM_Main~3                                                                                  ; Lost fanout                                     ;
; uart_tx:UART_TX_INST|r_SM_Main.s_CLEANUP                                                                          ; Stuck at GND due to stuck port data_in          ;
; uart_rx:UART_RX_INST|r_SM_Main.s_CLEANUP                                                                          ; Stuck at GND due to stuck port data_in          ;
; uart_rx:UART_RX_INST|r_Rx_Data                                                                                    ; Lost fanout                                     ;
; uart_rx:UART_RX_INST|r_Clock_Count[0..7]                                                                          ; Lost fanout                                     ;
; uart_rx:UART_RX_INST|r_Rx_Data_R                                                                                  ; Lost fanout                                     ;
; uart_tx:UART_TX_INST|r_SM_Main.s_TX_START_BIT                                                                     ; Lost fanout                                     ;
; uart_tx:UART_TX_INST|r_SM_Main.s_TX_DATA_BITS                                                                     ; Lost fanout                                     ;
; uart_rx:UART_RX_INST|r_SM_Main.000                                                                                ; Lost fanout                                     ;
; uart_rx:UART_RX_INST|r_SM_Main.s_RX_START_BIT                                                                     ; Lost fanout                                     ;
; uart_rx:UART_RX_INST|r_SM_Main.s_RX_DATA_BITS                                                                     ; Lost fanout                                     ;
; uart_rx:UART_RX_INST|r_SM_Main.s_RX_STOP_BIT                                                                      ; Lost fanout                                     ;
; uart_tx:UART_TX_INST|r_SM_Main.s_TX_STOP_BIT                                                                      ; Merged with uart_tx:UART_TX_INST|r_SM_Main.000  ;
; uart_tx:UART_TX_INST|o_Tx_Serial                                                                                  ; Stuck at VCC due to stuck port data_in          ;
; uart_tx:UART_TX_INST|r_SM_Main.000                                                                                ; Lost fanout                                     ;
; M_main:__main|M_main_mem_ram:__mem__ram|altsyncram:buffer_rtl_0|altsyncram_99e2:auto_generated|address_reg_b[0,1] ; Stuck at GND due to stuck port data_in          ;
; M_main:__main|_q_uartOutBuffer_wdata1[0..7]                                                                       ; Lost fanout                                     ;
; Total Number of Removed Registers = 89                                                                            ;                                                 ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                     ;
+------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------+
; Register name                            ; Reason for Removal             ; Registers Removed due to This Register                                              ;
+------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------+
; uart_rx:UART_RX_INST|r_SM_Main~2         ; Lost Fanouts                   ; uart_rx:UART_RX_INST|r_Clock_Count[3], uart_rx:UART_RX_INST|r_Clock_Count[4],       ;
;                                          ;                                ; uart_rx:UART_RX_INST|r_Clock_Count[2], uart_rx:UART_RX_INST|r_Clock_Count[6],       ;
;                                          ;                                ; uart_rx:UART_RX_INST|r_Clock_Count[1], uart_rx:UART_RX_INST|r_Clock_Count[0],       ;
;                                          ;                                ; uart_rx:UART_RX_INST|r_Clock_Count[5], uart_rx:UART_RX_INST|r_Clock_Count[7],       ;
;                                          ;                                ; uart_rx:UART_RX_INST|r_SM_Main.000, uart_rx:UART_RX_INST|r_SM_Main.s_RX_START_BIT,  ;
;                                          ;                                ; uart_rx:UART_RX_INST|r_SM_Main.s_RX_STOP_BIT                                        ;
; uart_tx:UART_TX_INST|r_Bit_Index[0]      ; Stuck at GND                   ; uart_tx:UART_TX_INST|r_Tx_Data[6], uart_tx:UART_TX_INST|r_Tx_Data[5],               ;
;                                          ; due to stuck port data_in      ; uart_tx:UART_TX_INST|r_Tx_Data[4], uart_tx:UART_TX_INST|r_Tx_Data[3],               ;
;                                          ;                                ; uart_tx:UART_TX_INST|r_Tx_Data[2], uart_tx:UART_TX_INST|r_Tx_Data[7],               ;
;                                          ;                                ; uart_tx:UART_TX_INST|o_Tx_Serial                                                    ;
; uart_tx:UART_TX_INST|r_Tx_Data[0]        ; Stuck at GND                   ; M_main:__main|_q_uart_tx_data[0], M_main:__main|_q_uartOutBuffer_wdata1[0],         ;
;                                          ; due to stuck port clock_enable ; M_main:__main|_q_uartOutBuffer_wdata1[1], M_main:__main|_q_uartOutBuffer_wdata1[2], ;
;                                          ;                                ; M_main:__main|_q_uartOutBuffer_wdata1[3], M_main:__main|_q_uartOutBuffer_wdata1[4]  ;
; uart_rx:UART_RX_INST|r_Rx_DV             ; Stuck at GND                   ; M_main:__main|_q_uartInBufferTop[0], uart_rx:UART_RX_INST|r_Rx_Data,                ;
;                                          ; due to stuck port data_in      ; uart_rx:UART_RX_INST|r_Rx_Data_R                                                    ;
; RST_q[31]                                ; Stuck at GND                   ; RST_q[30]                                                                           ;
;                                          ; due to stuck port data_in      ;                                                                                     ;
; uart_tx:UART_TX_INST|r_SM_Main~2         ; Lost Fanouts                   ; uart_tx:UART_TX_INST|r_SM_Main.s_TX_START_BIT                                       ;
; uart_tx:UART_TX_INST|r_SM_Main~3         ; Lost Fanouts                   ; uart_tx:UART_TX_INST|r_SM_Main.s_TX_DATA_BITS                                       ;
; uart_rx:UART_RX_INST|r_SM_Main~3         ; Lost Fanouts                   ; uart_rx:UART_RX_INST|r_SM_Main.s_RX_DATA_BITS                                       ;
; uart_tx:UART_TX_INST|r_SM_Main.s_CLEANUP ; Stuck at GND                   ; uart_tx:UART_TX_INST|r_SM_Main.000                                                  ;
;                                          ; due to stuck port data_in      ;                                                                                     ;
+------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 461   ;
; Number of registers using Synchronous Clear  ; 275   ;
; Number of registers using Synchronous Load   ; 29    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 187   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                              ;
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------+
; Register Name                                                                           ; Megafunction                                                             ; Type ;
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------+
; M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|out_uartOutBuffer_rdata0[0] ; M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|buffer_rtl_0 ; RAM  ;
; M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer|out_uartInBuffer_rdata0[0..7] ; M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer|buffer_rtl_0   ; RAM  ;
; M_main:__main|M_main_mem_ram:__mem__ram|out_ram_rdata0[0..15]                           ; M_main:__main|M_main_mem_ram:__mem__ram|buffer_rtl_0                     ; RAM  ;
; M_main:__main|M_main_mem_ram:__mem__ram|out_ram_rdata1[0..15]                           ; M_main:__main|M_main_mem_ram:__mem__ram|buffer_rtl_0                     ; RAM  ;
; M_main:__main|M_main_mem_rom:__mem__rom|out_rom_rdata[0..15]                            ; M_main:__main|M_main_mem_rom:__mem__rom|buffer_rtl_0                     ; RAM  ;
; M_main:__main|M_main_mem_rstack:__mem__rstack|out_rstack_rdata[0..15]                   ; M_main:__main|M_main_mem_rstack:__mem__rstack|buffer_rtl_0               ; RAM  ;
; M_main:__main|M_main_mem_dstack:__mem__dstack|out_dstack_rdata[0..15]                   ; M_main:__main|M_main_mem_dstack:__mem__dstack|buffer_rtl_0               ; RAM  ;
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Basic|M_main:__main|_q_newRSP[0]            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Basic|M_main:__main|_q_newDSP[3]            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Basic|M_main:__main|_q_rstackWData[15]      ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |Basic|M_main:__main|_q_rstackWData[11]      ;
; 7:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Basic|M_main:__main|_q_newPC[10]            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Basic|uart_rx:UART_RX_INST|r_Clock_Count[3] ;
; 9:1                ; 20 bits   ; 120 LEs       ; 0 LEs                ; 120 LEs                ; Yes        ; |Basic|M_main:__main|_q_CYCLE[16]            ;
; 13:1               ; 16 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |Basic|M_main:__main|_q_copyaddress[6]       ;
; 40:1               ; 4 bits    ; 104 LEs       ; 72 LEs               ; 32 LEs                 ; Yes        ; |Basic|M_main:__main|_q_newStackTop[11]      ;
; 41:1               ; 3 bits    ; 81 LEs        ; 57 LEs               ; 24 LEs                 ; Yes        ; |Basic|M_main:__main|_q_newStackTop[14]      ;
; 44:1               ; 4 bits    ; 116 LEs       ; 84 LEs               ; 32 LEs                 ; Yes        ; |Basic|M_main:__main|_q_newStackTop[7]       ;
; 46:1               ; 2 bits    ; 60 LEs        ; 44 LEs               ; 16 LEs                 ; Yes        ; |Basic|M_main:__main|_q_newStackTop[3]       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Basic|M_main:__main|ShiftRight0             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Basic|M_main:__main|ShiftLeft0              ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Basic|M_main:__main|ShiftRight0             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Basic|M_main:__main|Add5                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; No         ; |Basic|M_main:__main|Add5                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Basic|M_main:__main|_d_rstack_wenable[0]    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |Basic|M_main:__main|_d_rstack_addr          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |Basic|M_main:__main|_d_dstack_addr          ;
; 8:1                ; 16 bits   ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; No         ; |Basic|M_main:__main|Selector189             ;
; 11:1               ; 15 bits   ; 105 LEs       ; 30 LEs               ; 75 LEs                 ; No         ; |Basic|M_main:__main|Selector210             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |Basic|M_main:__main|Add8                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Basic|M_main:__main|Add8                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|altsyncram:buffer_rtl_0|altsyncram_0pm1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer|altsyncram:buffer_rtl_0|altsyncram_i3n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_main_mem_ram:__mem__ram|altsyncram:buffer_rtl_0|altsyncram_99e2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_main_mem_rom:__mem__rom|altsyncram:buffer_rtl_0|altsyncram_npd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_main_mem_rstack:__mem__rstack|altsyncram:buffer_rtl_0|altsyncram_o6n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_main_mem_dstack:__mem__dstack|altsyncram:buffer_rtl_0|altsyncram_o6n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Basic ;
+-------------------+-------+-------------------------------------------+
; Parameter Name    ; Value ; Type                                      ;
+-------------------+-------+-------------------------------------------+
; c_CLOCK_PERIOD_NS ; 2     ; Signed Integer                            ;
; c_CLKS_PER_BIT    ; 434   ; Signed Integer                            ;
; c_BIT_PERIOD      ; 8600  ; Signed Integer                            ;
+-------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:UART_RX_INST ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; CLKS_PER_BIT   ; 434   ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:UART_TX_INST ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; CLKS_PER_BIT   ; 434   ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 8                    ; Untyped                                                                  ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 8                    ; Untyped                                                                  ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_0pm1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Untyped                                                                ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 8                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_i3n1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_main_mem_ram:__mem__ram|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Untyped                                              ;
; WIDTHAD_A                          ; 15                   ; Untyped                                              ;
; NUMWORDS_A                         ; 32768                ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Untyped                                              ;
; WIDTHAD_B                          ; 15                   ; Untyped                                              ;
; NUMWORDS_B                         ; 32768                ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_99e2      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_main_mem_rom:__mem__rom|altsyncram:buffer_rtl_0 ;
+------------------------------------+-----------------------------------------------+-----------------------------+
; Parameter Name                     ; Value                                         ; Type                        ;
+------------------------------------+-----------------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                     ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                     ;
; WIDTH_A                            ; 16                                            ; Untyped                     ;
; WIDTHAD_A                          ; 12                                            ; Untyped                     ;
; NUMWORDS_A                         ; 3610                                          ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                     ;
; WIDTH_B                            ; 1                                             ; Untyped                     ;
; WIDTHAD_B                          ; 1                                             ; Untyped                     ;
; NUMWORDS_B                         ; 1                                             ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                     ;
; BYTE_SIZE                          ; 8                                             ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                     ;
; INIT_FILE                          ; db/Basic.ram0_M_main_mem_rom_c51cba94.hdl.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_npd1                               ; Untyped                     ;
+------------------------------------+-----------------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_main_mem_rstack:__mem__rstack|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 16                   ; Untyped                                                    ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                    ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 16                   ; Untyped                                                    ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_o6n1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_main_mem_dstack:__mem__dstack|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 16                   ; Untyped                                                    ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                    ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 16                   ; Untyped                                                    ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_o6n1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                   ;
; Entity Instance                           ; M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|altsyncram:buffer_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 512                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 512                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer|altsyncram:buffer_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 512                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 512                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; M_main:__main|M_main_mem_ram:__mem__ram|altsyncram:buffer_rtl_0                     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                     ;
;     -- WIDTH_A                            ; 16                                                                                  ;
;     -- NUMWORDS_A                         ; 32768                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                  ;
;     -- NUMWORDS_B                         ; 32768                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; M_main:__main|M_main_mem_rom:__mem__rom|altsyncram:buffer_rtl_0                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                  ;
;     -- NUMWORDS_A                         ; 3610                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; M_main:__main|M_main_mem_rstack:__mem__rstack|altsyncram:buffer_rtl_0               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; M_main:__main|M_main_mem_dstack:__mem__dstack|altsyncram:buffer_rtl_0               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer"                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; in_uartOutBuffer_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_uartOutBuffer_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_uartOutBuffer_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer"                                              ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; in_uartInBuffer_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_uartInBuffer_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_uartInBuffer_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_main_mem_ram:__mem__ram" ;
+---------------+-------+----------+----------------------------------+
; Port          ; Type  ; Severity ; Details                          ;
+---------------+-------+----------+----------------------------------+
; in_ram_wdata1 ; Input ; Info     ; Stuck at GND                     ;
+---------------+-------+----------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main"                                                                                                                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; in_run     ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; in_buttons ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; out_done   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_tx:UART_TX_INST"                                                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; o_Tx_Done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 461                         ;
;     ENA               ; 122                         ;
;     ENA SCLR          ; 36                          ;
;     ENA SLD           ; 29                          ;
;     SCLR              ; 239                         ;
;     plain             ; 35                          ;
; arriav_lcell_comb     ; 924                         ;
;     arith             ; 172                         ;
;         1 data inputs ; 125                         ;
;         2 data inputs ; 2                           ;
;         4 data inputs ; 21                          ;
;         5 data inputs ; 24                          ;
;     extend            ; 28                          ;
;         7 data inputs ; 28                          ;
;     normal            ; 724                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 102                         ;
;         3 data inputs ; 64                          ;
;         4 data inputs ; 100                         ;
;         5 data inputs ; 178                         ;
;         6 data inputs ; 275                         ;
; boundary_port         ; 11                          ;
; stratixv_ram_block    ; 120                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 4.06                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Sep 28 07:56:15 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Basic -c Basic
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/uart/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/uart/uart_tx.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/uart/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/uart/uart_rx.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/uart/uart.v
    Info (12023): Found entity 1: uart File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/uart/uart.v Line: 24
Info (12021): Found 8 design units, including 8 entities, in source file basic.v
    Info (12023): Found entity 1: Basic File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 3
    Info (12023): Found entity 2: M_main_mem_dstack File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 136
    Info (12023): Found entity 3: M_main_mem_rstack File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 153
    Info (12023): Found entity 4: M_main_mem_rom File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 170
    Info (12023): Found entity 5: M_main_mem_ram File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 3794
    Info (12023): Found entity 6: M_main_mem_uartInBuffer File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 3824
    Info (12023): Found entity 7: M_main_mem_uartOutBuffer File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 3854
    Info (12023): Found entity 8: M_main File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 3884
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx.v(25): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/uart/uart_tx.v Line: 25
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx.v(26): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/uart/uart_tx.v Line: 26
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx.v(27): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/uart/uart_tx.v Line: 27
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx.v(28): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/uart/uart_tx.v Line: 28
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx.v(29): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/uart/uart_tx.v Line: 29
Warning (10222): Verilog HDL Parameter Declaration warning at uart_rx.v(23): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/uart/uart_rx.v Line: 23
Warning (10222): Verilog HDL Parameter Declaration warning at uart_rx.v(24): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/uart/uart_rx.v Line: 24
Warning (10222): Verilog HDL Parameter Declaration warning at uart_rx.v(25): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/uart/uart_rx.v Line: 25
Warning (10222): Verilog HDL Parameter Declaration warning at uart_rx.v(26): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/uart/uart_rx.v Line: 26
Warning (10222): Verilog HDL Parameter Declaration warning at uart_rx.v(27): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/uart/uart_rx.v Line: 27
Info (12127): Elaborating entity "Basic" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at basic.v(53): truncated value with size 32 to match size of target (16) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 53
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:UART_RX_INST" File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 95
Warning (10230): Verilog HDL assignment warning at uart_rx.v(80): truncated value with size 32 to match size of target (8) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/uart/uart_rx.v Line: 80
Warning (10230): Verilog HDL assignment warning at uart_rx.v(91): truncated value with size 32 to match size of target (8) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/uart/uart_rx.v Line: 91
Warning (10230): Verilog HDL assignment warning at uart_rx.v(120): truncated value with size 32 to match size of target (8) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/uart/uart_rx.v Line: 120
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:UART_TX_INST" File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 104
Warning (10230): Verilog HDL assignment warning at uart_tx.v(68): truncated value with size 32 to match size of target (8) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/uart/uart_tx.v Line: 68
Warning (10230): Verilog HDL assignment warning at uart_tx.v(86): truncated value with size 32 to match size of target (8) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/uart/uart_tx.v Line: 86
Warning (10230): Verilog HDL assignment warning at uart_tx.v(116): truncated value with size 32 to match size of target (8) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/uart/uart_tx.v Line: 116
Info (12128): Elaborating entity "M_main" for hierarchy "M_main:__main" File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 121
Warning (10230): Verilog HDL assignment warning at basic.v(4183): truncated value with size 32 to match size of target (13) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4183
Warning (10230): Verilog HDL assignment warning at basic.v(4305): truncated value with size 16 to match size of target (15) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4305
Warning (10230): Verilog HDL assignment warning at basic.v(4313): truncated value with size 32 to match size of target (16) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4313
Warning (10230): Verilog HDL assignment warning at basic.v(4339): truncated value with size 32 to match size of target (20) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4339
Warning (10230): Verilog HDL assignment warning at basic.v(4355): truncated value with size 16 to match size of target (12) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4355
Warning (10230): Verilog HDL assignment warning at basic.v(4367): truncated value with size 16 to match size of target (15) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4367
Warning (10230): Verilog HDL assignment warning at basic.v(4375): truncated value with size 32 to match size of target (16) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4375
Warning (10230): Verilog HDL assignment warning at basic.v(4401): truncated value with size 32 to match size of target (20) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4401
Warning (10230): Verilog HDL assignment warning at basic.v(4413): truncated value with size 16 to match size of target (8) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4413
Warning (10230): Verilog HDL assignment warning at basic.v(4418): truncated value with size 32 to match size of target (9) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4418
Warning (10230): Verilog HDL assignment warning at basic.v(4429): truncated value with size 32 to match size of target (9) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4429
Warning (10230): Verilog HDL assignment warning at basic.v(4442): truncated value with size 16 to match size of target (15) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4442
Warning (10230): Verilog HDL assignment warning at basic.v(4463): truncated value with size 32 to match size of target (8) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4463
Warning (10230): Verilog HDL assignment warning at basic.v(4484): truncated value with size 32 to match size of target (8) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4484
Warning (10230): Verilog HDL assignment warning at basic.v(4494): truncated value with size 32 to match size of target (8) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4494
Warning (10230): Verilog HDL assignment warning at basic.v(4569): truncated value with size 32 to match size of target (16) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4569
Warning (10230): Verilog HDL assignment warning at basic.v(4586): truncated value with size 32 to match size of target (9) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4586
Warning (10230): Verilog HDL assignment warning at basic.v(4670): truncated value with size 32 to match size of target (16) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4670
Warning (10230): Verilog HDL assignment warning at basic.v(4754): truncated value with size 16 to match size of target (13) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4754
Warning (10230): Verilog HDL assignment warning at basic.v(4762): truncated value with size 16 to match size of target (15) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4762
Warning (10230): Verilog HDL assignment warning at basic.v(4771): truncated value with size 32 to match size of target (9) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4771
Warning (10230): Verilog HDL assignment warning at basic.v(4777): truncated value with size 16 to match size of target (8) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4777
Warning (10230): Verilog HDL assignment warning at basic.v(4856): truncated value with size 32 to match size of target (20) File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4856
Info (12128): Elaborating entity "M_main_mem_dstack" for hierarchy "M_main:__main|M_main_mem_dstack:__mem__dstack" File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4133
Info (12128): Elaborating entity "M_main_mem_rstack" for hierarchy "M_main:__main|M_main_mem_rstack:__mem__rstack" File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4140
Info (12128): Elaborating entity "M_main_mem_rom" for hierarchy "M_main:__main|M_main_mem_rom:__mem__rom" File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4145
Warning (10030): Net "buffer.data_a" at basic.v(175) has no driver or initial value, using a default initial value '0' File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 175
Warning (10030): Net "buffer.waddr_a" at basic.v(175) has no driver or initial value, using a default initial value '0' File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 175
Warning (10030): Net "buffer.we_a" at basic.v(175) has no driver or initial value, using a default initial value '0' File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 175
Info (12128): Elaborating entity "M_main_mem_ram" for hierarchy "M_main:__main|M_main_mem_ram:__mem__ram" File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4157
Info (12128): Elaborating entity "M_main_mem_uartInBuffer" for hierarchy "M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer" File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4169
Info (12128): Elaborating entity "M_main_mem_uartOutBuffer" for hierarchy "M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer" File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 4181
Info (19000): Inferred 6 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_main_mem_ram:__mem__ram|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to NEW_DATA_NO_NBE_READ
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_B set to NEW_DATA_NO_NBE_READ
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_main_mem_rom:__mem__rom|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 3610
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Basic.ram0_M_main_mem_rom_c51cba94.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_main_mem_rstack:__mem__rstack|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_main_mem_dstack:__mem__dstack|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0pm1.tdf
    Info (12023): Found entity 1: altsyncram_0pm1 File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/db/altsyncram_0pm1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i3n1.tdf
    Info (12023): Found entity 1: altsyncram_i3n1 File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/db/altsyncram_i3n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "M_main:__main|M_main_mem_ram:__mem__ram|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "M_main:__main|M_main_mem_ram:__mem__ram|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "NUMWORDS_B" = "32768"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_B" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_99e2.tdf
    Info (12023): Found entity 1: altsyncram_99e2 File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/db/altsyncram_99e2.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/db/decode_8la.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf
    Info (12023): Found entity 1: mux_7hb File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/db/mux_7hb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "M_main:__main|M_main_mem_rom:__mem__rom|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "M_main:__main|M_main_mem_rom:__mem__rom|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "3610"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Basic.ram0_M_main_mem_rom_c51cba94.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_npd1.tdf
    Info (12023): Found entity 1: altsyncram_npd1 File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/db/altsyncram_npd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "M_main:__main|M_main_mem_rstack:__mem__rstack|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "M_main:__main|M_main_mem_rstack:__mem__rstack|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o6n1.tdf
    Info (12023): Found entity 1: altsyncram_o6n1 File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/db/altsyncram_o6n1.tdf Line: 28
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|altsyncram:buffer_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a0" File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/db/altsyncram_0pm1.tdf Line: 38
        Warning (14320): Synthesized away node "M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|altsyncram:buffer_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a1" File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/db/altsyncram_0pm1.tdf Line: 66
        Warning (14320): Synthesized away node "M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|altsyncram:buffer_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a2" File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/db/altsyncram_0pm1.tdf Line: 94
        Warning (14320): Synthesized away node "M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|altsyncram:buffer_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a3" File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/db/altsyncram_0pm1.tdf Line: 122
        Warning (14320): Synthesized away node "M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|altsyncram:buffer_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a4" File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/db/altsyncram_0pm1.tdf Line: 150
        Warning (14320): Synthesized away node "M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|altsyncram:buffer_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a5" File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/db/altsyncram_0pm1.tdf Line: 178
        Warning (14320): Synthesized away node "M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|altsyncram:buffer_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a6" File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/db/altsyncram_0pm1.tdf Line: 206
        Warning (14320): Synthesized away node "M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|altsyncram:buffer_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a7" File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/db/altsyncram_0pm1.tdf Line: 234
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "tx" is stuck at VCC File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 8
Info (286030): Timing-Driven Synthesis is running
Info (17049): 54 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rx" File: /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v Line: 9
Info (21057): Implemented 1223 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 1092 logic cells
    Info (21064): Implemented 120 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 542 megabytes
    Info: Processing ended: Mon Sep 28 07:56:31 2020
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:31


