$date
	Thu Aug 21 18:17:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " cout $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$scope module dut $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var reg 1 " cout $end
$var reg 5 ' result [4:0] $end
$var reg 4 ( sum [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 (
b10 '
b1 &
b1 %
b1 $
b1 #
0"
b10 !
$end
#10
1"
b0 !
b0 (
b10000 '
b1111 #
b1111 %
#20
