\hypertarget{group___f_m_c__18_x_x__43_x_x}{}\section{C\+H\+IP\+: L\+P\+C18xx/43xx F\+L\+A\+SH Memory Controller driver}
\label{group___f_m_c__18_x_x__43_x_x}\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver}}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_l_p_c___f_m_c___t}{L\+P\+C\+\_\+\+F\+M\+C\+\_\+T}
\begin{DoxyCompactList}\small\item\em F\+L\+A\+SH Memory Controller Unit register block structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___f_m_c__18_x_x__43_x_x_ga1c732efb3127d9e699c46b4a89706639}{F\+M\+C\+\_\+\+F\+L\+A\+S\+H\+S\+I\+G\+\_\+\+B\+U\+SY}~(1\+U\+L $<$$<$ 17)
\item 
\#define \hyperlink{group___f_m_c__18_x_x__43_x_x_ga3d2c7a30422c68c08d48b4e4f03a2787}{F\+M\+C\+\_\+\+F\+L\+A\+S\+H\+S\+I\+G\+\_\+\+S\+T\+AT}~(1 $<$$<$ 2)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{cmsis__iccarm_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE} \hyperlink{struct_l_p_c___f_m_c___t}{L\+P\+C\+\_\+\+F\+M\+C\+\_\+T} $\ast$ \hyperlink{group___f_m_c__18_x_x__43_x_x_ga0108061af4fc0814b1d3e2b5b1fc5579}{Chip\+\_\+\+F\+M\+C\+\_\+\+Base\+Addr} (uint8\+\_\+t bank)
\begin{DoxyCompactList}\small\item\em Gets the base address of given bank. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___f_m_c__18_x_x__43_x_x_ga743dd8b5f2e568d1bcf6d641b4587a3c}{Chip\+\_\+\+F\+M\+C\+\_\+\+Compute\+Signature} (uint8\+\_\+t bank, uint32\+\_\+t start, uint32\+\_\+t stop)
\begin{DoxyCompactList}\small\item\em Start computation of a signature for a F\+L\+A\+SH memory range. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___f_m_c__18_x_x__43_x_x_ga413d32194e2866d17bcc98d942fc4dd1}{Chip\+\_\+\+F\+M\+C\+\_\+\+Compute\+Signature\+Blocks} (uint8\+\_\+t bank, uint32\+\_\+t start, uint32\+\_\+t blocks)
\begin{DoxyCompactList}\small\item\em Start computation of a signature for a F\+L\+A\+SH memory address and block count. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___f_m_c__18_x_x__43_x_x_ga270a1f9bf6a1c70415a84ebd7c0065fe}{Chip\+\_\+\+F\+M\+C\+\_\+\+Clear\+Signature\+Busy} (uint8\+\_\+t bank)
\begin{DoxyCompactList}\small\item\em Clear signature generation completion flag. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} bool \hyperlink{group___f_m_c__18_x_x__43_x_x_gaaa287615692d7b693b16ea2b92bb5763}{Chip\+\_\+\+F\+M\+C\+\_\+\+Is\+Signature\+Busy} (uint8\+\_\+t bank)
\begin{DoxyCompactList}\small\item\em Check for signature generation completion. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___f_m_c__18_x_x__43_x_x_gae1022883a7bf2e9094d76e2a9b0aafc6}{Chip\+\_\+\+F\+M\+C\+\_\+\+Get\+Signature} (uint8\+\_\+t bank, int index)
\begin{DoxyCompactList}\small\item\em Returns the generated F\+L\+A\+SH signature value. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___f_m_c__18_x_x__43_x_x_ga1c732efb3127d9e699c46b4a89706639}\label{group___f_m_c__18_x_x__43_x_x_ga1c732efb3127d9e699c46b4a89706639}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver}!F\+M\+C\+\_\+\+F\+L\+A\+S\+H\+S\+I\+G\+\_\+\+B\+U\+SY@{F\+M\+C\+\_\+\+F\+L\+A\+S\+H\+S\+I\+G\+\_\+\+B\+U\+SY}}
\index{F\+M\+C\+\_\+\+F\+L\+A\+S\+H\+S\+I\+G\+\_\+\+B\+U\+SY@{F\+M\+C\+\_\+\+F\+L\+A\+S\+H\+S\+I\+G\+\_\+\+B\+U\+SY}!C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver}}
\subsubsection{\texorpdfstring{F\+M\+C\+\_\+\+F\+L\+A\+S\+H\+S\+I\+G\+\_\+\+B\+U\+SY}{FMC\_FLASHSIG\_BUSY}}
{\footnotesize\ttfamily \#define F\+M\+C\+\_\+\+F\+L\+A\+S\+H\+S\+I\+G\+\_\+\+B\+U\+SY~(1\+U\+L $<$$<$ 17)}



Definition at line 61 of file fmc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___f_m_c__18_x_x__43_x_x_ga3d2c7a30422c68c08d48b4e4f03a2787}\label{group___f_m_c__18_x_x__43_x_x_ga3d2c7a30422c68c08d48b4e4f03a2787}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver}!F\+M\+C\+\_\+\+F\+L\+A\+S\+H\+S\+I\+G\+\_\+\+S\+T\+AT@{F\+M\+C\+\_\+\+F\+L\+A\+S\+H\+S\+I\+G\+\_\+\+S\+T\+AT}}
\index{F\+M\+C\+\_\+\+F\+L\+A\+S\+H\+S\+I\+G\+\_\+\+S\+T\+AT@{F\+M\+C\+\_\+\+F\+L\+A\+S\+H\+S\+I\+G\+\_\+\+S\+T\+AT}!C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver}}
\subsubsection{\texorpdfstring{F\+M\+C\+\_\+\+F\+L\+A\+S\+H\+S\+I\+G\+\_\+\+S\+T\+AT}{FMC\_FLASHSIG\_STAT}}
{\footnotesize\ttfamily \#define F\+M\+C\+\_\+\+F\+L\+A\+S\+H\+S\+I\+G\+\_\+\+S\+T\+AT~(1 $<$$<$ 2)}



Definition at line 64 of file fmc\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Function Documentation}
\mbox{\Hypertarget{group___f_m_c__18_x_x__43_x_x_ga0108061af4fc0814b1d3e2b5b1fc5579}\label{group___f_m_c__18_x_x__43_x_x_ga0108061af4fc0814b1d3e2b5b1fc5579}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver}!Chip\+\_\+\+F\+M\+C\+\_\+\+Base\+Addr@{Chip\+\_\+\+F\+M\+C\+\_\+\+Base\+Addr}}
\index{Chip\+\_\+\+F\+M\+C\+\_\+\+Base\+Addr@{Chip\+\_\+\+F\+M\+C\+\_\+\+Base\+Addr}!C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+F\+M\+C\+\_\+\+Base\+Addr()}{Chip\_FMC\_BaseAddr()}}
{\footnotesize\ttfamily \hyperlink{cmsis__iccarm_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE} \hyperlink{struct_l_p_c___f_m_c___t}{L\+P\+C\+\_\+\+F\+M\+C\+\_\+T}$\ast$ Chip\+\_\+\+F\+M\+C\+\_\+\+Base\+Addr (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{bank }\end{DoxyParamCaption})}



Gets the base address of given bank. 


\begin{DoxyParams}{Parameters}
{\em 0} & -\/ Bank 0; 1 -\/ Bank 1 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Base address corresponding to given bank 
\end{DoxyReturn}


Definition at line 71 of file fmc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___f_m_c__18_x_x__43_x_x_ga270a1f9bf6a1c70415a84ebd7c0065fe}\label{group___f_m_c__18_x_x__43_x_x_ga270a1f9bf6a1c70415a84ebd7c0065fe}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver}!Chip\+\_\+\+F\+M\+C\+\_\+\+Clear\+Signature\+Busy@{Chip\+\_\+\+F\+M\+C\+\_\+\+Clear\+Signature\+Busy}}
\index{Chip\+\_\+\+F\+M\+C\+\_\+\+Clear\+Signature\+Busy@{Chip\+\_\+\+F\+M\+C\+\_\+\+Clear\+Signature\+Busy}!C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+F\+M\+C\+\_\+\+Clear\+Signature\+Busy()}{Chip\_FMC\_ClearSignatureBusy()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+F\+M\+C\+\_\+\+Clear\+Signature\+Busy (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{bank }\end{DoxyParamCaption})}



Clear signature generation completion flag. 


\begin{DoxyParams}{Parameters}
{\em bank} & \+: F\+L\+A\+SH bank, A = 0, B = 1 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 120 of file fmc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___f_m_c__18_x_x__43_x_x_ga743dd8b5f2e568d1bcf6d641b4587a3c}\label{group___f_m_c__18_x_x__43_x_x_ga743dd8b5f2e568d1bcf6d641b4587a3c}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver}!Chip\+\_\+\+F\+M\+C\+\_\+\+Compute\+Signature@{Chip\+\_\+\+F\+M\+C\+\_\+\+Compute\+Signature}}
\index{Chip\+\_\+\+F\+M\+C\+\_\+\+Compute\+Signature@{Chip\+\_\+\+F\+M\+C\+\_\+\+Compute\+Signature}!C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+F\+M\+C\+\_\+\+Compute\+Signature()}{Chip\_FMC\_ComputeSignature()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+F\+M\+C\+\_\+\+Compute\+Signature (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{bank,  }\item[{uint32\+\_\+t}]{start,  }\item[{uint32\+\_\+t}]{stop }\end{DoxyParamCaption})}



Start computation of a signature for a F\+L\+A\+SH memory range. 


\begin{DoxyParams}{Parameters}
{\em bank} & \+: F\+L\+A\+SH bank, A = 0, B = 1 \\
\hline
{\em start} & \+: Starting F\+L\+A\+SH address for computation, must be aligned on 16 byte boundary \\
\hline
{\em stop} & \+: Ending F\+L\+A\+SH address for computation, must be aligned on 16 byte boundary \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Only bits 20..4 are used for the F\+L\+A\+SH signature computation. Use the \hyperlink{group___f_m_c__18_x_x__43_x_x_gaaa287615692d7b693b16ea2b92bb5763}{Chip\+\_\+\+F\+M\+C\+\_\+\+Is\+Signature\+Busy()} function to determine when the signature computation operation is complete and use the \hyperlink{group___f_m_c__18_x_x__43_x_x_gae1022883a7bf2e9094d76e2a9b0aafc6}{Chip\+\_\+\+F\+M\+C\+\_\+\+Get\+Signature()} function to get the computed signature. 
\end{DoxyNote}


Definition at line 91 of file fmc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___f_m_c__18_x_x__43_x_x_ga413d32194e2866d17bcc98d942fc4dd1}\label{group___f_m_c__18_x_x__43_x_x_ga413d32194e2866d17bcc98d942fc4dd1}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver}!Chip\+\_\+\+F\+M\+C\+\_\+\+Compute\+Signature\+Blocks@{Chip\+\_\+\+F\+M\+C\+\_\+\+Compute\+Signature\+Blocks}}
\index{Chip\+\_\+\+F\+M\+C\+\_\+\+Compute\+Signature\+Blocks@{Chip\+\_\+\+F\+M\+C\+\_\+\+Compute\+Signature\+Blocks}!C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+F\+M\+C\+\_\+\+Compute\+Signature\+Blocks()}{Chip\_FMC\_ComputeSignatureBlocks()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+F\+M\+C\+\_\+\+Compute\+Signature\+Blocks (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{bank,  }\item[{uint32\+\_\+t}]{start,  }\item[{uint32\+\_\+t}]{blocks }\end{DoxyParamCaption})}



Start computation of a signature for a F\+L\+A\+SH memory address and block count. 


\begin{DoxyParams}{Parameters}
{\em bank} & \+: F\+L\+A\+SH bank, A = 0, B = 1 \\
\hline
{\em start} & \+: Starting F\+L\+A\+SH address for computation, must be aligned on 16 byte boundary \\
\hline
{\em blocks} & \+: Number of 16 byte blocks used for computation \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Only bits 20..4 are used for the F\+L\+A\+SH signature computation. Use the \hyperlink{group___f_m_c__18_x_x__43_x_x_gaaa287615692d7b693b16ea2b92bb5763}{Chip\+\_\+\+F\+M\+C\+\_\+\+Is\+Signature\+Busy()} function to determine when the signature computation operation is complete and the \hyperlink{group___f_m_c__18_x_x__43_x_x_gae1022883a7bf2e9094d76e2a9b0aafc6}{Chip\+\_\+\+F\+M\+C\+\_\+\+Get\+Signature()} function to get the computed signature. 
\end{DoxyNote}


Definition at line 110 of file fmc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___f_m_c__18_x_x__43_x_x_gae1022883a7bf2e9094d76e2a9b0aafc6}\label{group___f_m_c__18_x_x__43_x_x_gae1022883a7bf2e9094d76e2a9b0aafc6}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver}!Chip\+\_\+\+F\+M\+C\+\_\+\+Get\+Signature@{Chip\+\_\+\+F\+M\+C\+\_\+\+Get\+Signature}}
\index{Chip\+\_\+\+F\+M\+C\+\_\+\+Get\+Signature@{Chip\+\_\+\+F\+M\+C\+\_\+\+Get\+Signature}!C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+F\+M\+C\+\_\+\+Get\+Signature()}{Chip\_FMC\_GetSignature()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+F\+M\+C\+\_\+\+Get\+Signature (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{bank,  }\item[{int}]{index }\end{DoxyParamCaption})}



Returns the generated F\+L\+A\+SH signature value. 


\begin{DoxyParams}{Parameters}
{\em bank} & \+: F\+L\+A\+SH bank, A = 0, B = 1 \\
\hline
{\em index} & \+: Signature index to get -\/ use 0 to F\+M\+S\+W0, 1 to F\+M\+S\+W1, etc. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
the generated F\+L\+A\+SH signature value 
\end{DoxyReturn}


Definition at line 141 of file fmc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___f_m_c__18_x_x__43_x_x_gaaa287615692d7b693b16ea2b92bb5763}\label{group___f_m_c__18_x_x__43_x_x_gaaa287615692d7b693b16ea2b92bb5763}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver}!Chip\+\_\+\+F\+M\+C\+\_\+\+Is\+Signature\+Busy@{Chip\+\_\+\+F\+M\+C\+\_\+\+Is\+Signature\+Busy}}
\index{Chip\+\_\+\+F\+M\+C\+\_\+\+Is\+Signature\+Busy@{Chip\+\_\+\+F\+M\+C\+\_\+\+Is\+Signature\+Busy}!C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx F\+L\+A\+S\+H Memory Controller driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+F\+M\+C\+\_\+\+Is\+Signature\+Busy()}{Chip\_FMC\_IsSignatureBusy()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} bool Chip\+\_\+\+F\+M\+C\+\_\+\+Is\+Signature\+Busy (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{bank }\end{DoxyParamCaption})}



Check for signature generation completion. 


\begin{DoxyParams}{Parameters}
{\em bank} & \+: F\+L\+A\+SH bank, A = 0, B = 1 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
true if the signature computation is running, false if finished 
\end{DoxyReturn}


Definition at line 130 of file fmc\+\_\+18xx\+\_\+43xx.\+h.

