#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Nov 23 15:42:14 2024
# Process ID: 7932
# Current directory: D:/Verilog/Verilog/mini_project_dht11
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14308 D:\Verilog\Verilog\mini_project_dht11\mini_project_dht11.xpr
# Log file: D:/Verilog/Verilog/mini_project_dht11/vivado.log
# Journal file: D:/Verilog/Verilog/mini_project_dht11\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Verilog/Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/Verilog/Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc
add_files -fileset constrs_1 -norecurse D:/Verilog/Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc
import_files -fileset constrs_1 D:/Verilog/Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
export_ip_user_files -of_objects  [get_files D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v] -no_script -reset -force -quiet
remove_files  D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
export_ip_user_files -of_objects  [get_files D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/start_signal.v] -no_script -reset -force -quiet
remove_files  D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/start_signal.v
synth_design -rtl -rtl_skip_mlo -name rtl_1
close [ open D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v w ]
add_files D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
