
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fallocate_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004012b8 <.init>:
  4012b8:	stp	x29, x30, [sp, #-16]!
  4012bc:	mov	x29, sp
  4012c0:	bl	4016c0 <ferror@plt+0x60>
  4012c4:	ldp	x29, x30, [sp], #16
  4012c8:	ret

Disassembly of section .plt:

00000000004012d0 <memcpy@plt-0x20>:
  4012d0:	stp	x16, x30, [sp, #-16]!
  4012d4:	adrp	x16, 414000 <ferror@plt+0x129a0>
  4012d8:	ldr	x17, [x16, #4088]
  4012dc:	add	x16, x16, #0xff8
  4012e0:	br	x17
  4012e4:	nop
  4012e8:	nop
  4012ec:	nop

00000000004012f0 <memcpy@plt>:
  4012f0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4012f4:	ldr	x17, [x16]
  4012f8:	add	x16, x16, #0x0
  4012fc:	br	x17

0000000000401300 <_exit@plt>:
  401300:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401304:	ldr	x17, [x16, #8]
  401308:	add	x16, x16, #0x8
  40130c:	br	x17

0000000000401310 <strtoul@plt>:
  401310:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401314:	ldr	x17, [x16, #16]
  401318:	add	x16, x16, #0x10
  40131c:	br	x17

0000000000401320 <strlen@plt>:
  401320:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401324:	ldr	x17, [x16, #24]
  401328:	add	x16, x16, #0x18
  40132c:	br	x17

0000000000401330 <fputs@plt>:
  401330:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401334:	ldr	x17, [x16, #32]
  401338:	add	x16, x16, #0x20
  40133c:	br	x17

0000000000401340 <exit@plt>:
  401340:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401344:	ldr	x17, [x16, #40]
  401348:	add	x16, x16, #0x28
  40134c:	br	x17

0000000000401350 <dup@plt>:
  401350:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401354:	ldr	x17, [x16, #48]
  401358:	add	x16, x16, #0x30
  40135c:	br	x17

0000000000401360 <posix_fallocate@plt>:
  401360:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401364:	ldr	x17, [x16, #56]
  401368:	add	x16, x16, #0x38
  40136c:	br	x17

0000000000401370 <strtoimax@plt>:
  401370:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401374:	ldr	x17, [x16, #64]
  401378:	add	x16, x16, #0x40
  40137c:	br	x17

0000000000401380 <strtod@plt>:
  401380:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401384:	ldr	x17, [x16, #72]
  401388:	add	x16, x16, #0x48
  40138c:	br	x17

0000000000401390 <__cxa_atexit@plt>:
  401390:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401394:	ldr	x17, [x16, #80]
  401398:	add	x16, x16, #0x50
  40139c:	br	x17

00000000004013a0 <fputc@plt>:
  4013a0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4013a4:	ldr	x17, [x16, #88]
  4013a8:	add	x16, x16, #0x58
  4013ac:	br	x17

00000000004013b0 <lseek@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4013b4:	ldr	x17, [x16, #96]
  4013b8:	add	x16, x16, #0x60
  4013bc:	br	x17

00000000004013c0 <snprintf@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4013c4:	ldr	x17, [x16, #104]
  4013c8:	add	x16, x16, #0x68
  4013cc:	br	x17

00000000004013d0 <localeconv@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4013d4:	ldr	x17, [x16, #112]
  4013d8:	add	x16, x16, #0x70
  4013dc:	br	x17

00000000004013e0 <fileno@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4013e4:	ldr	x17, [x16, #120]
  4013e8:	add	x16, x16, #0x78
  4013ec:	br	x17

00000000004013f0 <fsync@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4013f4:	ldr	x17, [x16, #128]
  4013f8:	add	x16, x16, #0x80
  4013fc:	br	x17

0000000000401400 <malloc@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401404:	ldr	x17, [x16, #136]
  401408:	add	x16, x16, #0x88
  40140c:	br	x17

0000000000401410 <open@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401414:	ldr	x17, [x16, #144]
  401418:	add	x16, x16, #0x90
  40141c:	br	x17

0000000000401420 <strncmp@plt>:
  401420:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401424:	ldr	x17, [x16, #152]
  401428:	add	x16, x16, #0x98
  40142c:	br	x17

0000000000401430 <bindtextdomain@plt>:
  401430:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401434:	ldr	x17, [x16, #160]
  401438:	add	x16, x16, #0xa0
  40143c:	br	x17

0000000000401440 <__libc_start_main@plt>:
  401440:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401444:	ldr	x17, [x16, #168]
  401448:	add	x16, x16, #0xa8
  40144c:	br	x17

0000000000401450 <fgetc@plt>:
  401450:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401454:	ldr	x17, [x16, #176]
  401458:	add	x16, x16, #0xb0
  40145c:	br	x17

0000000000401460 <getpagesize@plt>:
  401460:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401464:	ldr	x17, [x16, #184]
  401468:	add	x16, x16, #0xb8
  40146c:	br	x17

0000000000401470 <strdup@plt>:
  401470:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401474:	ldr	x17, [x16, #192]
  401478:	add	x16, x16, #0xc0
  40147c:	br	x17

0000000000401480 <close@plt>:
  401480:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401484:	ldr	x17, [x16, #200]
  401488:	add	x16, x16, #0xc8
  40148c:	br	x17

0000000000401490 <__gmon_start__@plt>:
  401490:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401494:	ldr	x17, [x16, #208]
  401498:	add	x16, x16, #0xd0
  40149c:	br	x17

00000000004014a0 <strtoumax@plt>:
  4014a0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4014a4:	ldr	x17, [x16, #216]
  4014a8:	add	x16, x16, #0xd8
  4014ac:	br	x17

00000000004014b0 <abort@plt>:
  4014b0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4014b4:	ldr	x17, [x16, #224]
  4014b8:	add	x16, x16, #0xe0
  4014bc:	br	x17

00000000004014c0 <posix_fadvise@plt>:
  4014c0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4014c4:	ldr	x17, [x16, #232]
  4014c8:	add	x16, x16, #0xe8
  4014cc:	br	x17

00000000004014d0 <textdomain@plt>:
  4014d0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4014d4:	ldr	x17, [x16, #240]
  4014d8:	add	x16, x16, #0xf0
  4014dc:	br	x17

00000000004014e0 <getopt_long@plt>:
  4014e0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4014e4:	ldr	x17, [x16, #248]
  4014e8:	add	x16, x16, #0xf8
  4014ec:	br	x17

00000000004014f0 <strcmp@plt>:
  4014f0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4014f4:	ldr	x17, [x16, #256]
  4014f8:	add	x16, x16, #0x100
  4014fc:	br	x17

0000000000401500 <warn@plt>:
  401500:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401504:	ldr	x17, [x16, #264]
  401508:	add	x16, x16, #0x108
  40150c:	br	x17

0000000000401510 <__ctype_b_loc@plt>:
  401510:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401514:	ldr	x17, [x16, #272]
  401518:	add	x16, x16, #0x110
  40151c:	br	x17

0000000000401520 <strtol@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401524:	ldr	x17, [x16, #280]
  401528:	add	x16, x16, #0x118
  40152c:	br	x17

0000000000401530 <free@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401534:	ldr	x17, [x16, #288]
  401538:	add	x16, x16, #0x120
  40153c:	br	x17

0000000000401540 <vasprintf@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401544:	ldr	x17, [x16, #296]
  401548:	add	x16, x16, #0x128
  40154c:	br	x17

0000000000401550 <strndup@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401554:	ldr	x17, [x16, #304]
  401558:	add	x16, x16, #0x130
  40155c:	br	x17

0000000000401560 <strspn@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401564:	ldr	x17, [x16, #312]
  401568:	add	x16, x16, #0x138
  40156c:	br	x17

0000000000401570 <strchr@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401574:	ldr	x17, [x16, #320]
  401578:	add	x16, x16, #0x140
  40157c:	br	x17

0000000000401580 <pread@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401584:	ldr	x17, [x16, #328]
  401588:	add	x16, x16, #0x148
  40158c:	br	x17

0000000000401590 <fflush@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401594:	ldr	x17, [x16, #336]
  401598:	add	x16, x16, #0x150
  40159c:	br	x17

00000000004015a0 <warnx@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4015a4:	ldr	x17, [x16, #344]
  4015a8:	add	x16, x16, #0x158
  4015ac:	br	x17

00000000004015b0 <memchr@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4015b4:	ldr	x17, [x16, #352]
  4015b8:	add	x16, x16, #0x160
  4015bc:	br	x17

00000000004015c0 <__fxstat@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4015c4:	ldr	x17, [x16, #360]
  4015c8:	add	x16, x16, #0x168
  4015cc:	br	x17

00000000004015d0 <dcgettext@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4015d4:	ldr	x17, [x16, #368]
  4015d8:	add	x16, x16, #0x170
  4015dc:	br	x17

00000000004015e0 <errx@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4015e4:	ldr	x17, [x16, #376]
  4015e8:	add	x16, x16, #0x178
  4015ec:	br	x17

00000000004015f0 <fallocate@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x139a0>
  4015f4:	ldr	x17, [x16, #384]
  4015f8:	add	x16, x16, #0x180
  4015fc:	br	x17

0000000000401600 <strcspn@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401604:	ldr	x17, [x16, #392]
  401608:	add	x16, x16, #0x188
  40160c:	br	x17

0000000000401610 <printf@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401614:	ldr	x17, [x16, #400]
  401618:	add	x16, x16, #0x190
  40161c:	br	x17

0000000000401620 <__errno_location@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401624:	ldr	x17, [x16, #408]
  401628:	add	x16, x16, #0x198
  40162c:	br	x17

0000000000401630 <fprintf@plt>:
  401630:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401634:	ldr	x17, [x16, #416]
  401638:	add	x16, x16, #0x1a0
  40163c:	br	x17

0000000000401640 <err@plt>:
  401640:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401644:	ldr	x17, [x16, #424]
  401648:	add	x16, x16, #0x1a8
  40164c:	br	x17

0000000000401650 <setlocale@plt>:
  401650:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401654:	ldr	x17, [x16, #432]
  401658:	add	x16, x16, #0x1b0
  40165c:	br	x17

0000000000401660 <ferror@plt>:
  401660:	adrp	x16, 415000 <ferror@plt+0x139a0>
  401664:	ldr	x17, [x16, #440]
  401668:	add	x16, x16, #0x1b8
  40166c:	br	x17

Disassembly of section .text:

0000000000401670 <.text>:
  401670:	mov	x29, #0x0                   	// #0
  401674:	mov	x30, #0x0                   	// #0
  401678:	mov	x5, x0
  40167c:	ldr	x1, [sp]
  401680:	add	x2, sp, #0x8
  401684:	mov	x6, sp
  401688:	movz	x0, #0x0, lsl #48
  40168c:	movk	x0, #0x0, lsl #32
  401690:	movk	x0, #0x40, lsl #16
  401694:	movk	x0, #0x177c
  401698:	movz	x3, #0x0, lsl #48
  40169c:	movk	x3, #0x0, lsl #32
  4016a0:	movk	x3, #0x40, lsl #16
  4016a4:	movk	x3, #0x3b00
  4016a8:	movz	x4, #0x0, lsl #48
  4016ac:	movk	x4, #0x0, lsl #32
  4016b0:	movk	x4, #0x40, lsl #16
  4016b4:	movk	x4, #0x3b80
  4016b8:	bl	401440 <__libc_start_main@plt>
  4016bc:	bl	4014b0 <abort@plt>
  4016c0:	adrp	x0, 414000 <ferror@plt+0x129a0>
  4016c4:	ldr	x0, [x0, #4064]
  4016c8:	cbz	x0, 4016d0 <ferror@plt+0x70>
  4016cc:	b	401490 <__gmon_start__@plt>
  4016d0:	ret
  4016d4:	nop
  4016d8:	adrp	x0, 415000 <ferror@plt+0x139a0>
  4016dc:	add	x0, x0, #0x1d8
  4016e0:	adrp	x1, 415000 <ferror@plt+0x139a0>
  4016e4:	add	x1, x1, #0x1d8
  4016e8:	cmp	x1, x0
  4016ec:	b.eq	401704 <ferror@plt+0xa4>  // b.none
  4016f0:	adrp	x1, 403000 <ferror@plt+0x19a0>
  4016f4:	ldr	x1, [x1, #3008]
  4016f8:	cbz	x1, 401704 <ferror@plt+0xa4>
  4016fc:	mov	x16, x1
  401700:	br	x16
  401704:	ret
  401708:	adrp	x0, 415000 <ferror@plt+0x139a0>
  40170c:	add	x0, x0, #0x1d8
  401710:	adrp	x1, 415000 <ferror@plt+0x139a0>
  401714:	add	x1, x1, #0x1d8
  401718:	sub	x1, x1, x0
  40171c:	lsr	x2, x1, #63
  401720:	add	x1, x2, x1, asr #3
  401724:	cmp	xzr, x1, asr #1
  401728:	asr	x1, x1, #1
  40172c:	b.eq	401744 <ferror@plt+0xe4>  // b.none
  401730:	adrp	x2, 403000 <ferror@plt+0x19a0>
  401734:	ldr	x2, [x2, #3016]
  401738:	cbz	x2, 401744 <ferror@plt+0xe4>
  40173c:	mov	x16, x2
  401740:	br	x16
  401744:	ret
  401748:	stp	x29, x30, [sp, #-32]!
  40174c:	mov	x29, sp
  401750:	str	x19, [sp, #16]
  401754:	adrp	x19, 415000 <ferror@plt+0x139a0>
  401758:	ldrb	w0, [x19, #512]
  40175c:	cbnz	w0, 40176c <ferror@plt+0x10c>
  401760:	bl	4016d8 <ferror@plt+0x78>
  401764:	mov	w0, #0x1                   	// #1
  401768:	strb	w0, [x19, #512]
  40176c:	ldr	x19, [sp, #16]
  401770:	ldp	x29, x30, [sp], #32
  401774:	ret
  401778:	b	401708 <ferror@plt+0xa8>
  40177c:	sub	sp, sp, #0x120
  401780:	stp	x24, x23, [sp, #240]
  401784:	mov	x23, x1
  401788:	adrp	x1, 404000 <ferror@plt+0x29a0>
  40178c:	stp	x20, x19, [sp, #272]
  401790:	mov	w20, w0
  401794:	add	x1, x1, #0x2f2
  401798:	mov	w0, #0x6                   	// #6
  40179c:	stp	x29, x30, [sp, #192]
  4017a0:	stp	x28, x27, [sp, #208]
  4017a4:	stp	x26, x25, [sp, #224]
  4017a8:	stp	x22, x21, [sp, #256]
  4017ac:	add	x29, sp, #0xc0
  4017b0:	stp	xzr, xzr, [sp, #40]
  4017b4:	bl	401650 <setlocale@plt>
  4017b8:	adrp	x19, 403000 <ferror@plt+0x19a0>
  4017bc:	add	x19, x19, #0xf02
  4017c0:	adrp	x1, 403000 <ferror@plt+0x19a0>
  4017c4:	add	x1, x1, #0xf0d
  4017c8:	mov	x0, x19
  4017cc:	bl	401430 <bindtextdomain@plt>
  4017d0:	mov	x0, x19
  4017d4:	bl	4014d0 <textdomain@plt>
  4017d8:	adrp	x0, 402000 <ferror@plt+0x9a0>
  4017dc:	add	x0, x0, #0x228
  4017e0:	bl	403b88 <ferror@plt+0x2528>
  4017e4:	adrp	x2, 403000 <ferror@plt+0x19a0>
  4017e8:	adrp	x3, 403000 <ferror@plt+0x19a0>
  4017ec:	add	x2, x2, #0xf1f
  4017f0:	add	x3, x3, #0xc00
  4017f4:	mov	w0, w20
  4017f8:	mov	x1, x23
  4017fc:	mov	x4, xzr
  401800:	bl	4014e0 <getopt_long@plt>
  401804:	cmn	w0, #0x1
  401808:	b.eq	401984 <ferror@plt+0x324>  // b.none
  40180c:	adrp	x27, 403000 <ferror@plt+0x19a0>
  401810:	adrp	x24, 403000 <ferror@plt+0x19a0>
  401814:	adrp	x25, 403000 <ferror@plt+0x19a0>
  401818:	mov	x19, xzr
  40181c:	mov	w22, wzr
  401820:	mov	w21, wzr
  401824:	mov	x8, #0xfffffffffffffffe    	// #-2
  401828:	add	x27, x27, #0xbd0
  40182c:	add	x24, x24, #0xf1f
  401830:	add	x25, x25, #0xc00
  401834:	add	x26, sp, #0x28
  401838:	str	wzr, [sp, #24]
  40183c:	str	x8, [sp, #32]
  401840:	subs	w8, w0, #0x63
  401844:	b.lt	4018b4 <ferror@plt+0x254>  // b.tstop
  401848:	adrp	x28, 403000 <ferror@plt+0x19a0>
  40184c:	mov	x9, xzr
  401850:	mov	w10, #0x63                  	// #99
  401854:	add	x28, x28, #0xda0
  401858:	cbz	w10, 4018a0 <ferror@plt+0x240>
  40185c:	cmp	w10, w0
  401860:	b.gt	4018a0 <ferror@plt+0x240>
  401864:	mov	w11, #0x4                   	// #4
  401868:	cmp	w10, w0
  40186c:	b.eq	401888 <ferror@plt+0x228>  // b.none
  401870:	ldr	w10, [x28, x11]
  401874:	cbz	w10, 4018a0 <ferror@plt+0x240>
  401878:	cmp	w10, w0
  40187c:	add	x11, x11, #0x4
  401880:	b.le	401868 <ferror@plt+0x208>
  401884:	b	4018a0 <ferror@plt+0x240>
  401888:	ldr	w10, [x26, x9, lsl #2]
  40188c:	cbz	w10, 40189c <ferror@plt+0x23c>
  401890:	cmp	w10, w0
  401894:	b.eq	4018a0 <ferror@plt+0x240>  // b.none
  401898:	b	401d68 <ferror@plt+0x708>
  40189c:	str	w0, [x26, x9, lsl #2]
  4018a0:	ldr	w10, [x28, #64]!
  4018a4:	cbz	w10, 4018b4 <ferror@plt+0x254>
  4018a8:	cmp	w10, w0
  4018ac:	add	x9, x9, #0x1
  4018b0:	b.le	401858 <ferror@plt+0x1f8>
  4018b4:	cmp	w8, #0x17
  4018b8:	b.hi	401e3c <ferror@plt+0x7dc>  // b.pmore
  4018bc:	adr	x9, 4018d0 <ferror@plt+0x270>
  4018c0:	ldrh	w10, [x27, x8, lsl #1]
  4018c4:	add	x9, x9, x10, lsl #2
  4018c8:	mov	w28, #0x1                   	// #1
  4018cc:	br	x9
  4018d0:	orr	w21, w21, #0x8
  4018d4:	b	401958 <ferror@plt+0x2f8>
  4018d8:	orr	w21, w21, #0x10
  4018dc:	b	401958 <ferror@plt+0x2f8>
  4018e0:	adrp	x9, 415000 <ferror@plt+0x139a0>
  4018e4:	ldr	w8, [x9, #520]
  4018e8:	add	w8, w8, #0x1
  4018ec:	str	w8, [x9, #520]
  4018f0:	b	401958 <ferror@plt+0x2f8>
  4018f4:	adrp	x8, 415000 <ferror@plt+0x139a0>
  4018f8:	ldr	x0, [x8, #480]
  4018fc:	add	x1, sp, #0x38
  401900:	bl	4026dc <ferror@plt+0x107c>
  401904:	ldr	x8, [sp, #56]
  401908:	cmp	w0, #0x0
  40190c:	csinv	x19, x8, xzr, eq  // eq = none
  401910:	b	401958 <ferror@plt+0x2f8>
  401914:	orr	w21, w21, #0x3
  401918:	b	401958 <ferror@plt+0x2f8>
  40191c:	mov	w8, #0x1                   	// #1
  401920:	str	w8, [sp, #24]
  401924:	b	401958 <ferror@plt+0x2f8>
  401928:	orr	w21, w21, #0x1
  40192c:	b	401958 <ferror@plt+0x2f8>
  401930:	adrp	x8, 415000 <ferror@plt+0x139a0>
  401934:	ldr	x0, [x8, #480]
  401938:	add	x1, sp, #0x38
  40193c:	bl	4026dc <ferror@plt+0x107c>
  401940:	ldr	x8, [sp, #56]
  401944:	cmp	w0, #0x0
  401948:	csinv	x8, x8, xzr, eq  // eq = none
  40194c:	str	x8, [sp, #32]
  401950:	b	401958 <ferror@plt+0x2f8>
  401954:	orr	w21, w21, #0x20
  401958:	mov	w28, w22
  40195c:	mov	w0, w20
  401960:	mov	x1, x23
  401964:	mov	x2, x24
  401968:	mov	x3, x25
  40196c:	mov	x4, xzr
  401970:	bl	4014e0 <getopt_long@plt>
  401974:	cmn	w0, #0x1
  401978:	mov	w22, w28
  40197c:	b.ne	401840 <ferror@plt+0x1e0>  // b.any
  401980:	b	40199c <ferror@plt+0x33c>
  401984:	mov	x8, #0xfffffffffffffffe    	// #-2
  401988:	mov	w21, wzr
  40198c:	mov	w28, wzr
  401990:	str	wzr, [sp, #24]
  401994:	mov	x19, xzr
  401998:	str	x8, [sp, #32]
  40199c:	adrp	x8, 415000 <ferror@plt+0x139a0>
  4019a0:	ldrsw	x9, [x8, #488]
  4019a4:	cmp	w9, w20
  4019a8:	b.eq	401ed0 <ferror@plt+0x870>  // b.none
  4019ac:	add	w10, w9, #0x1
  4019b0:	str	w10, [x8, #488]
  4019b4:	ldr	x0, [x23, x9, lsl #3]
  4019b8:	ldr	x22, [sp, #32]
  4019bc:	adrp	x23, 415000 <ferror@plt+0x139a0>
  4019c0:	cmp	w10, w20
  4019c4:	str	x0, [x23, #528]
  4019c8:	b.ne	401edc <ferror@plt+0x87c>  // b.any
  4019cc:	cmn	x22, #0x2
  4019d0:	cbz	w28, 401a70 <ferror@plt+0x410>
  4019d4:	csel	x22, xzr, x22, eq  // eq = none
  4019d8:	tbnz	x22, #63, 401a7c <ferror@plt+0x41c>
  4019dc:	tbnz	x19, #63, 401ee8 <ferror@plt+0x888>
  4019e0:	orr	w8, w21, w28
  4019e4:	mov	w9, #0x2                   	// #2
  4019e8:	cmp	w8, #0x0
  4019ec:	mov	w8, #0x42                  	// #66
  4019f0:	csel	w1, w8, w9, eq  // eq = none
  4019f4:	mov	w2, #0x1b6                 	// #438
  4019f8:	bl	401410 <open@plt>
  4019fc:	tbnz	w0, #31, 401ef4 <ferror@plt+0x894>
  401a00:	mov	w20, w0
  401a04:	cbz	w28, 401a88 <ferror@plt+0x428>
  401a08:	add	x8, x22, x19
  401a0c:	cmp	x22, #0x0
  401a10:	csel	x21, xzr, x8, eq  // eq = none
  401a14:	bl	401460 <getpagesize@plt>
  401a18:	mov	w26, w0
  401a1c:	add	x1, sp, #0x38
  401a20:	mov	w0, w20
  401a24:	bl	403b98 <ferror@plt+0x2538>
  401a28:	cbnz	w0, 401f0c <ferror@plt+0x8ac>
  401a2c:	ldrsw	x28, [sp, #112]
  401a30:	mov	w0, w20
  401a34:	mov	x1, x19
  401a38:	mov	w2, wzr
  401a3c:	bl	4013b0 <lseek@plt>
  401a40:	tbnz	x0, #63, 401f18 <ferror@plt+0x8b8>
  401a44:	add	x24, x28, #0x8
  401a48:	mov	x0, x24
  401a4c:	bl	401400 <malloc@plt>
  401a50:	mov	x22, x0
  401a54:	cbz	x24, 401a5c <ferror@plt+0x3fc>
  401a58:	cbz	x22, 401f3c <ferror@plt+0x8dc>
  401a5c:	cbz	x21, 401ac4 <ferror@plt+0x464>
  401a60:	cmp	x21, x19
  401a64:	b.gt	401ac4 <ferror@plt+0x464>
  401a68:	str	xzr, [sp, #16]
  401a6c:	b	401ca8 <ferror@plt+0x648>
  401a70:	b.eq	401f50 <ferror@plt+0x8f0>  // b.none
  401a74:	cmp	x22, #0x0
  401a78:	b.gt	4019dc <ferror@plt+0x37c>
  401a7c:	adrp	x1, 403000 <ferror@plt+0x19a0>
  401a80:	add	x1, x1, #0xfa8
  401a84:	b	401f58 <ferror@plt+0x8f8>
  401a88:	ldr	w8, [sp, #24]
  401a8c:	cbz	w8, 401d14 <ferror@plt+0x6b4>
  401a90:	mov	w0, w20
  401a94:	mov	x1, x19
  401a98:	mov	x2, x22
  401a9c:	bl	401360 <posix_fallocate@plt>
  401aa0:	tbz	w0, #31, 401d28 <ferror@plt+0x6c8>
  401aa4:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401aa8:	add	x1, x1, #0x40a
  401aac:	mov	w2, #0x5                   	// #5
  401ab0:	mov	x0, xzr
  401ab4:	bl	4015d0 <dcgettext@plt>
  401ab8:	mov	x1, x0
  401abc:	mov	w0, #0x1                   	// #1
  401ac0:	bl	401640 <err@plt>
  401ac4:	lsl	w8, w26, #8
  401ac8:	cmp	x21, #0x0
  401acc:	sxtw	x23, w8
  401ad0:	cset	w8, eq  // eq = none
  401ad4:	mov	x25, xzr
  401ad8:	sub	x9, x22, #0x7
  401adc:	eor	w8, w8, #0x1
  401ae0:	mov	x26, x19
  401ae4:	str	xzr, [sp, #16]
  401ae8:	stp	x9, xzr, [sp, #24]
  401aec:	str	w8, [sp, #12]
  401af0:	str	x21, [sp]
  401af4:	mov	w2, #0x3                   	// #3
  401af8:	mov	w0, w20
  401afc:	mov	x1, x19
  401b00:	bl	4013b0 <lseek@plt>
  401b04:	mov	x19, x0
  401b08:	cmn	x0, #0x1
  401b0c:	b.ne	401b20 <ferror@plt+0x4c0>  // b.any
  401b10:	bl	401620 <__errno_location@plt>
  401b14:	ldr	w8, [x0]
  401b18:	cmp	w8, #0x6
  401b1c:	b.eq	401ca8 <ferror@plt+0x648>  // b.none
  401b20:	ldr	w9, [sp, #12]
  401b24:	cmp	x19, x21
  401b28:	cset	w8, ge  // ge = tcont
  401b2c:	and	w8, w8, w9
  401b30:	tbnz	w8, #0, 401ca8 <ferror@plt+0x648>
  401b34:	mov	w2, #0x4                   	// #4
  401b38:	mov	w0, w20
  401b3c:	mov	x1, x19
  401b40:	bl	4013b0 <lseek@plt>
  401b44:	cmp	x0, x21
  401b48:	ccmp	x21, #0x0, #0x4, gt
  401b4c:	csel	x27, x21, x0, ne  // ne = any
  401b50:	orr	x8, x27, x19
  401b54:	tbnz	x8, #63, 401ca8 <ferror@plt+0x648>
  401b58:	mov	w3, #0x2                   	// #2
  401b5c:	mov	w0, w20
  401b60:	mov	x1, x19
  401b64:	mov	x2, x27
  401b68:	bl	4014c0 <posix_fadvise@plt>
  401b6c:	cmp	x27, x19
  401b70:	b.le	401c74 <ferror@plt+0x614>
  401b74:	mov	w0, w20
  401b78:	mov	x1, x22
  401b7c:	mov	x2, x28
  401b80:	mov	x3, x19
  401b84:	mov	x24, x28
  401b88:	bl	401580 <pread@plt>
  401b8c:	mov	x28, x0
  401b90:	tbz	x0, #63, 401ba0 <ferror@plt+0x540>
  401b94:	bl	401620 <__errno_location@plt>
  401b98:	ldr	w8, [x0]
  401b9c:	cbnz	w8, 401eb0 <ferror@plt+0x850>
  401ba0:	sub	x8, x27, x28
  401ba4:	cmp	x19, x8
  401ba8:	ccmp	x28, #0x0, #0x4, gt
  401bac:	sub	x9, x27, x19
  401bb0:	ccmp	x27, #0x0, #0x4, gt
  401bb4:	csel	x21, x9, x28, ne  // ne = any
  401bb8:	cmp	x21, #0x1
  401bbc:	b.lt	401c70 <ferror@plt+0x610>  // b.tstop
  401bc0:	add	x8, x22, x21
  401bc4:	mov	x9, #0x101010101010101     	// #72340172838076673
  401bc8:	str	x9, [x8]
  401bcc:	ldr	x9, [sp, #24]
  401bd0:	ldur	x10, [x9, #7]
  401bd4:	add	x9, x9, #0x8
  401bd8:	cbz	x10, 401bd0 <ferror@plt+0x570>
  401bdc:	tst	w10, #0xff
  401be0:	b.ne	401bec <ferror@plt+0x58c>  // b.any
  401be4:	ldrb	w10, [x9], #1
  401be8:	cbz	w10, 401be4 <ferror@plt+0x584>
  401bec:	cmp	x8, x9
  401bf0:	b.cs	401c0c <ferror@plt+0x5ac>  // b.hs, b.nlast
  401bf4:	ldr	x8, [sp, #32]
  401bf8:	cmp	x25, #0x0
  401bfc:	add	x25, x21, x25
  401c00:	csel	x8, x8, x19, ne  // ne = any
  401c04:	str	x8, [sp, #32]
  401c08:	b	401c38 <ferror@plt+0x5d8>
  401c0c:	cbz	x25, 401c38 <ferror@plt+0x5d8>
  401c10:	ldr	x2, [sp, #32]
  401c14:	mov	w1, #0x3                   	// #3
  401c18:	mov	w0, w20
  401c1c:	mov	x3, x25
  401c20:	bl	4021b0 <ferror@plt+0xb50>
  401c24:	ldr	x8, [sp, #16]
  401c28:	str	xzr, [sp, #32]
  401c2c:	add	x8, x8, x25
  401c30:	mov	x25, xzr
  401c34:	str	x8, [sp, #16]
  401c38:	sub	x8, x19, x26
  401c3c:	cmp	x8, x23
  401c40:	b.le	401c64 <ferror@plt+0x604>
  401c44:	udiv	x8, x8, x23
  401c48:	mul	x28, x8, x23
  401c4c:	mov	w3, #0x4                   	// #4
  401c50:	mov	w0, w20
  401c54:	mov	x1, x26
  401c58:	mov	x2, x28
  401c5c:	bl	4014c0 <posix_fadvise@plt>
  401c60:	add	x26, x28, x26
  401c64:	mov	x28, x24
  401c68:	add	x19, x21, x19
  401c6c:	b	401b6c <ferror@plt+0x50c>
  401c70:	mov	x28, x24
  401c74:	cbz	x25, 401c98 <ferror@plt+0x638>
  401c78:	ldr	x2, [sp, #32]
  401c7c:	mov	w1, #0x3                   	// #3
  401c80:	mov	w0, w20
  401c84:	mov	x3, x25
  401c88:	bl	4021b0 <ferror@plt+0xb50>
  401c8c:	ldr	x8, [sp, #16]
  401c90:	add	x8, x25, x8
  401c94:	str	x8, [sp, #16]
  401c98:	ldr	x21, [sp]
  401c9c:	cbz	x21, 401af4 <ferror@plt+0x494>
  401ca0:	cmp	x19, x21
  401ca4:	b.lt	401af4 <ferror@plt+0x494>  // b.tstop
  401ca8:	mov	x0, x22
  401cac:	bl	401530 <free@plt>
  401cb0:	adrp	x8, 415000 <ferror@plt+0x139a0>
  401cb4:	ldr	w8, [x8, #520]
  401cb8:	adrp	x23, 415000 <ferror@plt+0x139a0>
  401cbc:	cbz	w8, 401d28 <ferror@plt+0x6c8>
  401cc0:	ldr	x21, [sp, #16]
  401cc4:	mov	w0, #0x3                   	// #3
  401cc8:	mov	x1, x21
  401ccc:	bl	403038 <ferror@plt+0x19d8>
  401cd0:	adrp	x8, 415000 <ferror@plt+0x139a0>
  401cd4:	ldr	x19, [x8, #496]
  401cd8:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401cdc:	mov	x22, x0
  401ce0:	add	x1, x1, #0x3c1
  401ce4:	mov	w2, #0x5                   	// #5
  401ce8:	mov	x0, xzr
  401cec:	bl	4015d0 <dcgettext@plt>
  401cf0:	ldr	x2, [x23, #528]
  401cf4:	mov	x1, x0
  401cf8:	mov	x0, x19
  401cfc:	mov	x3, x22
  401d00:	mov	x4, x21
  401d04:	bl	401630 <fprintf@plt>
  401d08:	mov	x0, x22
  401d0c:	bl	401530 <free@plt>
  401d10:	b	401d28 <ferror@plt+0x6c8>
  401d14:	mov	w0, w20
  401d18:	mov	w1, w21
  401d1c:	mov	x2, x19
  401d20:	mov	x3, x22
  401d24:	bl	4021b0 <ferror@plt+0xb50>
  401d28:	mov	w0, w20
  401d2c:	bl	4013f0 <fsync@plt>
  401d30:	mov	w19, w0
  401d34:	mov	w0, w20
  401d38:	bl	401480 <close@plt>
  401d3c:	orr	w8, w0, w19
  401d40:	cbnz	w8, 401f00 <ferror@plt+0x8a0>
  401d44:	ldp	x20, x19, [sp, #272]
  401d48:	ldp	x22, x21, [sp, #256]
  401d4c:	ldp	x24, x23, [sp, #240]
  401d50:	ldp	x26, x25, [sp, #224]
  401d54:	ldp	x28, x27, [sp, #208]
  401d58:	ldp	x29, x30, [sp, #192]
  401d5c:	mov	w0, wzr
  401d60:	add	sp, sp, #0x120
  401d64:	ret
  401d68:	adrp	x21, 415000 <ferror@plt+0x139a0>
  401d6c:	ldr	x19, [x21, #472]
  401d70:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401d74:	add	x1, x1, #0x2f
  401d78:	mov	w2, #0x5                   	// #5
  401d7c:	mov	x0, xzr
  401d80:	bl	4015d0 <dcgettext@plt>
  401d84:	adrp	x8, 415000 <ferror@plt+0x139a0>
  401d88:	ldr	x2, [x8, #504]
  401d8c:	mov	x1, x0
  401d90:	mov	x0, x19
  401d94:	bl	401630 <fprintf@plt>
  401d98:	adrp	x23, 404000 <ferror@plt+0x29a0>
  401d9c:	adrp	x19, 404000 <ferror@plt+0x29a0>
  401da0:	adrp	x24, 403000 <ferror@plt+0x19a0>
  401da4:	adrp	x20, 404000 <ferror@plt+0x29a0>
  401da8:	mov	w22, #0x1                   	// #1
  401dac:	add	x23, x23, #0x341
  401db0:	add	x19, x19, #0x51
  401db4:	add	x24, x24, #0xc20
  401db8:	add	x20, x20, #0x57
  401dbc:	ldr	w2, [x28]
  401dc0:	cbz	w2, 401e2c <ferror@plt+0x7cc>
  401dc4:	cmp	w2, #0x68
  401dc8:	mov	x8, x23
  401dcc:	b.eq	401dec <ferror@plt+0x78c>  // b.none
  401dd0:	mov	x9, x24
  401dd4:	ldr	x8, [x9]
  401dd8:	cbz	x8, 401e10 <ferror@plt+0x7b0>
  401ddc:	ldr	w10, [x9, #24]
  401de0:	add	x9, x9, #0x20
  401de4:	cmp	w10, w2
  401de8:	b.ne	401dd4 <ferror@plt+0x774>  // b.any
  401dec:	ldr	x0, [x21, #472]
  401df0:	mov	x1, x19
  401df4:	mov	x2, x8
  401df8:	bl	401630 <fprintf@plt>
  401dfc:	add	x22, x22, #0x1
  401e00:	cmp	x22, #0x10
  401e04:	add	x28, x28, #0x4
  401e08:	b.ne	401dbc <ferror@plt+0x75c>  // b.any
  401e0c:	b	401e2c <ferror@plt+0x7cc>
  401e10:	sub	w8, w2, #0x21
  401e14:	cmp	w8, #0x5d
  401e18:	b.hi	401dfc <ferror@plt+0x79c>  // b.pmore
  401e1c:	ldr	x0, [x21, #472]
  401e20:	mov	x1, x20
  401e24:	bl	401630 <fprintf@plt>
  401e28:	b	401dfc <ferror@plt+0x79c>
  401e2c:	ldr	x1, [x21, #472]
  401e30:	mov	w0, #0xa                   	// #10
  401e34:	bl	4013a0 <fputc@plt>
  401e38:	b	401ea4 <ferror@plt+0x844>
  401e3c:	cmp	w0, #0x56
  401e40:	b.ne	401e74 <ferror@plt+0x814>  // b.any
  401e44:	adrp	x1, 403000 <ferror@plt+0x19a0>
  401e48:	add	x1, x1, #0xf2e
  401e4c:	mov	w2, #0x5                   	// #5
  401e50:	mov	x0, xzr
  401e54:	bl	4015d0 <dcgettext@plt>
  401e58:	adrp	x8, 415000 <ferror@plt+0x139a0>
  401e5c:	ldr	x1, [x8, #504]
  401e60:	adrp	x2, 403000 <ferror@plt+0x19a0>
  401e64:	add	x2, x2, #0xf3a
  401e68:	bl	401610 <printf@plt>
  401e6c:	mov	w0, wzr
  401e70:	bl	401340 <exit@plt>
  401e74:	adrp	x8, 415000 <ferror@plt+0x139a0>
  401e78:	ldr	x19, [x8, #472]
  401e7c:	adrp	x1, 403000 <ferror@plt+0x19a0>
  401e80:	add	x1, x1, #0xf4c
  401e84:	mov	w2, #0x5                   	// #5
  401e88:	mov	x0, xzr
  401e8c:	bl	4015d0 <dcgettext@plt>
  401e90:	adrp	x8, 415000 <ferror@plt+0x139a0>
  401e94:	ldr	x2, [x8, #504]
  401e98:	mov	x1, x0
  401e9c:	mov	x0, x19
  401ea0:	bl	401630 <fprintf@plt>
  401ea4:	mov	w0, #0x1                   	// #1
  401ea8:	bl	401340 <exit@plt>
  401eac:	bl	401f70 <ferror@plt+0x910>
  401eb0:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401eb4:	add	x1, x1, #0x3b1
  401eb8:	mov	w2, #0x5                   	// #5
  401ebc:	mov	x0, xzr
  401ec0:	bl	4015d0 <dcgettext@plt>
  401ec4:	adrp	x8, 415000 <ferror@plt+0x139a0>
  401ec8:	ldr	x2, [x8, #528]
  401ecc:	b	401f30 <ferror@plt+0x8d0>
  401ed0:	adrp	x1, 403000 <ferror@plt+0x19a0>
  401ed4:	add	x1, x1, #0xf73
  401ed8:	b	401f58 <ferror@plt+0x8f8>
  401edc:	adrp	x1, 403000 <ferror@plt+0x19a0>
  401ee0:	add	x1, x1, #0xf89
  401ee4:	b	401f58 <ferror@plt+0x8f8>
  401ee8:	adrp	x1, 403000 <ferror@plt+0x19a0>
  401eec:	add	x1, x1, #0xfe4
  401ef0:	b	401f58 <ferror@plt+0x8f8>
  401ef4:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401ef8:	add	x1, x1, #0x3
  401efc:	b	401f20 <ferror@plt+0x8c0>
  401f00:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401f04:	add	x1, x1, #0x12
  401f08:	b	401f20 <ferror@plt+0x8c0>
  401f0c:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401f10:	add	x1, x1, #0x38d
  401f14:	b	401f20 <ferror@plt+0x8c0>
  401f18:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401f1c:	add	x1, x1, #0x39f
  401f20:	mov	w2, #0x5                   	// #5
  401f24:	mov	x0, xzr
  401f28:	bl	4015d0 <dcgettext@plt>
  401f2c:	ldr	x2, [x23, #528]
  401f30:	mov	x1, x0
  401f34:	mov	w0, #0x1                   	// #1
  401f38:	bl	401640 <err@plt>
  401f3c:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401f40:	add	x1, x1, #0x3f0
  401f44:	mov	w0, #0x1                   	// #1
  401f48:	mov	x2, x24
  401f4c:	bl	401640 <err@plt>
  401f50:	adrp	x1, 403000 <ferror@plt+0x19a0>
  401f54:	add	x1, x1, #0xfc7
  401f58:	mov	w2, #0x5                   	// #5
  401f5c:	mov	x0, xzr
  401f60:	bl	4015d0 <dcgettext@plt>
  401f64:	mov	x1, x0
  401f68:	mov	w0, #0x1                   	// #1
  401f6c:	bl	4015e0 <errx@plt>
  401f70:	stp	x29, x30, [sp, #-32]!
  401f74:	adrp	x8, 415000 <ferror@plt+0x139a0>
  401f78:	stp	x20, x19, [sp, #16]
  401f7c:	ldr	x19, [x8, #496]
  401f80:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401f84:	add	x1, x1, #0x5c
  401f88:	mov	w2, #0x5                   	// #5
  401f8c:	mov	x0, xzr
  401f90:	mov	x29, sp
  401f94:	bl	4015d0 <dcgettext@plt>
  401f98:	mov	x1, x19
  401f9c:	bl	401330 <fputs@plt>
  401fa0:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401fa4:	add	x1, x1, #0x65
  401fa8:	mov	w2, #0x5                   	// #5
  401fac:	mov	x0, xzr
  401fb0:	bl	4015d0 <dcgettext@plt>
  401fb4:	adrp	x8, 415000 <ferror@plt+0x139a0>
  401fb8:	ldr	x2, [x8, #504]
  401fbc:	mov	x1, x0
  401fc0:	mov	x0, x19
  401fc4:	bl	401630 <fprintf@plt>
  401fc8:	adrp	x20, 404000 <ferror@plt+0x29a0>
  401fcc:	add	x20, x20, #0x2f1
  401fd0:	mov	x0, x20
  401fd4:	mov	x1, x19
  401fd8:	bl	401330 <fputs@plt>
  401fdc:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401fe0:	add	x1, x1, #0x7f
  401fe4:	mov	w2, #0x5                   	// #5
  401fe8:	mov	x0, xzr
  401fec:	bl	4015d0 <dcgettext@plt>
  401ff0:	mov	x1, x19
  401ff4:	bl	401330 <fputs@plt>
  401ff8:	adrp	x1, 404000 <ferror@plt+0x29a0>
  401ffc:	add	x1, x1, #0xb7
  402000:	mov	w2, #0x5                   	// #5
  402004:	mov	x0, xzr
  402008:	bl	4015d0 <dcgettext@plt>
  40200c:	mov	x1, x19
  402010:	bl	401330 <fputs@plt>
  402014:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402018:	add	x1, x1, #0xc2
  40201c:	mov	w2, #0x5                   	// #5
  402020:	mov	x0, xzr
  402024:	bl	4015d0 <dcgettext@plt>
  402028:	mov	x1, x19
  40202c:	bl	401330 <fputs@plt>
  402030:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402034:	add	x1, x1, #0xf6
  402038:	mov	w2, #0x5                   	// #5
  40203c:	mov	x0, xzr
  402040:	bl	4015d0 <dcgettext@plt>
  402044:	mov	x1, x19
  402048:	bl	401330 <fputs@plt>
  40204c:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402050:	add	x1, x1, #0x132
  402054:	mov	w2, #0x5                   	// #5
  402058:	mov	x0, xzr
  40205c:	bl	4015d0 <dcgettext@plt>
  402060:	mov	x1, x19
  402064:	bl	401330 <fputs@plt>
  402068:	adrp	x1, 404000 <ferror@plt+0x29a0>
  40206c:	add	x1, x1, #0x178
  402070:	mov	w2, #0x5                   	// #5
  402074:	mov	x0, xzr
  402078:	bl	4015d0 <dcgettext@plt>
  40207c:	mov	x1, x19
  402080:	bl	401330 <fputs@plt>
  402084:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402088:	add	x1, x1, #0x1b5
  40208c:	mov	w2, #0x5                   	// #5
  402090:	mov	x0, xzr
  402094:	bl	4015d0 <dcgettext@plt>
  402098:	mov	x1, x19
  40209c:	bl	401330 <fputs@plt>
  4020a0:	adrp	x1, 404000 <ferror@plt+0x29a0>
  4020a4:	add	x1, x1, #0x1f3
  4020a8:	mov	w2, #0x5                   	// #5
  4020ac:	mov	x0, xzr
  4020b0:	bl	4015d0 <dcgettext@plt>
  4020b4:	mov	x1, x19
  4020b8:	bl	401330 <fputs@plt>
  4020bc:	adrp	x1, 404000 <ferror@plt+0x29a0>
  4020c0:	add	x1, x1, #0x230
  4020c4:	mov	w2, #0x5                   	// #5
  4020c8:	mov	x0, xzr
  4020cc:	bl	4015d0 <dcgettext@plt>
  4020d0:	mov	x1, x19
  4020d4:	bl	401330 <fputs@plt>
  4020d8:	adrp	x1, 404000 <ferror@plt+0x29a0>
  4020dc:	add	x1, x1, #0x270
  4020e0:	mov	w2, #0x5                   	// #5
  4020e4:	mov	x0, xzr
  4020e8:	bl	4015d0 <dcgettext@plt>
  4020ec:	mov	x1, x19
  4020f0:	bl	401330 <fputs@plt>
  4020f4:	adrp	x1, 404000 <ferror@plt+0x29a0>
  4020f8:	add	x1, x1, #0x2ad
  4020fc:	mov	w2, #0x5                   	// #5
  402100:	mov	x0, xzr
  402104:	bl	4015d0 <dcgettext@plt>
  402108:	mov	x1, x19
  40210c:	bl	401330 <fputs@plt>
  402110:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402114:	add	x1, x1, #0x2f3
  402118:	mov	w2, #0x5                   	// #5
  40211c:	mov	x0, xzr
  402120:	bl	4015d0 <dcgettext@plt>
  402124:	mov	x1, x19
  402128:	bl	401330 <fputs@plt>
  40212c:	mov	x0, x20
  402130:	mov	x1, x19
  402134:	bl	401330 <fputs@plt>
  402138:	adrp	x1, 404000 <ferror@plt+0x29a0>
  40213c:	add	x1, x1, #0x334
  402140:	mov	w2, #0x5                   	// #5
  402144:	mov	x0, xzr
  402148:	bl	4015d0 <dcgettext@plt>
  40214c:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402150:	mov	x19, x0
  402154:	add	x1, x1, #0x355
  402158:	mov	w2, #0x5                   	// #5
  40215c:	mov	x0, xzr
  402160:	bl	4015d0 <dcgettext@plt>
  402164:	mov	x4, x0
  402168:	adrp	x0, 404000 <ferror@plt+0x29a0>
  40216c:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402170:	adrp	x3, 404000 <ferror@plt+0x29a0>
  402174:	add	x0, x0, #0x317
  402178:	add	x1, x1, #0x328
  40217c:	add	x3, x3, #0x346
  402180:	mov	x2, x19
  402184:	bl	401610 <printf@plt>
  402188:	adrp	x1, 404000 <ferror@plt+0x29a0>
  40218c:	add	x1, x1, #0x365
  402190:	mov	w2, #0x5                   	// #5
  402194:	mov	x0, xzr
  402198:	bl	4015d0 <dcgettext@plt>
  40219c:	adrp	x1, 404000 <ferror@plt+0x29a0>
  4021a0:	add	x1, x1, #0x380
  4021a4:	bl	401610 <printf@plt>
  4021a8:	mov	w0, wzr
  4021ac:	bl	401340 <exit@plt>
  4021b0:	stp	x29, x30, [sp, #-32]!
  4021b4:	str	x19, [sp, #16]
  4021b8:	mov	x29, sp
  4021bc:	mov	w19, w1
  4021c0:	bl	4015f0 <fallocate@plt>
  4021c4:	tbnz	w0, #31, 4021d4 <ferror@plt+0xb74>
  4021c8:	ldr	x19, [sp, #16]
  4021cc:	ldp	x29, x30, [sp], #32
  4021d0:	ret
  4021d4:	tbz	w19, #0, 402208 <ferror@plt+0xba8>
  4021d8:	bl	401620 <__errno_location@plt>
  4021dc:	ldr	w8, [x0]
  4021e0:	cmp	w8, #0x5f
  4021e4:	b.ne	402208 <ferror@plt+0xba8>  // b.any
  4021e8:	adrp	x1, 404000 <ferror@plt+0x29a0>
  4021ec:	add	x1, x1, #0x41b
  4021f0:	mov	w2, #0x5                   	// #5
  4021f4:	mov	x0, xzr
  4021f8:	bl	4015d0 <dcgettext@plt>
  4021fc:	mov	x1, x0
  402200:	mov	w0, #0x1                   	// #1
  402204:	bl	4015e0 <errx@plt>
  402208:	adrp	x1, 404000 <ferror@plt+0x29a0>
  40220c:	add	x1, x1, #0x40a
  402210:	mov	w2, #0x5                   	// #5
  402214:	mov	x0, xzr
  402218:	bl	4015d0 <dcgettext@plt>
  40221c:	mov	x1, x0
  402220:	mov	w0, #0x1                   	// #1
  402224:	bl	401640 <err@plt>
  402228:	stp	x29, x30, [sp, #-32]!
  40222c:	adrp	x8, 415000 <ferror@plt+0x139a0>
  402230:	stp	x20, x19, [sp, #16]
  402234:	ldr	x20, [x8, #496]
  402238:	mov	x29, sp
  40223c:	bl	401620 <__errno_location@plt>
  402240:	mov	x19, x0
  402244:	str	wzr, [x0]
  402248:	mov	x0, x20
  40224c:	bl	401660 <ferror@plt>
  402250:	cbnz	w0, 4022f0 <ferror@plt+0xc90>
  402254:	mov	x0, x20
  402258:	bl	401590 <fflush@plt>
  40225c:	cbz	w0, 4022b0 <ferror@plt+0xc50>
  402260:	ldr	w20, [x19]
  402264:	cmp	w20, #0x9
  402268:	b.eq	402274 <ferror@plt+0xc14>  // b.none
  40226c:	cmp	w20, #0x20
  402270:	b.ne	402308 <ferror@plt+0xca8>  // b.any
  402274:	adrp	x8, 415000 <ferror@plt+0x139a0>
  402278:	ldr	x20, [x8, #472]
  40227c:	str	wzr, [x19]
  402280:	mov	x0, x20
  402284:	bl	401660 <ferror@plt>
  402288:	cbnz	w0, 40232c <ferror@plt+0xccc>
  40228c:	mov	x0, x20
  402290:	bl	401590 <fflush@plt>
  402294:	cbz	w0, 4022d0 <ferror@plt+0xc70>
  402298:	ldr	w8, [x19]
  40229c:	cmp	w8, #0x9
  4022a0:	b.ne	40232c <ferror@plt+0xccc>  // b.any
  4022a4:	ldp	x20, x19, [sp, #16]
  4022a8:	ldp	x29, x30, [sp], #32
  4022ac:	ret
  4022b0:	mov	x0, x20
  4022b4:	bl	4013e0 <fileno@plt>
  4022b8:	tbnz	w0, #31, 402260 <ferror@plt+0xc00>
  4022bc:	bl	401350 <dup@plt>
  4022c0:	tbnz	w0, #31, 402260 <ferror@plt+0xc00>
  4022c4:	bl	401480 <close@plt>
  4022c8:	cbnz	w0, 402260 <ferror@plt+0xc00>
  4022cc:	b	402274 <ferror@plt+0xc14>
  4022d0:	mov	x0, x20
  4022d4:	bl	4013e0 <fileno@plt>
  4022d8:	tbnz	w0, #31, 402298 <ferror@plt+0xc38>
  4022dc:	bl	401350 <dup@plt>
  4022e0:	tbnz	w0, #31, 402298 <ferror@plt+0xc38>
  4022e4:	bl	401480 <close@plt>
  4022e8:	cbnz	w0, 402298 <ferror@plt+0xc38>
  4022ec:	b	4022a4 <ferror@plt+0xc44>
  4022f0:	adrp	x1, 404000 <ferror@plt+0x29a0>
  4022f4:	add	x1, x1, #0x23
  4022f8:	mov	w2, #0x5                   	// #5
  4022fc:	mov	x0, xzr
  402300:	bl	4015d0 <dcgettext@plt>
  402304:	b	402320 <ferror@plt+0xcc0>
  402308:	adrp	x1, 404000 <ferror@plt+0x29a0>
  40230c:	add	x1, x1, #0x23
  402310:	mov	w2, #0x5                   	// #5
  402314:	mov	x0, xzr
  402318:	bl	4015d0 <dcgettext@plt>
  40231c:	cbnz	w20, 402328 <ferror@plt+0xcc8>
  402320:	bl	4015a0 <warnx@plt>
  402324:	b	40232c <ferror@plt+0xccc>
  402328:	bl	401500 <warn@plt>
  40232c:	mov	w0, #0x1                   	// #1
  402330:	bl	401300 <_exit@plt>
  402334:	adrp	x8, 415000 <ferror@plt+0x139a0>
  402338:	str	w0, [x8, #464]
  40233c:	ret
  402340:	sub	sp, sp, #0x70
  402344:	stp	x29, x30, [sp, #16]
  402348:	stp	x28, x27, [sp, #32]
  40234c:	stp	x26, x25, [sp, #48]
  402350:	stp	x24, x23, [sp, #64]
  402354:	stp	x22, x21, [sp, #80]
  402358:	stp	x20, x19, [sp, #96]
  40235c:	add	x29, sp, #0x10
  402360:	str	xzr, [x1]
  402364:	cbz	x0, 4023a8 <ferror@plt+0xd48>
  402368:	ldrb	w23, [x0]
  40236c:	mov	x20, x0
  402370:	cbz	x23, 4023a8 <ferror@plt+0xd48>
  402374:	mov	x21, x2
  402378:	mov	x19, x1
  40237c:	bl	401510 <__ctype_b_loc@plt>
  402380:	ldr	x8, [x0]
  402384:	mov	x22, x0
  402388:	ldrh	w9, [x8, x23, lsl #1]
  40238c:	tbz	w9, #13, 4023a0 <ferror@plt+0xd40>
  402390:	add	x9, x20, #0x1
  402394:	ldrb	w23, [x9], #1
  402398:	ldrh	w10, [x8, x23, lsl #1]
  40239c:	tbnz	w10, #13, 402394 <ferror@plt+0xd34>
  4023a0:	cmp	w23, #0x2d
  4023a4:	b.ne	4023dc <ferror@plt+0xd7c>  // b.any
  4023a8:	mov	w24, #0xffffffea            	// #-22
  4023ac:	neg	w19, w24
  4023b0:	bl	401620 <__errno_location@plt>
  4023b4:	str	w19, [x0]
  4023b8:	mov	w0, w24
  4023bc:	ldp	x20, x19, [sp, #96]
  4023c0:	ldp	x22, x21, [sp, #80]
  4023c4:	ldp	x24, x23, [sp, #64]
  4023c8:	ldp	x26, x25, [sp, #48]
  4023cc:	ldp	x28, x27, [sp, #32]
  4023d0:	ldp	x29, x30, [sp, #16]
  4023d4:	add	sp, sp, #0x70
  4023d8:	ret
  4023dc:	bl	401620 <__errno_location@plt>
  4023e0:	mov	x23, x0
  4023e4:	str	wzr, [x0]
  4023e8:	add	x1, sp, #0x8
  4023ec:	mov	x0, x20
  4023f0:	mov	w2, wzr
  4023f4:	str	xzr, [sp, #8]
  4023f8:	bl	4014a0 <strtoumax@plt>
  4023fc:	ldr	x25, [sp, #8]
  402400:	ldr	w8, [x23]
  402404:	cmp	x25, x20
  402408:	b.eq	402588 <ferror@plt+0xf28>  // b.none
  40240c:	add	x9, x0, #0x1
  402410:	mov	x20, x0
  402414:	cmp	x9, #0x1
  402418:	b.hi	402420 <ferror@plt+0xdc0>  // b.pmore
  40241c:	cbnz	w8, 40258c <ferror@plt+0xf2c>
  402420:	cbz	x25, 402598 <ferror@plt+0xf38>
  402424:	ldrb	w8, [x25]
  402428:	cbz	w8, 402598 <ferror@plt+0xf38>
  40242c:	mov	w27, wzr
  402430:	mov	x28, xzr
  402434:	mov	w8, #0x400                 	// #1024
  402438:	str	x8, [sp]
  40243c:	ldrb	w8, [x25, #1]
  402440:	cmp	w8, #0x61
  402444:	b.le	402470 <ferror@plt+0xe10>
  402448:	cmp	w8, #0x62
  40244c:	b.eq	402478 <ferror@plt+0xe18>  // b.none
  402450:	cmp	w8, #0x69
  402454:	b.ne	402488 <ferror@plt+0xe28>  // b.any
  402458:	ldrb	w8, [x25, #2]
  40245c:	orr	w8, w8, #0x20
  402460:	cmp	w8, #0x62
  402464:	b.ne	402488 <ferror@plt+0xe28>  // b.any
  402468:	ldrb	w8, [x25, #3]
  40246c:	b	402484 <ferror@plt+0xe24>
  402470:	cmp	w8, #0x42
  402474:	b.ne	402484 <ferror@plt+0xe24>  // b.any
  402478:	ldrb	w8, [x25, #2]
  40247c:	cbnz	w8, 402488 <ferror@plt+0xe28>
  402480:	b	4025a8 <ferror@plt+0xf48>
  402484:	cbz	w8, 4025b0 <ferror@plt+0xf50>
  402488:	bl	4013d0 <localeconv@plt>
  40248c:	cbz	x0, 4024ac <ferror@plt+0xe4c>
  402490:	ldr	x24, [x0]
  402494:	cbz	x24, 4024b8 <ferror@plt+0xe58>
  402498:	mov	x0, x24
  40249c:	bl	401320 <strlen@plt>
  4024a0:	mov	x26, x0
  4024a4:	mov	w8, #0x1                   	// #1
  4024a8:	b	4024c0 <ferror@plt+0xe60>
  4024ac:	mov	w8, wzr
  4024b0:	mov	x24, xzr
  4024b4:	b	4024bc <ferror@plt+0xe5c>
  4024b8:	mov	w8, wzr
  4024bc:	mov	x26, xzr
  4024c0:	cbnz	x28, 4023a8 <ferror@plt+0xd48>
  4024c4:	ldrb	w9, [x25]
  4024c8:	eor	w8, w8, #0x1
  4024cc:	cmp	w9, #0x0
  4024d0:	cset	w9, eq  // eq = none
  4024d4:	orr	w8, w8, w9
  4024d8:	tbnz	w8, #0, 4023a8 <ferror@plt+0xd48>
  4024dc:	mov	x0, x24
  4024e0:	mov	x1, x25
  4024e4:	mov	x2, x26
  4024e8:	bl	401420 <strncmp@plt>
  4024ec:	cbnz	w0, 4023a8 <ferror@plt+0xd48>
  4024f0:	add	x24, x25, x26
  4024f4:	ldrb	w8, [x24]
  4024f8:	cmp	w8, #0x30
  4024fc:	b.ne	402510 <ferror@plt+0xeb0>  // b.any
  402500:	ldrb	w8, [x24, #1]!
  402504:	add	w27, w27, #0x1
  402508:	cmp	w8, #0x30
  40250c:	b.eq	402500 <ferror@plt+0xea0>  // b.none
  402510:	ldr	x9, [x22]
  402514:	sxtb	x8, w8
  402518:	ldrh	w8, [x9, x8, lsl #1]
  40251c:	tbnz	w8, #11, 402530 <ferror@plt+0xed0>
  402520:	mov	x28, xzr
  402524:	str	x24, [sp, #8]
  402528:	mov	x25, x24
  40252c:	b	40243c <ferror@plt+0xddc>
  402530:	add	x1, sp, #0x8
  402534:	mov	x0, x24
  402538:	mov	w2, wzr
  40253c:	str	wzr, [x23]
  402540:	str	xzr, [sp, #8]
  402544:	bl	4014a0 <strtoumax@plt>
  402548:	ldr	x25, [sp, #8]
  40254c:	ldr	w8, [x23]
  402550:	cmp	x25, x24
  402554:	b.eq	402588 <ferror@plt+0xf28>  // b.none
  402558:	add	x9, x0, #0x1
  40255c:	cmp	x9, #0x1
  402560:	b.hi	402568 <ferror@plt+0xf08>  // b.pmore
  402564:	cbnz	w8, 40258c <ferror@plt+0xf2c>
  402568:	mov	x28, xzr
  40256c:	cbz	x0, 40243c <ferror@plt+0xddc>
  402570:	cbz	x25, 4023a8 <ferror@plt+0xd48>
  402574:	ldrb	w8, [x25]
  402578:	mov	w24, #0xffffffea            	// #-22
  40257c:	mov	x28, x0
  402580:	cbnz	w8, 40243c <ferror@plt+0xddc>
  402584:	b	4023ac <ferror@plt+0xd4c>
  402588:	cbz	w8, 4023a8 <ferror@plt+0xd48>
  40258c:	neg	w24, w8
  402590:	tbz	w24, #31, 4023b8 <ferror@plt+0xd58>
  402594:	b	4023ac <ferror@plt+0xd4c>
  402598:	mov	w24, wzr
  40259c:	str	x20, [x19]
  4025a0:	tbz	w24, #31, 4023b8 <ferror@plt+0xd58>
  4025a4:	b	4023ac <ferror@plt+0xd4c>
  4025a8:	mov	w8, #0x3e8                 	// #1000
  4025ac:	str	x8, [sp]
  4025b0:	ldrsb	w23, [x25]
  4025b4:	adrp	x22, 404000 <ferror@plt+0x29a0>
  4025b8:	add	x22, x22, #0x464
  4025bc:	mov	w2, #0x9                   	// #9
  4025c0:	mov	x0, x22
  4025c4:	mov	w1, w23
  4025c8:	bl	4015b0 <memchr@plt>
  4025cc:	cbnz	x0, 4025ec <ferror@plt+0xf8c>
  4025d0:	adrp	x22, 404000 <ferror@plt+0x29a0>
  4025d4:	add	x22, x22, #0x46d
  4025d8:	mov	w2, #0x9                   	// #9
  4025dc:	mov	x0, x22
  4025e0:	mov	w1, w23
  4025e4:	bl	4015b0 <memchr@plt>
  4025e8:	cbz	x0, 4023a8 <ferror@plt+0xd48>
  4025ec:	ldr	x11, [sp]
  4025f0:	sub	w8, w0, w22
  4025f4:	adds	w8, w8, #0x1
  4025f8:	b.cs	40261c <ferror@plt+0xfbc>  // b.hs, b.nlast
  4025fc:	mvn	w9, w0
  402600:	add	w9, w9, w22
  402604:	umulh	x10, x11, x20
  402608:	cmp	xzr, x10
  40260c:	b.ne	402624 <ferror@plt+0xfc4>  // b.any
  402610:	adds	w9, w9, #0x1
  402614:	mul	x20, x20, x11
  402618:	b.cc	402604 <ferror@plt+0xfa4>  // b.lo, b.ul, b.last
  40261c:	mov	w24, wzr
  402620:	b	402628 <ferror@plt+0xfc8>
  402624:	mov	w24, #0xffffffde            	// #-34
  402628:	cbz	x21, 402630 <ferror@plt+0xfd0>
  40262c:	str	w8, [x21]
  402630:	cbz	x28, 40259c <ferror@plt+0xf3c>
  402634:	cbz	w8, 40259c <ferror@plt+0xf3c>
  402638:	mvn	w8, w0
  40263c:	add	w9, w8, w22
  402640:	mov	w8, #0x1                   	// #1
  402644:	umulh	x10, x11, x8
  402648:	cmp	xzr, x10
  40264c:	b.ne	40265c <ferror@plt+0xffc>  // b.any
  402650:	adds	w9, w9, #0x1
  402654:	mul	x8, x8, x11
  402658:	b.cc	402644 <ferror@plt+0xfe4>  // b.lo, b.ul, b.last
  40265c:	mov	w9, #0xa                   	// #10
  402660:	cmp	x28, #0xb
  402664:	b.cc	402678 <ferror@plt+0x1018>  // b.lo, b.ul, b.last
  402668:	add	x9, x9, x9, lsl #2
  40266c:	lsl	x9, x9, #1
  402670:	cmp	x9, x28
  402674:	b.cc	402668 <ferror@plt+0x1008>  // b.lo, b.ul, b.last
  402678:	cmp	w27, #0x1
  40267c:	b.lt	402690 <ferror@plt+0x1030>  // b.tstop
  402680:	add	x9, x9, x9, lsl #2
  402684:	subs	w27, w27, #0x1
  402688:	lsl	x9, x9, #1
  40268c:	b.ne	402680 <ferror@plt+0x1020>  // b.any
  402690:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  402694:	mov	w12, #0x1                   	// #1
  402698:	movk	x10, #0xcccd
  40269c:	mov	w11, #0xa                   	// #10
  4026a0:	umulh	x13, x28, x10
  4026a4:	lsr	x13, x13, #3
  4026a8:	add	x14, x12, x12, lsl #2
  4026ac:	msub	x15, x13, x11, x28
  4026b0:	lsl	x14, x14, #1
  4026b4:	cbz	x15, 4026c8 <ferror@plt+0x1068>
  4026b8:	udiv	x12, x9, x12
  4026bc:	udiv	x12, x12, x15
  4026c0:	udiv	x12, x8, x12
  4026c4:	add	x20, x12, x20
  4026c8:	cmp	x28, #0x9
  4026cc:	mov	x28, x13
  4026d0:	mov	x12, x14
  4026d4:	b.hi	4026a0 <ferror@plt+0x1040>  // b.pmore
  4026d8:	b	40259c <ferror@plt+0xf3c>
  4026dc:	mov	x2, xzr
  4026e0:	b	402340 <ferror@plt+0xce0>
  4026e4:	stp	x29, x30, [sp, #-48]!
  4026e8:	stp	x20, x19, [sp, #32]
  4026ec:	mov	x20, x1
  4026f0:	mov	x19, x0
  4026f4:	str	x21, [sp, #16]
  4026f8:	mov	x29, sp
  4026fc:	cbz	x0, 402730 <ferror@plt+0x10d0>
  402700:	ldrb	w21, [x19]
  402704:	mov	x8, x19
  402708:	cbz	w21, 402734 <ferror@plt+0x10d4>
  40270c:	bl	401510 <__ctype_b_loc@plt>
  402710:	ldr	x9, [x0]
  402714:	mov	x8, x19
  402718:	and	x10, x21, #0xff
  40271c:	ldrh	w10, [x9, x10, lsl #1]
  402720:	tbz	w10, #11, 402734 <ferror@plt+0x10d4>
  402724:	ldrb	w21, [x8, #1]!
  402728:	cbnz	w21, 402718 <ferror@plt+0x10b8>
  40272c:	b	402734 <ferror@plt+0x10d4>
  402730:	mov	x8, xzr
  402734:	cbz	x20, 40273c <ferror@plt+0x10dc>
  402738:	str	x8, [x20]
  40273c:	cmp	x8, x19
  402740:	b.ls	402754 <ferror@plt+0x10f4>  // b.plast
  402744:	ldrb	w8, [x8]
  402748:	cmp	w8, #0x0
  40274c:	cset	w0, eq  // eq = none
  402750:	b	402758 <ferror@plt+0x10f8>
  402754:	mov	w0, wzr
  402758:	ldp	x20, x19, [sp, #32]
  40275c:	ldr	x21, [sp, #16]
  402760:	ldp	x29, x30, [sp], #48
  402764:	ret
  402768:	stp	x29, x30, [sp, #-48]!
  40276c:	stp	x20, x19, [sp, #32]
  402770:	mov	x20, x1
  402774:	mov	x19, x0
  402778:	str	x21, [sp, #16]
  40277c:	mov	x29, sp
  402780:	cbz	x0, 4027b4 <ferror@plt+0x1154>
  402784:	ldrb	w21, [x19]
  402788:	mov	x8, x19
  40278c:	cbz	w21, 4027b8 <ferror@plt+0x1158>
  402790:	bl	401510 <__ctype_b_loc@plt>
  402794:	ldr	x9, [x0]
  402798:	mov	x8, x19
  40279c:	and	x10, x21, #0xff
  4027a0:	ldrh	w10, [x9, x10, lsl #1]
  4027a4:	tbz	w10, #12, 4027b8 <ferror@plt+0x1158>
  4027a8:	ldrb	w21, [x8, #1]!
  4027ac:	cbnz	w21, 40279c <ferror@plt+0x113c>
  4027b0:	b	4027b8 <ferror@plt+0x1158>
  4027b4:	mov	x8, xzr
  4027b8:	cbz	x20, 4027c0 <ferror@plt+0x1160>
  4027bc:	str	x8, [x20]
  4027c0:	cmp	x8, x19
  4027c4:	b.ls	4027d8 <ferror@plt+0x1178>  // b.plast
  4027c8:	ldrb	w8, [x8]
  4027cc:	cmp	w8, #0x0
  4027d0:	cset	w0, eq  // eq = none
  4027d4:	b	4027dc <ferror@plt+0x117c>
  4027d8:	mov	w0, wzr
  4027dc:	ldp	x20, x19, [sp, #32]
  4027e0:	ldr	x21, [sp, #16]
  4027e4:	ldp	x29, x30, [sp], #48
  4027e8:	ret
  4027ec:	sub	sp, sp, #0x110
  4027f0:	stp	x29, x30, [sp, #208]
  4027f4:	add	x29, sp, #0xd0
  4027f8:	mov	x8, #0xffffffffffffffd0    	// #-48
  4027fc:	mov	x9, sp
  402800:	sub	x10, x29, #0x50
  402804:	stp	x28, x23, [sp, #224]
  402808:	stp	x22, x21, [sp, #240]
  40280c:	stp	x20, x19, [sp, #256]
  402810:	mov	x20, x1
  402814:	mov	x19, x0
  402818:	movk	x8, #0xff80, lsl #32
  40281c:	add	x11, x29, #0x40
  402820:	add	x9, x9, #0x80
  402824:	add	x22, x10, #0x30
  402828:	mov	w23, #0xffffffd0            	// #-48
  40282c:	stp	x2, x3, [x29, #-80]
  402830:	stp	x4, x5, [x29, #-64]
  402834:	stp	x6, x7, [x29, #-48]
  402838:	stp	q1, q2, [sp, #16]
  40283c:	stp	q3, q4, [sp, #48]
  402840:	str	q0, [sp]
  402844:	stp	q5, q6, [sp, #80]
  402848:	str	q7, [sp, #112]
  40284c:	stp	x9, x8, [x29, #-16]
  402850:	stp	x11, x22, [x29, #-32]
  402854:	tbnz	w23, #31, 402860 <ferror@plt+0x1200>
  402858:	mov	w8, w23
  40285c:	b	402878 <ferror@plt+0x1218>
  402860:	add	w8, w23, #0x8
  402864:	cmn	w23, #0x8
  402868:	stur	w8, [x29, #-8]
  40286c:	b.gt	402878 <ferror@plt+0x1218>
  402870:	add	x9, x22, w23, sxtw
  402874:	b	402884 <ferror@plt+0x1224>
  402878:	ldur	x9, [x29, #-32]
  40287c:	add	x10, x9, #0x8
  402880:	stur	x10, [x29, #-32]
  402884:	ldr	x1, [x9]
  402888:	cbz	x1, 402900 <ferror@plt+0x12a0>
  40288c:	tbnz	w8, #31, 402898 <ferror@plt+0x1238>
  402890:	mov	w23, w8
  402894:	b	4028b0 <ferror@plt+0x1250>
  402898:	add	w23, w8, #0x8
  40289c:	cmn	w8, #0x8
  4028a0:	stur	w23, [x29, #-8]
  4028a4:	b.gt	4028b0 <ferror@plt+0x1250>
  4028a8:	add	x8, x22, w8, sxtw
  4028ac:	b	4028bc <ferror@plt+0x125c>
  4028b0:	ldur	x8, [x29, #-32]
  4028b4:	add	x9, x8, #0x8
  4028b8:	stur	x9, [x29, #-32]
  4028bc:	ldr	x21, [x8]
  4028c0:	cbz	x21, 402900 <ferror@plt+0x12a0>
  4028c4:	mov	x0, x19
  4028c8:	bl	4014f0 <strcmp@plt>
  4028cc:	cbz	w0, 4028e4 <ferror@plt+0x1284>
  4028d0:	mov	x0, x19
  4028d4:	mov	x1, x21
  4028d8:	bl	4014f0 <strcmp@plt>
  4028dc:	cbnz	w0, 402854 <ferror@plt+0x11f4>
  4028e0:	b	4028e8 <ferror@plt+0x1288>
  4028e4:	mov	w0, #0x1                   	// #1
  4028e8:	ldp	x20, x19, [sp, #256]
  4028ec:	ldp	x22, x21, [sp, #240]
  4028f0:	ldp	x28, x23, [sp, #224]
  4028f4:	ldp	x29, x30, [sp, #208]
  4028f8:	add	sp, sp, #0x110
  4028fc:	ret
  402900:	adrp	x8, 415000 <ferror@plt+0x139a0>
  402904:	ldr	w0, [x8, #464]
  402908:	adrp	x1, 404000 <ferror@plt+0x29a0>
  40290c:	add	x1, x1, #0x476
  402910:	mov	x2, x20
  402914:	mov	x3, x19
  402918:	bl	4015e0 <errx@plt>
  40291c:	cbz	x1, 402940 <ferror@plt+0x12e0>
  402920:	sxtb	w8, w2
  402924:	ldrsb	w9, [x0]
  402928:	cbz	w9, 402940 <ferror@plt+0x12e0>
  40292c:	cmp	w8, w9
  402930:	b.eq	402944 <ferror@plt+0x12e4>  // b.none
  402934:	sub	x1, x1, #0x1
  402938:	add	x0, x0, #0x1
  40293c:	cbnz	x1, 402924 <ferror@plt+0x12c4>
  402940:	mov	x0, xzr
  402944:	ret
  402948:	stp	x29, x30, [sp, #-32]!
  40294c:	stp	x20, x19, [sp, #16]
  402950:	mov	x29, sp
  402954:	mov	x20, x1
  402958:	mov	x19, x0
  40295c:	bl	40299c <ferror@plt+0x133c>
  402960:	cmp	w0, w0, sxth
  402964:	b.ne	402974 <ferror@plt+0x1314>  // b.any
  402968:	ldp	x20, x19, [sp, #16]
  40296c:	ldp	x29, x30, [sp], #32
  402970:	ret
  402974:	bl	401620 <__errno_location@plt>
  402978:	mov	w8, #0x22                  	// #34
  40297c:	str	w8, [x0]
  402980:	adrp	x8, 415000 <ferror@plt+0x139a0>
  402984:	ldr	w0, [x8, #464]
  402988:	adrp	x1, 404000 <ferror@plt+0x29a0>
  40298c:	add	x1, x1, #0x476
  402990:	mov	x2, x20
  402994:	mov	x3, x19
  402998:	bl	401640 <err@plt>
  40299c:	stp	x29, x30, [sp, #-32]!
  4029a0:	stp	x20, x19, [sp, #16]
  4029a4:	mov	x29, sp
  4029a8:	mov	x20, x1
  4029ac:	mov	x19, x0
  4029b0:	bl	402a54 <ferror@plt+0x13f4>
  4029b4:	cmp	x0, w0, sxtw
  4029b8:	b.ne	4029c8 <ferror@plt+0x1368>  // b.any
  4029bc:	ldp	x20, x19, [sp, #16]
  4029c0:	ldp	x29, x30, [sp], #32
  4029c4:	ret
  4029c8:	bl	401620 <__errno_location@plt>
  4029cc:	mov	w8, #0x22                  	// #34
  4029d0:	str	w8, [x0]
  4029d4:	adrp	x8, 415000 <ferror@plt+0x139a0>
  4029d8:	ldr	w0, [x8, #464]
  4029dc:	adrp	x1, 404000 <ferror@plt+0x29a0>
  4029e0:	add	x1, x1, #0x476
  4029e4:	mov	x2, x20
  4029e8:	mov	x3, x19
  4029ec:	bl	401640 <err@plt>
  4029f0:	mov	w2, #0xa                   	// #10
  4029f4:	b	4029f8 <ferror@plt+0x1398>
  4029f8:	stp	x29, x30, [sp, #-32]!
  4029fc:	stp	x20, x19, [sp, #16]
  402a00:	mov	x29, sp
  402a04:	mov	x20, x1
  402a08:	mov	x19, x0
  402a0c:	bl	402b10 <ferror@plt+0x14b0>
  402a10:	cmp	w0, #0x10, lsl #12
  402a14:	b.cs	402a24 <ferror@plt+0x13c4>  // b.hs, b.nlast
  402a18:	ldp	x20, x19, [sp, #16]
  402a1c:	ldp	x29, x30, [sp], #32
  402a20:	ret
  402a24:	bl	401620 <__errno_location@plt>
  402a28:	mov	w8, #0x22                  	// #34
  402a2c:	str	w8, [x0]
  402a30:	adrp	x8, 415000 <ferror@plt+0x139a0>
  402a34:	ldr	w0, [x8, #464]
  402a38:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402a3c:	add	x1, x1, #0x476
  402a40:	mov	x2, x20
  402a44:	mov	x3, x19
  402a48:	bl	401640 <err@plt>
  402a4c:	mov	w2, #0x10                  	// #16
  402a50:	b	4029f8 <ferror@plt+0x1398>
  402a54:	stp	x29, x30, [sp, #-48]!
  402a58:	mov	x29, sp
  402a5c:	str	x21, [sp, #16]
  402a60:	stp	x20, x19, [sp, #32]
  402a64:	mov	x20, x1
  402a68:	mov	x19, x0
  402a6c:	str	xzr, [x29, #24]
  402a70:	bl	401620 <__errno_location@plt>
  402a74:	str	wzr, [x0]
  402a78:	cbz	x19, 402ac8 <ferror@plt+0x1468>
  402a7c:	ldrb	w8, [x19]
  402a80:	cbz	w8, 402ac8 <ferror@plt+0x1468>
  402a84:	mov	x21, x0
  402a88:	add	x1, x29, #0x18
  402a8c:	mov	w2, #0xa                   	// #10
  402a90:	mov	x0, x19
  402a94:	bl	401370 <strtoimax@plt>
  402a98:	ldr	w8, [x21]
  402a9c:	cbnz	w8, 402ae4 <ferror@plt+0x1484>
  402aa0:	ldr	x8, [x29, #24]
  402aa4:	cmp	x8, x19
  402aa8:	b.eq	402ac8 <ferror@plt+0x1468>  // b.none
  402aac:	cbz	x8, 402ab8 <ferror@plt+0x1458>
  402ab0:	ldrb	w8, [x8]
  402ab4:	cbnz	w8, 402ac8 <ferror@plt+0x1468>
  402ab8:	ldp	x20, x19, [sp, #32]
  402abc:	ldr	x21, [sp, #16]
  402ac0:	ldp	x29, x30, [sp], #48
  402ac4:	ret
  402ac8:	adrp	x8, 415000 <ferror@plt+0x139a0>
  402acc:	ldr	w0, [x8, #464]
  402ad0:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402ad4:	add	x1, x1, #0x476
  402ad8:	mov	x2, x20
  402adc:	mov	x3, x19
  402ae0:	bl	4015e0 <errx@plt>
  402ae4:	adrp	x9, 415000 <ferror@plt+0x139a0>
  402ae8:	ldr	w0, [x9, #464]
  402aec:	cmp	w8, #0x22
  402af0:	b.ne	402ad0 <ferror@plt+0x1470>  // b.any
  402af4:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402af8:	add	x1, x1, #0x476
  402afc:	mov	x2, x20
  402b00:	mov	x3, x19
  402b04:	bl	401640 <err@plt>
  402b08:	mov	w2, #0xa                   	// #10
  402b0c:	b	402b10 <ferror@plt+0x14b0>
  402b10:	stp	x29, x30, [sp, #-32]!
  402b14:	stp	x20, x19, [sp, #16]
  402b18:	mov	x29, sp
  402b1c:	mov	x20, x1
  402b20:	mov	x19, x0
  402b24:	bl	402b74 <ferror@plt+0x1514>
  402b28:	lsr	x8, x0, #32
  402b2c:	cbnz	x8, 402b3c <ferror@plt+0x14dc>
  402b30:	ldp	x20, x19, [sp, #16]
  402b34:	ldp	x29, x30, [sp], #32
  402b38:	ret
  402b3c:	bl	401620 <__errno_location@plt>
  402b40:	mov	w8, #0x22                  	// #34
  402b44:	str	w8, [x0]
  402b48:	adrp	x8, 415000 <ferror@plt+0x139a0>
  402b4c:	ldr	w0, [x8, #464]
  402b50:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402b54:	add	x1, x1, #0x476
  402b58:	mov	x2, x20
  402b5c:	mov	x3, x19
  402b60:	bl	401640 <err@plt>
  402b64:	mov	w2, #0x10                  	// #16
  402b68:	b	402b10 <ferror@plt+0x14b0>
  402b6c:	mov	w2, #0xa                   	// #10
  402b70:	b	402b74 <ferror@plt+0x1514>
  402b74:	sub	sp, sp, #0x40
  402b78:	stp	x29, x30, [sp, #16]
  402b7c:	stp	x22, x21, [sp, #32]
  402b80:	stp	x20, x19, [sp, #48]
  402b84:	add	x29, sp, #0x10
  402b88:	mov	w21, w2
  402b8c:	mov	x20, x1
  402b90:	mov	x19, x0
  402b94:	str	xzr, [sp, #8]
  402b98:	bl	401620 <__errno_location@plt>
  402b9c:	str	wzr, [x0]
  402ba0:	cbz	x19, 402bf4 <ferror@plt+0x1594>
  402ba4:	ldrb	w8, [x19]
  402ba8:	cbz	w8, 402bf4 <ferror@plt+0x1594>
  402bac:	mov	x22, x0
  402bb0:	add	x1, sp, #0x8
  402bb4:	mov	x0, x19
  402bb8:	mov	w2, w21
  402bbc:	bl	4014a0 <strtoumax@plt>
  402bc0:	ldr	w8, [x22]
  402bc4:	cbnz	w8, 402c10 <ferror@plt+0x15b0>
  402bc8:	ldr	x8, [sp, #8]
  402bcc:	cmp	x8, x19
  402bd0:	b.eq	402bf4 <ferror@plt+0x1594>  // b.none
  402bd4:	cbz	x8, 402be0 <ferror@plt+0x1580>
  402bd8:	ldrb	w8, [x8]
  402bdc:	cbnz	w8, 402bf4 <ferror@plt+0x1594>
  402be0:	ldp	x20, x19, [sp, #48]
  402be4:	ldp	x22, x21, [sp, #32]
  402be8:	ldp	x29, x30, [sp, #16]
  402bec:	add	sp, sp, #0x40
  402bf0:	ret
  402bf4:	adrp	x8, 415000 <ferror@plt+0x139a0>
  402bf8:	ldr	w0, [x8, #464]
  402bfc:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402c00:	add	x1, x1, #0x476
  402c04:	mov	x2, x20
  402c08:	mov	x3, x19
  402c0c:	bl	4015e0 <errx@plt>
  402c10:	adrp	x9, 415000 <ferror@plt+0x139a0>
  402c14:	ldr	w0, [x9, #464]
  402c18:	cmp	w8, #0x22
  402c1c:	b.ne	402bfc <ferror@plt+0x159c>  // b.any
  402c20:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402c24:	add	x1, x1, #0x476
  402c28:	mov	x2, x20
  402c2c:	mov	x3, x19
  402c30:	bl	401640 <err@plt>
  402c34:	mov	w2, #0x10                  	// #16
  402c38:	b	402b74 <ferror@plt+0x1514>
  402c3c:	stp	x29, x30, [sp, #-48]!
  402c40:	mov	x29, sp
  402c44:	str	x21, [sp, #16]
  402c48:	stp	x20, x19, [sp, #32]
  402c4c:	mov	x20, x1
  402c50:	mov	x19, x0
  402c54:	str	xzr, [x29, #24]
  402c58:	bl	401620 <__errno_location@plt>
  402c5c:	str	wzr, [x0]
  402c60:	cbz	x19, 402cac <ferror@plt+0x164c>
  402c64:	ldrb	w8, [x19]
  402c68:	cbz	w8, 402cac <ferror@plt+0x164c>
  402c6c:	mov	x21, x0
  402c70:	add	x1, x29, #0x18
  402c74:	mov	x0, x19
  402c78:	bl	401380 <strtod@plt>
  402c7c:	ldr	w8, [x21]
  402c80:	cbnz	w8, 402cc8 <ferror@plt+0x1668>
  402c84:	ldr	x8, [x29, #24]
  402c88:	cmp	x8, x19
  402c8c:	b.eq	402cac <ferror@plt+0x164c>  // b.none
  402c90:	cbz	x8, 402c9c <ferror@plt+0x163c>
  402c94:	ldrb	w8, [x8]
  402c98:	cbnz	w8, 402cac <ferror@plt+0x164c>
  402c9c:	ldp	x20, x19, [sp, #32]
  402ca0:	ldr	x21, [sp, #16]
  402ca4:	ldp	x29, x30, [sp], #48
  402ca8:	ret
  402cac:	adrp	x8, 415000 <ferror@plt+0x139a0>
  402cb0:	ldr	w0, [x8, #464]
  402cb4:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402cb8:	add	x1, x1, #0x476
  402cbc:	mov	x2, x20
  402cc0:	mov	x3, x19
  402cc4:	bl	4015e0 <errx@plt>
  402cc8:	adrp	x9, 415000 <ferror@plt+0x139a0>
  402ccc:	ldr	w0, [x9, #464]
  402cd0:	cmp	w8, #0x22
  402cd4:	b.ne	402cb4 <ferror@plt+0x1654>  // b.any
  402cd8:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402cdc:	add	x1, x1, #0x476
  402ce0:	mov	x2, x20
  402ce4:	mov	x3, x19
  402ce8:	bl	401640 <err@plt>
  402cec:	stp	x29, x30, [sp, #-48]!
  402cf0:	mov	x29, sp
  402cf4:	str	x21, [sp, #16]
  402cf8:	stp	x20, x19, [sp, #32]
  402cfc:	mov	x20, x1
  402d00:	mov	x19, x0
  402d04:	str	xzr, [x29, #24]
  402d08:	bl	401620 <__errno_location@plt>
  402d0c:	str	wzr, [x0]
  402d10:	cbz	x19, 402d60 <ferror@plt+0x1700>
  402d14:	ldrb	w8, [x19]
  402d18:	cbz	w8, 402d60 <ferror@plt+0x1700>
  402d1c:	mov	x21, x0
  402d20:	add	x1, x29, #0x18
  402d24:	mov	w2, #0xa                   	// #10
  402d28:	mov	x0, x19
  402d2c:	bl	401520 <strtol@plt>
  402d30:	ldr	w8, [x21]
  402d34:	cbnz	w8, 402d7c <ferror@plt+0x171c>
  402d38:	ldr	x8, [x29, #24]
  402d3c:	cmp	x8, x19
  402d40:	b.eq	402d60 <ferror@plt+0x1700>  // b.none
  402d44:	cbz	x8, 402d50 <ferror@plt+0x16f0>
  402d48:	ldrb	w8, [x8]
  402d4c:	cbnz	w8, 402d60 <ferror@plt+0x1700>
  402d50:	ldp	x20, x19, [sp, #32]
  402d54:	ldr	x21, [sp, #16]
  402d58:	ldp	x29, x30, [sp], #48
  402d5c:	ret
  402d60:	adrp	x8, 415000 <ferror@plt+0x139a0>
  402d64:	ldr	w0, [x8, #464]
  402d68:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402d6c:	add	x1, x1, #0x476
  402d70:	mov	x2, x20
  402d74:	mov	x3, x19
  402d78:	bl	4015e0 <errx@plt>
  402d7c:	adrp	x9, 415000 <ferror@plt+0x139a0>
  402d80:	ldr	w0, [x9, #464]
  402d84:	cmp	w8, #0x22
  402d88:	b.ne	402d68 <ferror@plt+0x1708>  // b.any
  402d8c:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402d90:	add	x1, x1, #0x476
  402d94:	mov	x2, x20
  402d98:	mov	x3, x19
  402d9c:	bl	401640 <err@plt>
  402da0:	stp	x29, x30, [sp, #-48]!
  402da4:	mov	x29, sp
  402da8:	str	x21, [sp, #16]
  402dac:	stp	x20, x19, [sp, #32]
  402db0:	mov	x20, x1
  402db4:	mov	x19, x0
  402db8:	str	xzr, [x29, #24]
  402dbc:	bl	401620 <__errno_location@plt>
  402dc0:	str	wzr, [x0]
  402dc4:	cbz	x19, 402e14 <ferror@plt+0x17b4>
  402dc8:	ldrb	w8, [x19]
  402dcc:	cbz	w8, 402e14 <ferror@plt+0x17b4>
  402dd0:	mov	x21, x0
  402dd4:	add	x1, x29, #0x18
  402dd8:	mov	w2, #0xa                   	// #10
  402ddc:	mov	x0, x19
  402de0:	bl	401310 <strtoul@plt>
  402de4:	ldr	w8, [x21]
  402de8:	cbnz	w8, 402e30 <ferror@plt+0x17d0>
  402dec:	ldr	x8, [x29, #24]
  402df0:	cmp	x8, x19
  402df4:	b.eq	402e14 <ferror@plt+0x17b4>  // b.none
  402df8:	cbz	x8, 402e04 <ferror@plt+0x17a4>
  402dfc:	ldrb	w8, [x8]
  402e00:	cbnz	w8, 402e14 <ferror@plt+0x17b4>
  402e04:	ldp	x20, x19, [sp, #32]
  402e08:	ldr	x21, [sp, #16]
  402e0c:	ldp	x29, x30, [sp], #48
  402e10:	ret
  402e14:	adrp	x8, 415000 <ferror@plt+0x139a0>
  402e18:	ldr	w0, [x8, #464]
  402e1c:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402e20:	add	x1, x1, #0x476
  402e24:	mov	x2, x20
  402e28:	mov	x3, x19
  402e2c:	bl	4015e0 <errx@plt>
  402e30:	adrp	x9, 415000 <ferror@plt+0x139a0>
  402e34:	ldr	w0, [x9, #464]
  402e38:	cmp	w8, #0x22
  402e3c:	b.ne	402e1c <ferror@plt+0x17bc>  // b.any
  402e40:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402e44:	add	x1, x1, #0x476
  402e48:	mov	x2, x20
  402e4c:	mov	x3, x19
  402e50:	bl	401640 <err@plt>
  402e54:	sub	sp, sp, #0x30
  402e58:	stp	x20, x19, [sp, #32]
  402e5c:	mov	x20, x1
  402e60:	add	x1, sp, #0x8
  402e64:	mov	x2, xzr
  402e68:	stp	x29, x30, [sp, #16]
  402e6c:	add	x29, sp, #0x10
  402e70:	mov	x19, x0
  402e74:	bl	402340 <ferror@plt+0xce0>
  402e78:	cbnz	w0, 402e90 <ferror@plt+0x1830>
  402e7c:	ldr	x0, [sp, #8]
  402e80:	ldp	x20, x19, [sp, #32]
  402e84:	ldp	x29, x30, [sp, #16]
  402e88:	add	sp, sp, #0x30
  402e8c:	ret
  402e90:	bl	401620 <__errno_location@plt>
  402e94:	adrp	x9, 415000 <ferror@plt+0x139a0>
  402e98:	ldr	w8, [x0]
  402e9c:	ldr	w0, [x9, #464]
  402ea0:	adrp	x1, 404000 <ferror@plt+0x29a0>
  402ea4:	add	x1, x1, #0x476
  402ea8:	mov	x2, x20
  402eac:	mov	x3, x19
  402eb0:	cbnz	w8, 402eb8 <ferror@plt+0x1858>
  402eb4:	bl	4015e0 <errx@plt>
  402eb8:	bl	401640 <err@plt>
  402ebc:	stp	x29, x30, [sp, #-32]!
  402ec0:	str	x19, [sp, #16]
  402ec4:	mov	x19, x1
  402ec8:	mov	x1, x2
  402ecc:	mov	x29, sp
  402ed0:	bl	402c3c <ferror@plt+0x15dc>
  402ed4:	adrp	x8, 404000 <ferror@plt+0x29a0>
  402ed8:	ldr	d1, [x8, #1104]
  402edc:	fcvtzs	x8, d0
  402ee0:	scvtf	d2, x8
  402ee4:	fsub	d0, d0, d2
  402ee8:	fmul	d0, d0, d1
  402eec:	fcvtzs	x9, d0
  402ef0:	stp	x8, x9, [x19]
  402ef4:	ldr	x19, [sp, #16]
  402ef8:	ldp	x29, x30, [sp], #32
  402efc:	ret
  402f00:	and	w8, w0, #0xf000
  402f04:	sub	w8, w8, #0x1, lsl #12
  402f08:	lsr	w9, w8, #12
  402f0c:	cmp	w9, #0xb
  402f10:	mov	w8, wzr
  402f14:	b.hi	402f68 <ferror@plt+0x1908>  // b.pmore
  402f18:	adrp	x10, 404000 <ferror@plt+0x29a0>
  402f1c:	add	x10, x10, #0x458
  402f20:	adr	x11, 402f34 <ferror@plt+0x18d4>
  402f24:	ldrb	w12, [x10, x9]
  402f28:	add	x11, x11, x12, lsl #2
  402f2c:	mov	w9, #0x64                  	// #100
  402f30:	br	x11
  402f34:	mov	w9, #0x70                  	// #112
  402f38:	b	402f60 <ferror@plt+0x1900>
  402f3c:	mov	w9, #0x63                  	// #99
  402f40:	b	402f60 <ferror@plt+0x1900>
  402f44:	mov	w9, #0x62                  	// #98
  402f48:	b	402f60 <ferror@plt+0x1900>
  402f4c:	mov	w9, #0x6c                  	// #108
  402f50:	b	402f60 <ferror@plt+0x1900>
  402f54:	mov	w9, #0x73                  	// #115
  402f58:	b	402f60 <ferror@plt+0x1900>
  402f5c:	mov	w9, #0x2d                  	// #45
  402f60:	mov	w8, #0x1                   	// #1
  402f64:	strb	w9, [x1]
  402f68:	tst	w0, #0x100
  402f6c:	mov	w9, #0x72                  	// #114
  402f70:	mov	w10, #0x2d                  	// #45
  402f74:	add	x11, x1, x8
  402f78:	mov	w12, #0x77                  	// #119
  402f7c:	csel	w17, w10, w9, eq  // eq = none
  402f80:	tst	w0, #0x80
  402f84:	mov	w14, #0x53                  	// #83
  402f88:	mov	w15, #0x73                  	// #115
  402f8c:	mov	w16, #0x78                  	// #120
  402f90:	strb	w17, [x11]
  402f94:	csel	w17, w10, w12, eq  // eq = none
  402f98:	tst	w0, #0x40
  402f9c:	orr	x13, x8, #0x2
  402fa0:	strb	w17, [x11, #1]
  402fa4:	csel	w11, w15, w14, ne  // ne = any
  402fa8:	csel	w17, w16, w10, ne  // ne = any
  402fac:	tst	w0, #0x800
  402fb0:	csel	w11, w17, w11, eq  // eq = none
  402fb4:	add	x13, x13, x1
  402fb8:	tst	w0, #0x20
  402fbc:	strb	w11, [x13]
  402fc0:	csel	w11, w10, w9, eq  // eq = none
  402fc4:	tst	w0, #0x10
  402fc8:	strb	w11, [x13, #1]
  402fcc:	csel	w11, w10, w12, eq  // eq = none
  402fd0:	tst	w0, #0x8
  402fd4:	csel	w14, w15, w14, ne  // ne = any
  402fd8:	csel	w15, w16, w10, ne  // ne = any
  402fdc:	tst	w0, #0x400
  402fe0:	orr	x8, x8, #0x6
  402fe4:	csel	w14, w15, w14, eq  // eq = none
  402fe8:	tst	w0, #0x4
  402fec:	add	x8, x8, x1
  402ff0:	csel	w9, w10, w9, eq  // eq = none
  402ff4:	tst	w0, #0x2
  402ff8:	mov	w17, #0x54                  	// #84
  402ffc:	strb	w11, [x13, #2]
  403000:	mov	w11, #0x74                  	// #116
  403004:	strb	w14, [x13, #3]
  403008:	strb	w9, [x8]
  40300c:	csel	w9, w10, w12, eq  // eq = none
  403010:	tst	w0, #0x1
  403014:	strb	w9, [x8, #1]
  403018:	csel	w9, w11, w17, ne  // ne = any
  40301c:	csel	w10, w16, w10, ne  // ne = any
  403020:	tst	w0, #0x200
  403024:	csel	w9, w10, w9, eq  // eq = none
  403028:	mov	x0, x1
  40302c:	strb	w9, [x8, #2]
  403030:	strb	wzr, [x8, #3]
  403034:	ret
  403038:	sub	sp, sp, #0x50
  40303c:	add	x8, sp, #0x8
  403040:	stp	x29, x30, [sp, #48]
  403044:	stp	x20, x19, [sp, #64]
  403048:	add	x29, sp, #0x30
  40304c:	tbz	w0, #1, 40305c <ferror@plt+0x19fc>
  403050:	orr	x8, x8, #0x1
  403054:	mov	w9, #0x20                  	// #32
  403058:	strb	w9, [sp, #8]
  40305c:	mov	x9, xzr
  403060:	add	x10, x9, #0xa
  403064:	lsr	x11, x1, x10
  403068:	cbz	x11, 403080 <ferror@plt+0x1a20>
  40306c:	cmp	x10, #0x33
  403070:	mov	x9, x10
  403074:	b.cc	403060 <ferror@plt+0x1a00>  // b.lo, b.ul, b.last
  403078:	mov	w9, #0x3c                  	// #60
  40307c:	b	403084 <ferror@plt+0x1a24>
  403080:	cbz	w9, 403138 <ferror@plt+0x1ad8>
  403084:	mov	w10, #0x6667                	// #26215
  403088:	movk	w10, #0x6666, lsl #16
  40308c:	smull	x10, w9, w10
  403090:	adrp	x11, 404000 <ferror@plt+0x29a0>
  403094:	lsr	x12, x10, #63
  403098:	asr	x10, x10, #34
  40309c:	add	x11, x11, #0x47f
  4030a0:	add	w10, w10, w12
  4030a4:	ldrb	w12, [x11, w10, sxtw]
  4030a8:	mov	x10, #0xffffffffffffffff    	// #-1
  4030ac:	lsl	x10, x10, x9
  4030b0:	mov	x11, x8
  4030b4:	lsr	x19, x1, x9
  4030b8:	bic	x10, x1, x10
  4030bc:	strb	w12, [x11], #1
  4030c0:	tbz	w0, #0, 4030dc <ferror@plt+0x1a7c>
  4030c4:	add	w12, w9, #0x9
  4030c8:	cmp	w12, #0x13
  4030cc:	b.cc	4030dc <ferror@plt+0x1a7c>  // b.lo, b.ul, b.last
  4030d0:	mov	w11, #0x4269                	// #17001
  4030d4:	sturh	w11, [x8, #1]
  4030d8:	add	x11, x8, #0x3
  4030dc:	strb	wzr, [x11]
  4030e0:	cbz	x10, 4031b0 <ferror@plt+0x1b50>
  4030e4:	sub	w8, w9, #0xa
  4030e8:	lsr	x8, x10, x8
  4030ec:	tbnz	w0, #2, 403104 <ferror@plt+0x1aa4>
  4030f0:	sub	x9, x8, #0x3b6
  4030f4:	cmp	x9, #0x64
  4030f8:	b.cs	403148 <ferror@plt+0x1ae8>  // b.hs, b.nlast
  4030fc:	add	w19, w19, #0x1
  403100:	b	4031b0 <ferror@plt+0x1b50>
  403104:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403108:	add	x8, x8, #0x5
  40310c:	movk	x9, #0xcccd
  403110:	umulh	x10, x8, x9
  403114:	lsr	x20, x10, #3
  403118:	mul	x9, x20, x9
  40311c:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  403120:	ror	x9, x9, #1
  403124:	movk	x10, #0x1999, lsl #48
  403128:	cmp	x9, x10
  40312c:	b.ls	40314c <ferror@plt+0x1aec>  // b.plast
  403130:	cbnz	x20, 40316c <ferror@plt+0x1b0c>
  403134:	b	4031b0 <ferror@plt+0x1b50>
  403138:	mov	w9, #0x42                  	// #66
  40313c:	strh	w9, [x8]
  403140:	mov	w19, w1
  403144:	b	4031b0 <ferror@plt+0x1b50>
  403148:	add	x8, x8, #0x32
  40314c:	mov	x9, #0xf5c3                	// #62915
  403150:	movk	x9, #0x5c28, lsl #16
  403154:	movk	x9, #0xc28f, lsl #32
  403158:	lsr	x8, x8, #2
  40315c:	movk	x9, #0x28f5, lsl #48
  403160:	umulh	x8, x8, x9
  403164:	lsr	x20, x8, #2
  403168:	cbz	x20, 4031b0 <ferror@plt+0x1b50>
  40316c:	bl	4013d0 <localeconv@plt>
  403170:	cbz	x0, 403184 <ferror@plt+0x1b24>
  403174:	ldr	x4, [x0]
  403178:	cbz	x4, 403184 <ferror@plt+0x1b24>
  40317c:	ldrb	w8, [x4]
  403180:	cbnz	w8, 40318c <ferror@plt+0x1b2c>
  403184:	adrp	x4, 404000 <ferror@plt+0x29a0>
  403188:	add	x4, x4, #0x487
  40318c:	adrp	x2, 404000 <ferror@plt+0x29a0>
  403190:	add	x2, x2, #0x489
  403194:	add	x0, sp, #0x10
  403198:	add	x6, sp, #0x8
  40319c:	mov	w1, #0x20                  	// #32
  4031a0:	mov	w3, w19
  4031a4:	mov	x5, x20
  4031a8:	bl	4013c0 <snprintf@plt>
  4031ac:	b	4031cc <ferror@plt+0x1b6c>
  4031b0:	adrp	x2, 404000 <ferror@plt+0x29a0>
  4031b4:	add	x2, x2, #0x493
  4031b8:	add	x0, sp, #0x10
  4031bc:	add	x4, sp, #0x8
  4031c0:	mov	w1, #0x20                  	// #32
  4031c4:	mov	w3, w19
  4031c8:	bl	4013c0 <snprintf@plt>
  4031cc:	add	x0, sp, #0x10
  4031d0:	bl	401470 <strdup@plt>
  4031d4:	ldp	x20, x19, [sp, #64]
  4031d8:	ldp	x29, x30, [sp, #48]
  4031dc:	add	sp, sp, #0x50
  4031e0:	ret
  4031e4:	stp	x29, x30, [sp, #-64]!
  4031e8:	stp	x24, x23, [sp, #16]
  4031ec:	stp	x22, x21, [sp, #32]
  4031f0:	stp	x20, x19, [sp, #48]
  4031f4:	mov	x29, sp
  4031f8:	cbz	x0, 4032ac <ferror@plt+0x1c4c>
  4031fc:	mov	x19, x3
  403200:	mov	x9, x0
  403204:	mov	w0, #0xffffffff            	// #-1
  403208:	cbz	x3, 4032b0 <ferror@plt+0x1c50>
  40320c:	mov	x20, x2
  403210:	cbz	x2, 4032b0 <ferror@plt+0x1c50>
  403214:	mov	x21, x1
  403218:	cbz	x1, 4032b0 <ferror@plt+0x1c50>
  40321c:	ldrb	w10, [x9]
  403220:	cbz	w10, 4032b0 <ferror@plt+0x1c50>
  403224:	mov	x23, xzr
  403228:	mov	x8, xzr
  40322c:	add	x22, x9, #0x1
  403230:	cmp	x23, x20
  403234:	b.cs	4032c4 <ferror@plt+0x1c64>  // b.hs, b.nlast
  403238:	and	w11, w10, #0xff
  40323c:	ldrb	w10, [x22]
  403240:	sub	x9, x22, #0x1
  403244:	cmp	x8, #0x0
  403248:	csel	x8, x9, x8, eq  // eq = none
  40324c:	cmp	w11, #0x2c
  403250:	csel	x9, x9, xzr, eq  // eq = none
  403254:	cmp	w10, #0x0
  403258:	csel	x24, x22, x9, eq  // eq = none
  40325c:	cbz	x8, 403298 <ferror@plt+0x1c38>
  403260:	cbz	x24, 403298 <ferror@plt+0x1c38>
  403264:	subs	x1, x24, x8
  403268:	b.ls	4032ac <ferror@plt+0x1c4c>  // b.plast
  40326c:	mov	x0, x8
  403270:	blr	x19
  403274:	cmn	w0, #0x1
  403278:	b.eq	4032ac <ferror@plt+0x1c4c>  // b.none
  40327c:	str	w0, [x21, x23, lsl #2]
  403280:	ldrb	w8, [x24]
  403284:	add	x0, x23, #0x1
  403288:	cbz	w8, 4032b0 <ferror@plt+0x1c50>
  40328c:	ldrb	w10, [x22]
  403290:	mov	x8, xzr
  403294:	b	40329c <ferror@plt+0x1c3c>
  403298:	mov	x0, x23
  40329c:	add	x22, x22, #0x1
  4032a0:	mov	x23, x0
  4032a4:	cbnz	w10, 403230 <ferror@plt+0x1bd0>
  4032a8:	b	4032b0 <ferror@plt+0x1c50>
  4032ac:	mov	w0, #0xffffffff            	// #-1
  4032b0:	ldp	x20, x19, [sp, #48]
  4032b4:	ldp	x22, x21, [sp, #32]
  4032b8:	ldp	x24, x23, [sp, #16]
  4032bc:	ldp	x29, x30, [sp], #64
  4032c0:	ret
  4032c4:	mov	w0, #0xfffffffe            	// #-2
  4032c8:	b	4032b0 <ferror@plt+0x1c50>
  4032cc:	stp	x29, x30, [sp, #-32]!
  4032d0:	str	x19, [sp, #16]
  4032d4:	mov	x29, sp
  4032d8:	cbz	x0, 4032fc <ferror@plt+0x1c9c>
  4032dc:	mov	x19, x3
  4032e0:	mov	w8, #0xffffffff            	// #-1
  4032e4:	cbz	x3, 403300 <ferror@plt+0x1ca0>
  4032e8:	ldrb	w9, [x0]
  4032ec:	cbz	w9, 403300 <ferror@plt+0x1ca0>
  4032f0:	ldr	x8, [x19]
  4032f4:	cmp	x8, x2
  4032f8:	b.ls	403310 <ferror@plt+0x1cb0>  // b.plast
  4032fc:	mov	w8, #0xffffffff            	// #-1
  403300:	ldr	x19, [sp, #16]
  403304:	mov	w0, w8
  403308:	ldp	x29, x30, [sp], #32
  40330c:	ret
  403310:	cmp	w9, #0x2b
  403314:	b.ne	403320 <ferror@plt+0x1cc0>  // b.any
  403318:	add	x0, x0, #0x1
  40331c:	b	403328 <ferror@plt+0x1cc8>
  403320:	mov	x8, xzr
  403324:	str	xzr, [x19]
  403328:	add	x1, x1, x8, lsl #2
  40332c:	sub	x2, x2, x8
  403330:	mov	x3, x4
  403334:	bl	4031e4 <ferror@plt+0x1b84>
  403338:	mov	w8, w0
  40333c:	cmp	w0, #0x1
  403340:	b.lt	403300 <ferror@plt+0x1ca0>  // b.tstop
  403344:	ldr	x9, [x19]
  403348:	add	x9, x9, w8, uxtw
  40334c:	str	x9, [x19]
  403350:	b	403300 <ferror@plt+0x1ca0>
  403354:	stp	x29, x30, [sp, #-64]!
  403358:	mov	x8, x0
  40335c:	mov	w0, #0xffffffea            	// #-22
  403360:	str	x23, [sp, #16]
  403364:	stp	x22, x21, [sp, #32]
  403368:	stp	x20, x19, [sp, #48]
  40336c:	mov	x29, sp
  403370:	cbz	x1, 403410 <ferror@plt+0x1db0>
  403374:	cbz	x8, 403410 <ferror@plt+0x1db0>
  403378:	mov	x19, x2
  40337c:	cbz	x2, 403410 <ferror@plt+0x1db0>
  403380:	ldrb	w9, [x8]
  403384:	cbz	w9, 40340c <ferror@plt+0x1dac>
  403388:	mov	x20, x1
  40338c:	mov	x0, xzr
  403390:	add	x21, x8, #0x1
  403394:	mov	w22, #0x1                   	// #1
  403398:	mov	x8, x21
  40339c:	ldrb	w10, [x8], #-1
  4033a0:	and	w9, w9, #0xff
  4033a4:	cmp	x0, #0x0
  4033a8:	csel	x0, x8, x0, eq  // eq = none
  4033ac:	cmp	w9, #0x2c
  4033b0:	csel	x8, x8, xzr, eq  // eq = none
  4033b4:	cmp	w10, #0x0
  4033b8:	mov	w9, w10
  4033bc:	csel	x23, x21, x8, eq  // eq = none
  4033c0:	cbz	x0, 403404 <ferror@plt+0x1da4>
  4033c4:	cbz	x23, 403404 <ferror@plt+0x1da4>
  4033c8:	subs	x1, x23, x0
  4033cc:	b.ls	403424 <ferror@plt+0x1dc4>  // b.plast
  4033d0:	blr	x19
  4033d4:	tbnz	w0, #31, 403410 <ferror@plt+0x1db0>
  4033d8:	mov	w8, w0
  4033dc:	lsr	x8, x8, #3
  4033e0:	ldrb	w9, [x20, x8]
  4033e4:	and	w10, w0, #0x7
  4033e8:	lsl	w10, w22, w10
  4033ec:	orr	w9, w9, w10
  4033f0:	strb	w9, [x20, x8]
  4033f4:	ldrb	w8, [x23]
  4033f8:	cbz	w8, 40340c <ferror@plt+0x1dac>
  4033fc:	ldrb	w9, [x21]
  403400:	mov	x0, xzr
  403404:	add	x21, x21, #0x1
  403408:	cbnz	w9, 403398 <ferror@plt+0x1d38>
  40340c:	mov	w0, wzr
  403410:	ldp	x20, x19, [sp, #48]
  403414:	ldp	x22, x21, [sp, #32]
  403418:	ldr	x23, [sp, #16]
  40341c:	ldp	x29, x30, [sp], #64
  403420:	ret
  403424:	mov	w0, #0xffffffff            	// #-1
  403428:	b	403410 <ferror@plt+0x1db0>
  40342c:	stp	x29, x30, [sp, #-48]!
  403430:	mov	x8, x0
  403434:	mov	w0, #0xffffffea            	// #-22
  403438:	stp	x22, x21, [sp, #16]
  40343c:	stp	x20, x19, [sp, #32]
  403440:	mov	x29, sp
  403444:	cbz	x1, 4034d0 <ferror@plt+0x1e70>
  403448:	cbz	x8, 4034d0 <ferror@plt+0x1e70>
  40344c:	mov	x19, x2
  403450:	cbz	x2, 4034d0 <ferror@plt+0x1e70>
  403454:	ldrb	w9, [x8]
  403458:	cbz	w9, 4034cc <ferror@plt+0x1e6c>
  40345c:	mov	x20, x1
  403460:	mov	x0, xzr
  403464:	add	x21, x8, #0x1
  403468:	mov	x8, x21
  40346c:	ldrb	w10, [x8], #-1
  403470:	and	w9, w9, #0xff
  403474:	cmp	x0, #0x0
  403478:	csel	x0, x8, x0, eq  // eq = none
  40347c:	cmp	w9, #0x2c
  403480:	csel	x8, x8, xzr, eq  // eq = none
  403484:	cmp	w10, #0x0
  403488:	mov	w9, w10
  40348c:	csel	x22, x21, x8, eq  // eq = none
  403490:	cbz	x0, 4034c4 <ferror@plt+0x1e64>
  403494:	cbz	x22, 4034c4 <ferror@plt+0x1e64>
  403498:	subs	x1, x22, x0
  40349c:	b.ls	4034e0 <ferror@plt+0x1e80>  // b.plast
  4034a0:	blr	x19
  4034a4:	tbnz	x0, #63, 4034d0 <ferror@plt+0x1e70>
  4034a8:	ldr	x8, [x20]
  4034ac:	orr	x8, x8, x0
  4034b0:	str	x8, [x20]
  4034b4:	ldrb	w8, [x22]
  4034b8:	cbz	w8, 4034cc <ferror@plt+0x1e6c>
  4034bc:	ldrb	w9, [x21]
  4034c0:	mov	x0, xzr
  4034c4:	add	x21, x21, #0x1
  4034c8:	cbnz	w9, 403468 <ferror@plt+0x1e08>
  4034cc:	mov	w0, wzr
  4034d0:	ldp	x20, x19, [sp, #32]
  4034d4:	ldp	x22, x21, [sp, #16]
  4034d8:	ldp	x29, x30, [sp], #48
  4034dc:	ret
  4034e0:	mov	w0, #0xffffffff            	// #-1
  4034e4:	b	4034d0 <ferror@plt+0x1e70>
  4034e8:	stp	x29, x30, [sp, #-64]!
  4034ec:	mov	x29, sp
  4034f0:	str	x23, [sp, #16]
  4034f4:	stp	x22, x21, [sp, #32]
  4034f8:	stp	x20, x19, [sp, #48]
  4034fc:	str	xzr, [x29, #24]
  403500:	cbz	x0, 4035d8 <ferror@plt+0x1f78>
  403504:	mov	w21, w3
  403508:	mov	x19, x2
  40350c:	mov	x23, x1
  403510:	mov	x22, x0
  403514:	str	w3, [x1]
  403518:	str	w3, [x2]
  40351c:	bl	401620 <__errno_location@plt>
  403520:	str	wzr, [x0]
  403524:	ldrb	w8, [x22]
  403528:	mov	x20, x0
  40352c:	cmp	w8, #0x3a
  403530:	b.ne	40353c <ferror@plt+0x1edc>  // b.any
  403534:	add	x21, x22, #0x1
  403538:	b	403598 <ferror@plt+0x1f38>
  40353c:	add	x1, x29, #0x18
  403540:	mov	w2, #0xa                   	// #10
  403544:	mov	x0, x22
  403548:	bl	401520 <strtol@plt>
  40354c:	str	w0, [x23]
  403550:	str	w0, [x19]
  403554:	ldr	x8, [x29, #24]
  403558:	mov	w0, #0xffffffff            	// #-1
  40355c:	cmp	x8, x22
  403560:	b.eq	4035d8 <ferror@plt+0x1f78>  // b.none
  403564:	ldr	w9, [x20]
  403568:	cbnz	w9, 4035d8 <ferror@plt+0x1f78>
  40356c:	cbz	x8, 4035d8 <ferror@plt+0x1f78>
  403570:	ldrb	w9, [x8]
  403574:	cmp	w9, #0x2d
  403578:	b.eq	40358c <ferror@plt+0x1f2c>  // b.none
  40357c:	cmp	w9, #0x3a
  403580:	b.ne	4035d4 <ferror@plt+0x1f74>  // b.any
  403584:	ldrb	w9, [x8, #1]
  403588:	cbz	w9, 4035ec <ferror@plt+0x1f8c>
  40358c:	add	x21, x8, #0x1
  403590:	str	xzr, [x29, #24]
  403594:	str	wzr, [x20]
  403598:	add	x1, x29, #0x18
  40359c:	mov	w2, #0xa                   	// #10
  4035a0:	mov	x0, x21
  4035a4:	bl	401520 <strtol@plt>
  4035a8:	str	w0, [x19]
  4035ac:	ldr	w8, [x20]
  4035b0:	mov	w0, #0xffffffff            	// #-1
  4035b4:	cbnz	w8, 4035d8 <ferror@plt+0x1f78>
  4035b8:	ldr	x8, [x29, #24]
  4035bc:	cbz	x8, 4035d8 <ferror@plt+0x1f78>
  4035c0:	cmp	x8, x21
  4035c4:	mov	w0, #0xffffffff            	// #-1
  4035c8:	b.eq	4035d8 <ferror@plt+0x1f78>  // b.none
  4035cc:	ldrb	w8, [x8]
  4035d0:	cbnz	w8, 4035d8 <ferror@plt+0x1f78>
  4035d4:	mov	w0, wzr
  4035d8:	ldp	x20, x19, [sp, #48]
  4035dc:	ldp	x22, x21, [sp, #32]
  4035e0:	ldr	x23, [sp, #16]
  4035e4:	ldp	x29, x30, [sp], #64
  4035e8:	ret
  4035ec:	str	w21, [x19]
  4035f0:	b	4035d4 <ferror@plt+0x1f74>
  4035f4:	sub	sp, sp, #0x40
  4035f8:	mov	w8, wzr
  4035fc:	stp	x29, x30, [sp, #16]
  403600:	str	x21, [sp, #32]
  403604:	stp	x20, x19, [sp, #48]
  403608:	add	x29, sp, #0x10
  40360c:	cbz	x1, 4036ac <ferror@plt+0x204c>
  403610:	cbz	x0, 4036ac <ferror@plt+0x204c>
  403614:	mov	x20, x1
  403618:	add	x1, x29, #0x18
  40361c:	bl	4036c4 <ferror@plt+0x2064>
  403620:	mov	x19, x0
  403624:	add	x1, sp, #0x8
  403628:	mov	x0, x20
  40362c:	bl	4036c4 <ferror@plt+0x2064>
  403630:	ldr	x20, [x29, #24]
  403634:	ldr	x8, [sp, #8]
  403638:	mov	x21, x0
  40363c:	add	x9, x8, x20
  403640:	cmp	x9, #0x1
  403644:	b.eq	403650 <ferror@plt+0x1ff0>  // b.none
  403648:	cbnz	x9, 403670 <ferror@plt+0x2010>
  40364c:	b	4036a8 <ferror@plt+0x2048>
  403650:	cbz	x19, 403660 <ferror@plt+0x2000>
  403654:	ldrb	w9, [x19]
  403658:	cmp	w9, #0x2f
  40365c:	b.eq	4036a8 <ferror@plt+0x2048>  // b.none
  403660:	cbz	x21, 4036a0 <ferror@plt+0x2040>
  403664:	ldrb	w9, [x21]
  403668:	cmp	w9, #0x2f
  40366c:	b.eq	4036a8 <ferror@plt+0x2048>  // b.none
  403670:	cbz	x19, 4036a0 <ferror@plt+0x2040>
  403674:	cbz	x21, 4036a0 <ferror@plt+0x2040>
  403678:	cmp	x20, x8
  40367c:	b.ne	4036a0 <ferror@plt+0x2040>  // b.any
  403680:	mov	x0, x19
  403684:	mov	x1, x21
  403688:	mov	x2, x20
  40368c:	bl	401420 <strncmp@plt>
  403690:	cbnz	w0, 4036a0 <ferror@plt+0x2040>
  403694:	add	x0, x19, x20
  403698:	add	x20, x21, x20
  40369c:	b	403618 <ferror@plt+0x1fb8>
  4036a0:	mov	w8, wzr
  4036a4:	b	4036ac <ferror@plt+0x204c>
  4036a8:	mov	w8, #0x1                   	// #1
  4036ac:	ldp	x20, x19, [sp, #48]
  4036b0:	ldr	x21, [sp, #32]
  4036b4:	ldp	x29, x30, [sp, #16]
  4036b8:	mov	w0, w8
  4036bc:	add	sp, sp, #0x40
  4036c0:	ret
  4036c4:	mov	x8, x0
  4036c8:	str	xzr, [x1]
  4036cc:	mov	x0, x8
  4036d0:	cbz	x8, 4036fc <ferror@plt+0x209c>
  4036d4:	ldrb	w8, [x0]
  4036d8:	cmp	w8, #0x2f
  4036dc:	b.ne	4036f4 <ferror@plt+0x2094>  // b.any
  4036e0:	mov	x8, x0
  4036e4:	ldrb	w9, [x8, #1]!
  4036e8:	cmp	w9, #0x2f
  4036ec:	b.eq	4036cc <ferror@plt+0x206c>  // b.none
  4036f0:	b	403700 <ferror@plt+0x20a0>
  4036f4:	cbnz	w8, 403700 <ferror@plt+0x20a0>
  4036f8:	mov	x0, xzr
  4036fc:	ret
  403700:	mov	w8, #0x1                   	// #1
  403704:	str	x8, [x1]
  403708:	ldrb	w9, [x0, x8]
  40370c:	cbz	w9, 4036fc <ferror@plt+0x209c>
  403710:	cmp	w9, #0x2f
  403714:	b.eq	4036fc <ferror@plt+0x209c>  // b.none
  403718:	add	x8, x8, #0x1
  40371c:	b	403704 <ferror@plt+0x20a4>
  403720:	stp	x29, x30, [sp, #-64]!
  403724:	orr	x8, x0, x1
  403728:	stp	x24, x23, [sp, #16]
  40372c:	stp	x22, x21, [sp, #32]
  403730:	stp	x20, x19, [sp, #48]
  403734:	mov	x29, sp
  403738:	cbz	x8, 40376c <ferror@plt+0x210c>
  40373c:	mov	x19, x1
  403740:	mov	x21, x0
  403744:	mov	x20, x2
  403748:	cbz	x0, 403788 <ferror@plt+0x2128>
  40374c:	cbz	x19, 4037a4 <ferror@plt+0x2144>
  403750:	mov	x0, x21
  403754:	bl	401320 <strlen@plt>
  403758:	mvn	x8, x0
  40375c:	cmp	x8, x20
  403760:	b.cs	4037ac <ferror@plt+0x214c>  // b.hs, b.nlast
  403764:	mov	x22, xzr
  403768:	b	4037e8 <ferror@plt+0x2188>
  40376c:	adrp	x0, 404000 <ferror@plt+0x29a0>
  403770:	add	x0, x0, #0x2f2
  403774:	ldp	x20, x19, [sp, #48]
  403778:	ldp	x22, x21, [sp, #32]
  40377c:	ldp	x24, x23, [sp, #16]
  403780:	ldp	x29, x30, [sp], #64
  403784:	b	401470 <strdup@plt>
  403788:	mov	x0, x19
  40378c:	mov	x1, x20
  403790:	ldp	x20, x19, [sp, #48]
  403794:	ldp	x22, x21, [sp, #32]
  403798:	ldp	x24, x23, [sp, #16]
  40379c:	ldp	x29, x30, [sp], #64
  4037a0:	b	401550 <strndup@plt>
  4037a4:	mov	x0, x21
  4037a8:	b	403774 <ferror@plt+0x2114>
  4037ac:	add	x24, x0, x20
  4037b0:	mov	x23, x0
  4037b4:	add	x0, x24, #0x1
  4037b8:	bl	401400 <malloc@plt>
  4037bc:	mov	x22, x0
  4037c0:	cbz	x0, 4037e8 <ferror@plt+0x2188>
  4037c4:	mov	x0, x22
  4037c8:	mov	x1, x21
  4037cc:	mov	x2, x23
  4037d0:	bl	4012f0 <memcpy@plt>
  4037d4:	add	x0, x22, x23
  4037d8:	mov	x1, x19
  4037dc:	mov	x2, x20
  4037e0:	bl	4012f0 <memcpy@plt>
  4037e4:	strb	wzr, [x22, x24]
  4037e8:	mov	x0, x22
  4037ec:	ldp	x20, x19, [sp, #48]
  4037f0:	ldp	x22, x21, [sp, #32]
  4037f4:	ldp	x24, x23, [sp, #16]
  4037f8:	ldp	x29, x30, [sp], #64
  4037fc:	ret
  403800:	stp	x29, x30, [sp, #-32]!
  403804:	stp	x20, x19, [sp, #16]
  403808:	mov	x19, x1
  40380c:	mov	x20, x0
  403810:	mov	x29, sp
  403814:	cbz	x1, 403828 <ferror@plt+0x21c8>
  403818:	mov	x0, x19
  40381c:	bl	401320 <strlen@plt>
  403820:	mov	x2, x0
  403824:	b	40382c <ferror@plt+0x21cc>
  403828:	mov	x2, xzr
  40382c:	mov	x0, x20
  403830:	mov	x1, x19
  403834:	ldp	x20, x19, [sp, #16]
  403838:	ldp	x29, x30, [sp], #32
  40383c:	b	403720 <ferror@plt+0x20c0>
  403840:	sub	sp, sp, #0x120
  403844:	stp	x29, x30, [sp, #256]
  403848:	add	x29, sp, #0x100
  40384c:	add	x9, sp, #0x80
  403850:	mov	x10, sp
  403854:	mov	x11, #0xffffffffffffffd0    	// #-48
  403858:	add	x8, x29, #0x20
  40385c:	movk	x11, #0xff80, lsl #32
  403860:	add	x9, x9, #0x30
  403864:	add	x10, x10, #0x80
  403868:	stp	x8, x9, [x29, #-32]
  40386c:	stp	x10, x11, [x29, #-16]
  403870:	stp	q1, q2, [sp, #16]
  403874:	str	q0, [sp]
  403878:	ldp	q0, q1, [x29, #-32]
  40387c:	stp	x28, x19, [sp, #272]
  403880:	mov	x19, x0
  403884:	stp	x2, x3, [sp, #128]
  403888:	sub	x0, x29, #0x28
  40388c:	sub	x2, x29, #0x50
  403890:	stp	x4, x5, [sp, #144]
  403894:	stp	x6, x7, [sp, #160]
  403898:	stp	q3, q4, [sp, #48]
  40389c:	stp	q5, q6, [sp, #80]
  4038a0:	str	q7, [sp, #112]
  4038a4:	stp	q0, q1, [x29, #-80]
  4038a8:	bl	401540 <vasprintf@plt>
  4038ac:	tbnz	w0, #31, 4038d4 <ferror@plt+0x2274>
  4038b0:	ldur	x1, [x29, #-40]
  4038b4:	mov	w2, w0
  4038b8:	mov	x0, x19
  4038bc:	bl	403720 <ferror@plt+0x20c0>
  4038c0:	ldur	x8, [x29, #-40]
  4038c4:	mov	x19, x0
  4038c8:	mov	x0, x8
  4038cc:	bl	401530 <free@plt>
  4038d0:	b	4038d8 <ferror@plt+0x2278>
  4038d4:	mov	x19, xzr
  4038d8:	mov	x0, x19
  4038dc:	ldp	x28, x19, [sp, #272]
  4038e0:	ldp	x29, x30, [sp, #256]
  4038e4:	add	sp, sp, #0x120
  4038e8:	ret
  4038ec:	stp	x29, x30, [sp, #-80]!
  4038f0:	stp	x24, x23, [sp, #32]
  4038f4:	stp	x22, x21, [sp, #48]
  4038f8:	stp	x20, x19, [sp, #64]
  4038fc:	ldr	x19, [x0]
  403900:	str	x25, [sp, #16]
  403904:	mov	x29, sp
  403908:	ldrb	w8, [x19]
  40390c:	cbz	w8, 403a0c <ferror@plt+0x23ac>
  403910:	mov	x20, x0
  403914:	mov	x22, x1
  403918:	mov	x0, x19
  40391c:	mov	x1, x2
  403920:	mov	w23, w3
  403924:	mov	x21, x2
  403928:	bl	401560 <strspn@plt>
  40392c:	add	x19, x19, x0
  403930:	ldrb	w25, [x19]
  403934:	cbz	x25, 403a08 <ferror@plt+0x23a8>
  403938:	cbz	w23, 4039bc <ferror@plt+0x235c>
  40393c:	cmp	w25, #0x3f
  403940:	b.hi	4039d8 <ferror@plt+0x2378>  // b.pmore
  403944:	mov	w8, #0x1                   	// #1
  403948:	mov	x9, #0x1                   	// #1
  40394c:	lsl	x8, x8, x25
  403950:	movk	x9, #0x84, lsl #32
  403954:	and	x8, x8, x9
  403958:	cbz	x8, 4039d8 <ferror@plt+0x2378>
  40395c:	add	x23, x19, #0x1
  403960:	add	x1, x29, #0x1c
  403964:	mov	x0, x23
  403968:	strb	w25, [x29, #28]
  40396c:	strb	wzr, [x29, #29]
  403970:	bl	403a2c <ferror@plt+0x23cc>
  403974:	str	x0, [x22]
  403978:	add	x8, x0, x19
  40397c:	ldrb	w8, [x8, #1]
  403980:	cbz	w8, 403a08 <ferror@plt+0x23a8>
  403984:	cmp	w8, w25
  403988:	b.ne	403a08 <ferror@plt+0x23a8>  // b.any
  40398c:	add	x8, x0, x19
  403990:	ldrsb	w1, [x8, #2]
  403994:	mov	x24, x0
  403998:	cbz	w1, 4039a8 <ferror@plt+0x2348>
  40399c:	mov	x0, x21
  4039a0:	bl	401570 <strchr@plt>
  4039a4:	cbz	x0, 403a08 <ferror@plt+0x23a8>
  4039a8:	add	x8, x19, x24
  4039ac:	add	x8, x8, #0x2
  4039b0:	str	x8, [x20]
  4039b4:	mov	x19, x23
  4039b8:	b	403a10 <ferror@plt+0x23b0>
  4039bc:	mov	x0, x19
  4039c0:	mov	x1, x21
  4039c4:	bl	401600 <strcspn@plt>
  4039c8:	add	x8, x19, x0
  4039cc:	str	x0, [x22]
  4039d0:	str	x8, [x20]
  4039d4:	b	403a10 <ferror@plt+0x23b0>
  4039d8:	mov	x0, x19
  4039dc:	mov	x1, x21
  4039e0:	bl	403a2c <ferror@plt+0x23cc>
  4039e4:	str	x0, [x22]
  4039e8:	add	x22, x19, x0
  4039ec:	ldrsb	w1, [x22]
  4039f0:	cbz	w1, 403a00 <ferror@plt+0x23a0>
  4039f4:	mov	x0, x21
  4039f8:	bl	401570 <strchr@plt>
  4039fc:	cbz	x0, 403a08 <ferror@plt+0x23a8>
  403a00:	str	x22, [x20]
  403a04:	b	403a10 <ferror@plt+0x23b0>
  403a08:	str	x19, [x20]
  403a0c:	mov	x19, xzr
  403a10:	mov	x0, x19
  403a14:	ldp	x20, x19, [sp, #64]
  403a18:	ldp	x22, x21, [sp, #48]
  403a1c:	ldp	x24, x23, [sp, #32]
  403a20:	ldr	x25, [sp, #16]
  403a24:	ldp	x29, x30, [sp], #80
  403a28:	ret
  403a2c:	stp	x29, x30, [sp, #-48]!
  403a30:	stp	x20, x19, [sp, #32]
  403a34:	ldrb	w9, [x0]
  403a38:	str	x21, [sp, #16]
  403a3c:	mov	x29, sp
  403a40:	cbz	w9, 403a9c <ferror@plt+0x243c>
  403a44:	mov	x19, x1
  403a48:	mov	x21, xzr
  403a4c:	mov	w8, wzr
  403a50:	add	x20, x0, #0x1
  403a54:	cbz	w8, 403a6c <ferror@plt+0x240c>
  403a58:	mov	w8, wzr
  403a5c:	ldrb	w9, [x20, x21]
  403a60:	add	x21, x21, #0x1
  403a64:	cbnz	w9, 403a54 <ferror@plt+0x23f4>
  403a68:	b	403a98 <ferror@plt+0x2438>
  403a6c:	and	w8, w9, #0xff
  403a70:	cmp	w8, #0x5c
  403a74:	b.ne	403a80 <ferror@plt+0x2420>  // b.any
  403a78:	mov	w8, #0x1                   	// #1
  403a7c:	b	403a5c <ferror@plt+0x23fc>
  403a80:	sxtb	w1, w9
  403a84:	mov	x0, x19
  403a88:	bl	401570 <strchr@plt>
  403a8c:	cbz	x0, 403a58 <ferror@plt+0x23f8>
  403a90:	mov	w8, wzr
  403a94:	b	403aa4 <ferror@plt+0x2444>
  403a98:	b	403aa4 <ferror@plt+0x2444>
  403a9c:	mov	w8, wzr
  403aa0:	mov	w21, wzr
  403aa4:	sub	w8, w21, w8
  403aa8:	ldp	x20, x19, [sp, #32]
  403aac:	ldr	x21, [sp, #16]
  403ab0:	sxtw	x0, w8
  403ab4:	ldp	x29, x30, [sp], #48
  403ab8:	ret
  403abc:	stp	x29, x30, [sp, #-32]!
  403ac0:	str	x19, [sp, #16]
  403ac4:	mov	x19, x0
  403ac8:	mov	x29, sp
  403acc:	mov	x0, x19
  403ad0:	bl	401450 <fgetc@plt>
  403ad4:	cmp	w0, #0xa
  403ad8:	b.eq	403aec <ferror@plt+0x248c>  // b.none
  403adc:	cmn	w0, #0x1
  403ae0:	b.ne	403acc <ferror@plt+0x246c>  // b.any
  403ae4:	mov	w0, #0x1                   	// #1
  403ae8:	b	403af0 <ferror@plt+0x2490>
  403aec:	mov	w0, wzr
  403af0:	ldr	x19, [sp, #16]
  403af4:	ldp	x29, x30, [sp], #32
  403af8:	ret
  403afc:	nop
  403b00:	stp	x29, x30, [sp, #-64]!
  403b04:	mov	x29, sp
  403b08:	stp	x19, x20, [sp, #16]
  403b0c:	adrp	x20, 414000 <ferror@plt+0x129a0>
  403b10:	add	x20, x20, #0xdf0
  403b14:	stp	x21, x22, [sp, #32]
  403b18:	adrp	x21, 414000 <ferror@plt+0x129a0>
  403b1c:	add	x21, x21, #0xde8
  403b20:	sub	x20, x20, x21
  403b24:	mov	w22, w0
  403b28:	stp	x23, x24, [sp, #48]
  403b2c:	mov	x23, x1
  403b30:	mov	x24, x2
  403b34:	bl	4012b8 <memcpy@plt-0x38>
  403b38:	cmp	xzr, x20, asr #3
  403b3c:	b.eq	403b68 <ferror@plt+0x2508>  // b.none
  403b40:	asr	x20, x20, #3
  403b44:	mov	x19, #0x0                   	// #0
  403b48:	ldr	x3, [x21, x19, lsl #3]
  403b4c:	mov	x2, x24
  403b50:	add	x19, x19, #0x1
  403b54:	mov	x1, x23
  403b58:	mov	w0, w22
  403b5c:	blr	x3
  403b60:	cmp	x20, x19
  403b64:	b.ne	403b48 <ferror@plt+0x24e8>  // b.any
  403b68:	ldp	x19, x20, [sp, #16]
  403b6c:	ldp	x21, x22, [sp, #32]
  403b70:	ldp	x23, x24, [sp, #48]
  403b74:	ldp	x29, x30, [sp], #64
  403b78:	ret
  403b7c:	nop
  403b80:	ret
  403b84:	nop
  403b88:	adrp	x2, 415000 <ferror@plt+0x139a0>
  403b8c:	mov	x1, #0x0                   	// #0
  403b90:	ldr	x2, [x2, #456]
  403b94:	b	401390 <__cxa_atexit@plt>
  403b98:	mov	x2, x1
  403b9c:	mov	w1, w0
  403ba0:	mov	w0, #0x0                   	// #0
  403ba4:	b	4015c0 <__fxstat@plt>

Disassembly of section .fini:

0000000000403ba8 <.fini>:
  403ba8:	stp	x29, x30, [sp, #-16]!
  403bac:	mov	x29, sp
  403bb0:	ldp	x29, x30, [sp], #16
  403bb4:	ret
