Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May  5 16:33:57 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.430        0.000                      0                 2304        0.101        0.000                      0                 2304        3.750        0.000                       0                  1061  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.430        0.000                      0                 2304        0.101        0.000                      0                 2304        3.750        0.000                       0                  1061  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.251ns  (logic 1.676ns (18.117%)  route 7.575ns (81.883%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.560     5.081    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y31         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=73, routed)          1.169     6.707    U_ROM/Q[5]
    SLICE_X55Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.831 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.433     7.264    U_ROM/q[12]_i_3_n_0
    SLICE_X55Y32         LUT3 (Prop_lut3_I1_O)        0.124     7.388 r  U_ROM/q[12]_i_2/O
                         net (fo=5, routed)           1.009     8.396    U_Core/U_DataPath/U_PC/q_reg[7]_0[10]
    SLICE_X48Y32         LUT4 (Prop_lut4_I0_O)        0.124     8.520 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.158     8.679    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.803 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          1.052     9.855    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X45Y38         LUT3 (Prop_lut3_I1_O)        0.150    10.005 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.971    10.976    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.326    11.302 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.282    12.584    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.708 r  U_Core/U_ControlUnit/q[5]_i_1__0/O
                         net (fo=2, routed)           0.855    13.563    U_Core/U_ControlUnit/q_reg[31][3]
    SLICE_X52Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.687 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.645    14.332    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/DIC1
    SLICE_X54Y33         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.445    14.786    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X54Y33         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X54Y33         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.762    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -14.332    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.238ns  (logic 1.676ns (18.143%)  route 7.562ns (81.857%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.560     5.081    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y31         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=73, routed)          1.169     6.707    U_ROM/Q[5]
    SLICE_X55Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.831 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.433     7.264    U_ROM/q[12]_i_3_n_0
    SLICE_X55Y32         LUT3 (Prop_lut3_I1_O)        0.124     7.388 r  U_ROM/q[12]_i_2/O
                         net (fo=5, routed)           1.009     8.396    U_Core/U_DataPath/U_PC/q_reg[7]_0[10]
    SLICE_X48Y32         LUT4 (Prop_lut4_I0_O)        0.124     8.520 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.158     8.679    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.803 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          1.052     9.855    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X45Y38         LUT3 (Prop_lut3_I1_O)        0.150    10.005 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.971    10.976    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.326    11.302 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.142    12.444    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.568 r  U_Core/U_ControlUnit/q[14]_i_1__0/O
                         net (fo=2, routed)           1.004    13.571    U_Core/U_ControlUnit/q_reg[31][12]
    SLICE_X57Y36         LUT6 (Prop_lut6_I4_O)        0.124    13.695 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.624    14.319    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/DIB0
    SLICE_X56Y36         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.448    14.789    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X56Y36         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y36         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.829    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -14.319    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.205ns  (logic 3.252ns (35.329%)  route 5.953ns (64.671%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.562     5.083    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X50Y32         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDCE (Prop_fdce_C_Q)         0.478     5.561 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=58, routed)          1.395     6.957    U_Core/U_ControlUnit/Q[1]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.295     7.252 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.067     8.318    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X42Y35         LUT4 (Prop_lut4_I2_O)        0.124     8.442 r  U_Core/U_DataPath/U_DecReg_RFRD1/result0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.442    U_Core/U_DataPath/U_ALU/RegFile_reg_r1_0_31_0_5_i_71[0]
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.955 r  U_Core/U_DataPath/U_ALU/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.955    U_Core/U_DataPath/U_ALU/result0_carry_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.072 r  U_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.072    U_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.189 r  U_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.189    U_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.306 r  U_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.306    U_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.423 r  U_Core/U_DataPath/U_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.423    U_Core/U_DataPath/U_ALU/result0_carry__3_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.540 r  U_Core/U_DataPath/U_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.540    U_Core/U_DataPath/U_ALU/result0_carry__4_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.657 r  U_Core/U_DataPath/U_ALU/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.657    U_Core/U_DataPath/U_ALU/result0_carry__5_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.896 r  U_Core/U_DataPath/U_ALU/result0_carry__6/O[2]
                         net (fo=1, routed)           0.735    10.632    U_Core/U_DataPath/U_DecReg_RFRD1/O[2]
    SLICE_X39Y43         LUT2 (Prop_lut2_I0_O)        0.327    10.959 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[30]_i_12/O
                         net (fo=1, routed)           0.688    11.646    U_Core/U_ControlUnit/q_reg[30]_4
    SLICE_X39Y43         LUT6 (Prop_lut6_I3_O)        0.326    11.972 r  U_Core/U_ControlUnit/q[30]_i_6/O
                         net (fo=1, routed)           0.728    12.700    U_Core/U_ControlUnit/q[30]_i_6_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I5_O)        0.124    12.824 r  U_Core/U_ControlUnit/q[30]_i_1__0/O
                         net (fo=2, routed)           0.847    13.671    U_Core/U_ControlUnit/q_reg[31][28]
    SLICE_X52Y41         LUT6 (Prop_lut6_I4_O)        0.124    13.795 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.493    14.288    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/DIA0
    SLICE_X52Y39         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.450    14.791    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/WCLK
    SLICE_X52Y39         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X52Y39         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.869    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -14.288    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.205ns  (logic 3.252ns (35.330%)  route 5.953ns (64.670%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.562     5.083    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X50Y32         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDCE (Prop_fdce_C_Q)         0.478     5.561 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=58, routed)          1.395     6.957    U_Core/U_ControlUnit/Q[1]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.295     7.252 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.067     8.318    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X42Y35         LUT4 (Prop_lut4_I2_O)        0.124     8.442 r  U_Core/U_DataPath/U_DecReg_RFRD1/result0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.442    U_Core/U_DataPath/U_ALU/RegFile_reg_r1_0_31_0_5_i_71[0]
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.955 r  U_Core/U_DataPath/U_ALU/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.955    U_Core/U_DataPath/U_ALU/result0_carry_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.072 r  U_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.072    U_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.189 r  U_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.189    U_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.306 r  U_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.306    U_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.423 r  U_Core/U_DataPath/U_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.423    U_Core/U_DataPath/U_ALU/result0_carry__3_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.540 r  U_Core/U_DataPath/U_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.540    U_Core/U_DataPath/U_ALU/result0_carry__4_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.657 r  U_Core/U_DataPath/U_ALU/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.657    U_Core/U_DataPath/U_ALU/result0_carry__5_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.896 r  U_Core/U_DataPath/U_ALU/result0_carry__6/O[2]
                         net (fo=1, routed)           0.735    10.632    U_Core/U_DataPath/U_DecReg_RFRD1/O[2]
    SLICE_X39Y43         LUT2 (Prop_lut2_I0_O)        0.327    10.959 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[30]_i_12/O
                         net (fo=1, routed)           0.688    11.646    U_Core/U_ControlUnit/q_reg[30]_4
    SLICE_X39Y43         LUT6 (Prop_lut6_I3_O)        0.326    11.972 r  U_Core/U_ControlUnit/q[30]_i_6/O
                         net (fo=1, routed)           0.728    12.700    U_Core/U_ControlUnit/q[30]_i_6_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I5_O)        0.124    12.824 r  U_Core/U_ControlUnit/q[30]_i_1__0/O
                         net (fo=2, routed)           0.847    13.671    U_Core/U_ControlUnit/q_reg[31][28]
    SLICE_X52Y41         LUT6 (Prop_lut6_I4_O)        0.124    13.795 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.493    14.288    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/DIA0
    SLICE_X52Y40         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.450    14.791    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/WCLK
    SLICE_X52Y40         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X52Y40         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.869    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -14.288    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.163ns  (logic 1.676ns (18.291%)  route 7.487ns (81.709%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.560     5.081    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y31         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=73, routed)          1.169     6.707    U_ROM/Q[5]
    SLICE_X55Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.831 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.433     7.264    U_ROM/q[12]_i_3_n_0
    SLICE_X55Y32         LUT3 (Prop_lut3_I1_O)        0.124     7.388 r  U_ROM/q[12]_i_2/O
                         net (fo=5, routed)           1.009     8.396    U_Core/U_DataPath/U_PC/q_reg[7]_0[10]
    SLICE_X48Y32         LUT4 (Prop_lut4_I0_O)        0.124     8.520 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.158     8.679    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.803 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          1.052     9.855    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X45Y38         LUT3 (Prop_lut3_I1_O)        0.150    10.005 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.971    10.976    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.326    11.302 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.154    12.457    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124    12.581 r  U_Core/U_ControlUnit/q[8]_i_1__0/O
                         net (fo=2, routed)           0.913    13.494    U_Core/U_ControlUnit/q_reg[31][6]
    SLICE_X57Y34         LUT6 (Prop_lut6_I4_O)        0.124    13.618 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.627    14.244    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/DIB0
    SLICE_X56Y35         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.448    14.789    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X56Y35         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.829    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -14.244    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.166ns  (logic 1.676ns (18.286%)  route 7.490ns (81.714%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.560     5.081    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y31         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=73, routed)          1.169     6.707    U_ROM/Q[5]
    SLICE_X55Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.831 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.433     7.264    U_ROM/q[12]_i_3_n_0
    SLICE_X55Y32         LUT3 (Prop_lut3_I1_O)        0.124     7.388 r  U_ROM/q[12]_i_2/O
                         net (fo=5, routed)           1.009     8.396    U_Core/U_DataPath/U_PC/q_reg[7]_0[10]
    SLICE_X48Y32         LUT4 (Prop_lut4_I0_O)        0.124     8.520 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.158     8.679    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.803 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          1.052     9.855    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X45Y38         LUT3 (Prop_lut3_I1_O)        0.150    10.005 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.971    10.976    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.326    11.302 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          0.859    12.161    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.285 r  U_Core/U_ControlUnit/q[20]_i_1__0/O
                         net (fo=2, routed)           1.047    13.332    U_Core/U_ControlUnit/q_reg[31][18]
    SLICE_X54Y39         LUT6 (Prop_lut6_I4_O)        0.124    13.456 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.791    14.247    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIB0
    SLICE_X50Y37         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.448    14.789    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X50Y37         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X50Y37         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.843    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -14.247    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 1.676ns (18.426%)  route 7.420ns (81.574%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.560     5.081    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y31         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=73, routed)          1.169     6.707    U_ROM/Q[5]
    SLICE_X55Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.831 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.433     7.264    U_ROM/q[12]_i_3_n_0
    SLICE_X55Y32         LUT3 (Prop_lut3_I1_O)        0.124     7.388 r  U_ROM/q[12]_i_2/O
                         net (fo=5, routed)           1.009     8.396    U_Core/U_DataPath/U_PC/q_reg[7]_0[10]
    SLICE_X48Y32         LUT4 (Prop_lut4_I0_O)        0.124     8.520 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.158     8.679    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.803 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          1.052     9.855    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X45Y38         LUT3 (Prop_lut3_I1_O)        0.150    10.005 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.971    10.976    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.326    11.302 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.282    12.584    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.708 r  U_Core/U_ControlUnit/q[5]_i_1__0/O
                         net (fo=2, routed)           0.855    13.563    U_Core/U_ControlUnit/q_reg[31][3]
    SLICE_X52Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.687 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.491    14.177    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/DIC1
    SLICE_X52Y33         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.445    14.786    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X52Y33         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X52Y33         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.776    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.776    
                         arrival time                         -14.177    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.056ns  (logic 1.641ns (18.120%)  route 7.415ns (81.880%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.562     5.083    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X50Y32         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDCE (Prop_fdce_C_Q)         0.478     5.561 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=58, routed)          1.395     6.957    U_Core/U_ControlUnit/Q[1]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.295     7.252 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         1.161     8.413    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X44Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.537 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85/O
                         net (fo=2, routed)           0.172     8.709    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_85_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I4_O)        0.124     8.833 r  U_Core/U_ControlUnit/q[31]_i_31__0/O
                         net (fo=1, routed)           0.532     9.366    U_Core/U_ControlUnit/q[31]_i_31__0_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.490 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=2, routed)           0.418     9.908    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.032 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=61, routed)          1.264    11.296    U_Core/U_ControlUnit/q_reg[31]_1
    SLICE_X39Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.420 r  U_Core/U_ControlUnit/q[19]_i_3/O
                         net (fo=1, routed)           0.804    12.224    U_Core/U_ControlUnit/q[19]_i_3_n_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.348 r  U_Core/U_ControlUnit/q[19]_i_1__0/O
                         net (fo=2, routed)           1.042    13.391    U_Core/U_ControlUnit/q_reg[31][17]
    SLICE_X54Y37         LUT6 (Prop_lut6_I4_O)        0.124    13.515 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.625    14.140    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIA1
    SLICE_X50Y37         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.448    14.789    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X50Y37         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X50Y37         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.770    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -14.140    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.057ns  (logic 1.676ns (18.505%)  route 7.381ns (81.495%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.560     5.081    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y31         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=73, routed)          1.169     6.707    U_ROM/Q[5]
    SLICE_X55Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.831 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.433     7.264    U_ROM/q[12]_i_3_n_0
    SLICE_X55Y32         LUT3 (Prop_lut3_I1_O)        0.124     7.388 r  U_ROM/q[12]_i_2/O
                         net (fo=5, routed)           1.009     8.396    U_Core/U_DataPath/U_PC/q_reg[7]_0[10]
    SLICE_X48Y32         LUT4 (Prop_lut4_I0_O)        0.124     8.520 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.158     8.679    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.803 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          1.052     9.855    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X45Y38         LUT3 (Prop_lut3_I1_O)        0.150    10.005 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.971    10.976    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.326    11.302 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.153    12.455    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.579 r  U_Core/U_ControlUnit/q[4]_i_1__0/O
                         net (fo=2, routed)           0.919    13.498    U_Core/U_ControlUnit/q_reg[31][2]
    SLICE_X54Y34         LUT6 (Prop_lut6_I4_O)        0.124    13.622 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.517    14.138    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/DIC0
    SLICE_X52Y33         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.445    14.786    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X52Y33         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X52Y33         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.850    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -14.138    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.976ns  (logic 1.676ns (18.672%)  route 7.300ns (81.328%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.560     5.081    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y31         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=73, routed)          1.169     6.707    U_ROM/Q[5]
    SLICE_X55Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.831 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.433     7.264    U_ROM/q[12]_i_3_n_0
    SLICE_X55Y32         LUT3 (Prop_lut3_I1_O)        0.124     7.388 r  U_ROM/q[12]_i_2/O
                         net (fo=5, routed)           1.009     8.396    U_Core/U_DataPath/U_PC/q_reg[7]_0[10]
    SLICE_X48Y32         LUT4 (Prop_lut4_I0_O)        0.124     8.520 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.158     8.679    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.803 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          1.052     9.855    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X45Y38         LUT3 (Prop_lut3_I1_O)        0.150    10.005 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.971    10.976    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.326    11.302 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.259    12.561    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124    12.685 r  U_Core/U_ControlUnit/q[15]_i_1__0/O
                         net (fo=2, routed)           0.744    13.428    U_Core/U_ControlUnit/q_reg[31][13]
    SLICE_X55Y38         LUT6 (Prop_lut6_I4_O)        0.124    13.552 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.505    14.057    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/DIB1
    SLICE_X56Y36         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.448    14.789    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X56Y36         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y36         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.786    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -14.057    
  -------------------------------------------------------------------
                         slack                                  0.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.148ns (36.413%)  route 0.258ns (63.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.562     1.445    U_APB_Master/clk_IBUF_BUFG
    SLICE_X56Y32         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  U_APB_Master/temp_wdata_reg_reg[4]/Q
                         net (fo=12, routed)          0.258     1.852    U_RAM/mem_reg_0[4]
    RAMB36_X2Y7          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.497     1.508    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.243     1.751    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.586     1.469    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[10]/Q
                         net (fo=1, routed)           0.052     1.662    U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg_n_0_[10]
    SLICE_X60Y30         LUT4 (Prop_lut4_I2_O)        0.045     1.707 r  U_GPIOC/U_APB_Intf_GPIO/PRDATA[10]_i_1__1/O
                         net (fo=1, routed)           0.000     1.707    U_GPIOC/U_APB_Intf_GPIO/p_0_in[10]
    SLICE_X60Y30         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.854     1.981    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[10]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X60Y30         FDRE (Hold_fdre_C_D)         0.121     1.603    U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_GPIB/U_APB_Intf_GPIO/slv_reg2_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIB/U_APB_Intf_GPIO/PRDATA_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.568     1.451    U_GPIB/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X57Y46         FDCE                                         r  U_GPIB/U_APB_Intf_GPIO/slv_reg2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDCE (Prop_fdce_C_Q)         0.141     1.592 r  U_GPIB/U_APB_Intf_GPIO/slv_reg2_reg[21]/Q
                         net (fo=1, routed)           0.054     1.646    U_GPIB/U_APB_Intf_GPIO/slv_reg2_reg_n_0_[21]
    SLICE_X56Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.691 r  U_GPIB/U_APB_Intf_GPIO/PRDATA[21]_i_1__0/O
                         net (fo=1, routed)           0.000     1.691    U_GPIB/U_APB_Intf_GPIO/p_0_in[21]
    SLICE_X56Y46         FDRE                                         r  U_GPIB/U_APB_Intf_GPIO/PRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.837     1.964    U_GPIB/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X56Y46         FDRE                                         r  U_GPIB/U_APB_Intf_GPIO/PRDATA_reg[21]/C
                         clock pessimism             -0.500     1.464    
    SLICE_X56Y46         FDRE (Hold_fdre_C_D)         0.121     1.585    U_GPIB/U_APB_Intf_GPIO/PRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_fnd_pp/U_APB_Intf_GPIO/slv_reg1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.568     1.451    u_fnd_pp/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X57Y44         FDCE                                         r  u_fnd_pp/U_APB_Intf_GPIO/slv_reg1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDCE (Prop_fdce_C_Q)         0.141     1.592 r  u_fnd_pp/U_APB_Intf_GPIO/slv_reg1_reg[21]/Q
                         net (fo=1, routed)           0.054     1.646    u_fnd_pp/U_APB_Intf_GPIO/slv_reg1[21]
    SLICE_X56Y44         LUT5 (Prop_lut5_I2_O)        0.045     1.691 r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA[21]_i_1__3/O
                         net (fo=1, routed)           0.000     1.691    u_fnd_pp/U_APB_Intf_GPIO/p_0_in[21]
    SLICE_X56Y44         FDRE                                         r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.837     1.964    u_fnd_pp/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X56Y44         FDRE                                         r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[21]/C
                         clock pessimism             -0.500     1.464    
    SLICE_X56Y44         FDRE (Hold_fdre_C_D)         0.121     1.585    u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.586     1.469    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[12]/Q
                         net (fo=1, routed)           0.056     1.666    U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg_n_0_[12]
    SLICE_X60Y30         LUT4 (Prop_lut4_I2_O)        0.045     1.711 r  U_GPIOC/U_APB_Intf_GPIO/PRDATA[12]_i_1__1/O
                         net (fo=1, routed)           0.000     1.711    U_GPIOC/U_APB_Intf_GPIO/p_0_in[12]
    SLICE_X60Y30         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.854     1.981    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[12]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X60Y30         FDRE (Hold_fdre_C_D)         0.120     1.602    U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.148ns (34.916%)  route 0.276ns (65.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.562     1.445    U_APB_Master/clk_IBUF_BUFG
    SLICE_X56Y32         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  U_APB_Master/temp_wdata_reg_reg[22]/Q
                         net (fo=12, routed)          0.276     1.869    U_RAM/mem_reg_0[22]
    RAMB36_X2Y7          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.497     1.508    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.242     1.750    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 U_DHT11/U_DHT11_IP/u_sen/o_data_reg_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/U_APB_Intf/PRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.587     1.470    U_DHT11/U_DHT11_IP/u_sen/clk_IBUF_BUFG
    SLICE_X65Y30         FDCE                                         r  U_DHT11/U_DHT11_IP/u_sen/o_data_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_DHT11/U_DHT11_IP/u_sen/o_data_reg_reg[35]/Q
                         net (fo=2, routed)           0.067     1.678    U_DHT11/U_APB_Intf/rh_int[3]
    SLICE_X64Y30         LUT4 (Prop_lut4_I0_O)        0.045     1.723 r  U_DHT11/U_APB_Intf/PRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     1.723    U_DHT11/U_APB_Intf/p_0_in[3]
    SLICE_X64Y30         FDCE                                         r  U_DHT11/U_APB_Intf/PRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.856     1.983    U_DHT11/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X64Y30         FDCE                                         r  U_DHT11/U_APB_Intf/PRDATA_reg[3]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X64Y30         FDCE (Hold_fdce_C_D)         0.120     1.603    U_DHT11/U_APB_Intf/PRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.226%)  route 0.295ns (69.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.590     1.473    U_APB_Master/clk_IBUF_BUFG
    SLICE_X58Y34         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDCE (Prop_fdce_C_Q)         0.128     1.601 r  U_APB_Master/temp_wdata_reg_reg[8]/Q
                         net (fo=12, routed)          0.295     1.897    U_RAM/mem_reg_0[8]
    RAMB36_X2Y7          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.243     1.770    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.566     1.449    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X55Y44         FDCE                                         r  U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[9]/Q
                         net (fo=1, routed)           0.080     1.670    U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg_n_0_[9]
    SLICE_X54Y44         LUT4 (Prop_lut4_I2_O)        0.045     1.715 r  U_GPIOC/U_APB_Intf_GPIO/PRDATA[9]_i_1__1/O
                         net (fo=1, routed)           0.000     1.715    U_GPIOC/U_APB_Intf_GPIO/p_0_in[9]
    SLICE_X54Y44         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.837     1.964    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[9]/C
                         clock pessimism             -0.502     1.462    
    SLICE_X54Y44         FDRE (Hold_fdre_C_D)         0.121     1.583    U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_fnd_pp/U_APB_Intf_GPIO/slv_reg2_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.588     1.471    u_fnd_pp/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  u_fnd_pp/U_APB_Intf_GPIO/slv_reg2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  u_fnd_pp/U_APB_Intf_GPIO/slv_reg2_reg[24]/Q
                         net (fo=1, routed)           0.080     1.692    u_fnd_pp/U_APB_Intf_GPIO/slv_reg2[24]
    SLICE_X60Y32         LUT5 (Prop_lut5_I4_O)        0.045     1.737 r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA[24]_i_1__3/O
                         net (fo=1, routed)           0.000     1.737    u_fnd_pp/U_APB_Intf_GPIO/p_0_in[24]
    SLICE_X60Y32         FDRE                                         r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.856     1.983    u_fnd_pp/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[24]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X60Y32         FDRE (Hold_fdre_C_D)         0.121     1.605    u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X54Y41   U_APB_Master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y41   U_APB_Master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y41   U_APB_Master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y33   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y35   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X53Y38   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y34   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y36   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[14]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y34   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y34   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y34   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y34   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y34   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y34   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y34   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y34   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y33   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y33   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y37   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y40   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y40   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y40   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y40   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y40   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y40   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y40   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y40   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y40   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/CLK



