{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715214880804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715214880820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 20:34:40 2024 " "Processing started: Wed May 08 20:34:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715214880820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1715214880820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc DE1_SoC_Computer -c DE1_SoC_Computer " "Command: quartus_drc DE1_SoC_Computer -c DE1_SoC_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1715214880820 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC_Computer 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC_Computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Design Assistant" 0 -1 1715214882330 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1715214882436 ""}  } { { "altera_pll.v" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Design Assistant" 0 -1 1715214882436 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1715214882499 ""}  } { { "altera_pll.v" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Design Assistant" 0 -1 1715214882499 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Design Assistant" 0 -1 1715214882514 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1715214886683 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1715214886745 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1715214886761 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Design Assistant" 0 0 1715214886761 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Design Assistant" 0 0 1715214887042 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887080 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Design Assistant" 0 0 1715214887091 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1715214887091 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887093 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887093 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887093 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887093 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887093 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887093 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887093 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887093 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887094 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887094 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887094 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887094 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887095 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887095 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887095 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887095 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887095 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887095 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887095 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887095 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887096 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887096 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887096 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887096 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887096 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887096 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887096 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887096 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887096 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887097 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887097 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887097 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887097 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887097 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887097 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887097 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887098 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887098 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887098 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887098 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887098 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887098 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887098 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887098 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887098 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887099 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887099 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887099 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887099 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887099 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887099 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887099 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887099 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887100 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887100 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887100 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887100 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887101 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887101 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887101 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887101 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887101 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887101 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887101 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887101 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887101 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887102 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887102 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887102 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887102 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887102 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887102 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887102 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887103 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887103 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887103 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887103 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887103 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887103 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887104 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887104 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887104 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887104 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887104 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887104 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887104 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887104 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887104 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887104 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887104 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887104 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887105 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887105 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887105 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887105 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887105 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887105 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887105 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887105 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887106 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887106 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887106 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887106 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887106 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887107 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887107 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887107 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887107 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887107 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887107 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887107 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887107 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887107 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887107 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887107 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887107 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887107 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887107 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887108 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887108 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887108 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887108 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887108 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887108 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887108 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887109 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887109 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887109 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887109 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887109 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887109 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887109 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887109 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887110 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887110 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887110 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887110 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887110 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887110 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887110 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887110 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887110 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1715214887110 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887110 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887110 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887110 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887110 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_Computer.sdc " "Reading SDC File: 'DE1_SoC_Computer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1715214887111 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1715214887120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1715214887120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1715214887120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1715214887120 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1715214887120 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1715214887120 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 93 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887121 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887121 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 94 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(94): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\]" {  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715214887121 ""}  } { { "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1715214887121 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_divider:c1\|clock_out " "Node: Clock_divider:c1\|clock_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_driver:DUT\|print_finish Clock_divider:c1\|clock_out " "Register vga_driver:DUT\|print_finish is being clocked by Clock_divider:c1\|clock_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1715214887146 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1715214887146 "|DE1_SoC_Computer|Clock_divider:c1|clock_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1715214887146 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1715214887146 "|DE1_SoC_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1715214887146 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1715214887146 "|DE1_SoC_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1715214887146 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1715214887146 "|DE1_SoC_Computer|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715214887161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715214887161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715214887161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715214887161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715214887161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715214887161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715214887161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715214887161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715214887161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715214887161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715214887161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715214887161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715214887161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715214887161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715214887161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715214887161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715214887161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715214887161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715214887161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715214887161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715214887161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715214887161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715214887161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715214887161 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1715214887161 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1715214887234 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Design Assistant" 0 -1 1715214887234 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_CK_P (Rise) 0.226 0.360 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_CK_P (Rise) has uncertainty 0.226 that is less than the recommended uncertainty 0.360" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_CK_P (Rise) 0.226 0.360 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_CK_P (Rise) has uncertainty 0.226 that is less than the recommended uncertainty 0.360" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.200 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.200 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.200 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.200 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_OUT (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.390 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_OUT (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.390" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.200 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.200 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.200 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.200 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_OUT (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.390 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_OUT (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.390" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.200 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.200 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.200 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.200 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_OUT (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.390 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_OUT (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.390" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.200 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.200 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.200 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.200 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_OUT (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.390 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_OUT (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.390" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.180 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.180 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.180 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.180 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.180 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.180 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.180 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.180 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1715214887250 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Design Assistant" 0 -1 1715214887250 ""}
{ "Critical Warning" "WDRC_GATED_CLOCK" "Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme 6 " "(Critical) Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme. Found 6 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|dqsbusout " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|dqsbusout\"" {  } { { "Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 227 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 28864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889328 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|dqsbusout " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|dqsbusout\"" {  } { { "Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 227 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 33100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889328 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|dqsbusout " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|dqsbusout\"" {  } { { "Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 227 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 32119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889328 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|dqsbusout " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|dqsbusout\"" {  } { { "Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 227 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 31138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889328 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 30606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889328 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 30606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889328 ""}  } {  } 1 308019 "(Critical) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1715214889328 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 1 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Computer_System:The_System\|Computer_System_init_ship:reset_lb\|data_out\[0\] " "Node  \"Computer_System:The_System\|Computer_System_init_ship:reset_lb\|data_out\[0\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_init_ship.v" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_init_ship.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 14677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889328 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1715214889328 ""}
{ "Critical Warning" "WDRC_IMPROPER_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains 2 1 " "(High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " vga_driver:DUT\|print_finish " "Node  \"vga_driver:DUT\|print_finish\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 694 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 4744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""}  } {  } 1 308067 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1715214889343 ""}
{ "Warning" "WDRC_GATED_CLK_FANOUT" "Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power 30 5 " "(Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 5 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|dqsbusout " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|dqsbusout\"" {  } { { "Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 227 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 28864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Warning" "WDRC_NODES_WARNING" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|dqsbusout " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|dqsbusout\"" {  } { { "Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 227 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 33100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Warning" "WDRC_NODES_WARNING" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|dqsbusout " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|dqsbusout\"" {  } { { "Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 227 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 32119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Warning" "WDRC_NODES_WARNING" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|dqsbusout " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|dqsbusout\"" {  } { { "Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 227 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 31138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Warning" "WDRC_NODES_WARNING" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 30606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""}  } {  } 0 308017 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1715214889343 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 2 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 2 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " CLOCK_50 " "Node  \"CLOCK_50\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/DE1_SoC_Computer.v" 189 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 1658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Warning" "WDRC_NODES_WARNING" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 30606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1715214889343 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 364 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 364 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_RREADY\[0\] " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_RREADY\[0\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARVALID\[0\] " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARVALID\[0\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARID\[8\] " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARID\[8\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARID\[9\] " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARID\[9\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARID\[2\] " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARID\[2\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARID\[3\] " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARID\[3\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARID\[6\] " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARID\[6\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARID\[7\] " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARID\[7\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARID\[10\] " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARID\[10\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARID\[11\] " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARID\[11\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARID\[4\] " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARID\[4\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARID\[5\] " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARID\[5\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARSIZE\[2\] " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARSIZE\[2\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARID\[0\] " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARID\[0\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARID\[1\] " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARID\[1\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARSIZE\[1\] " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARSIZE\[1\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARLEN\[0\] " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARLEN\[0\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARSIZE\[0\] " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARSIZE\[0\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARADDR\[5\] " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARADDR\[5\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARADDR\[6\] " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARADDR\[6\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARADDR\[7\] " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARADDR\[7\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARADDR\[8\] " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_ARADDR\[8\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_AWSIZE\[0\] " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_AWSIZE\[0\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_AWSIZE\[1\] " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_AWSIZE\[1\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_AWSIZE\[2\] " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_lw_AWSIZE\[2\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node  \"Computer_System:The_System\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 4801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nse_from_hps_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|NON_PIPELINED_INPUTS.load_next_cmd " "Node  \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nse_from_hps_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|NON_PIPELINED_INPUTS.load_next_cmd\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 574 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 8089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter\|internal_valid~0 " "Node  \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter\|internal_valid~0\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 16545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_016\|saved_grant\[0\] " "Node  \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_016\|saved_grant\[0\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 5293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_016\|saved_grant\[1\] " "Node  \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_016\|saved_grant\[1\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 5292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889343 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1715214889343 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1715214889343 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node  \"Computer_System:The_System\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 4801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node  \"Computer_System:The_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 4805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk " "Node  \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 30606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|shiftreg_data~0 " "Node  \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|shiftreg_data~0\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 17935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:collide_finish_s1_translator\|waitrequest_reset_override " "Node  \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:collide_finish_s1_translator\|waitrequest_reset_override\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 13661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|comb~1 " "Node  \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|comb~1\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 22207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:collide_finish_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold " "Node  \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:collide_finish_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 457 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 7923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|comb~0 " "Node  \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|comb~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 21612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node  \"Computer_System:The_System\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 4797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|comb~0 " "Node  \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|comb~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 22187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_018\|saved_grant\[0\] " "Node  \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_018\|saved_grant\[0\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 5244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_025\|saved_grant\[0\] " "Node  \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_025\|saved_grant\[0\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 5031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_029\|saved_grant\[0\] " "Node  \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_029\|saved_grant\[0\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 4935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_019\|saved_grant\[0\] " "Node  \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_019\|saved_grant\[0\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 5205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_023\|saved_grant\[0\] " "Node  \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_023\|saved_grant\[0\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 5108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|comb~1 " "Node  \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|comb~1\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 23649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|comb~0 " "Node  \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|comb~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 23645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_004\|saved_grant\[0\] " "Node  \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_004\|saved_grant\[0\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 5701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|comb~3 " "Node  \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|comb~3\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 22197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_008\|saved_grant\[0\] " "Node  \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_008\|saved_grant\[0\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 5545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_013\|saved_grant\[0\] " "Node  \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_013\|saved_grant\[0\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 5379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_027\|saved_grant\[0\] " "Node  \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_027\|saved_grant\[0\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 4983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_024\|saved_grant\[0\] " "Node  \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_024\|saved_grant\[0\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 5069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_021\|saved_grant\[0\] " "Node  \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_021\|saved_grant\[0\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 5157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_010\|saved_grant\[0\] " "Node  \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_010\|saved_grant\[0\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 5467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_006\|saved_grant\[0\] " "Node  \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_006\|saved_grant\[0\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 5623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_005\|saved_grant\[0\] " "Node  \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_005\|saved_grant\[0\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 5662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_015\|saved_grant\[0\] " "Node  \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_015\|saved_grant\[0\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 5331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_002\|saved_grant\[0\] " "Node  \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_002\|saved_grant\[0\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 5779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_NODES_INFO" " Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_016\|saved_grant\[0\] " "Node  \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_016\|saved_grant\[0\]\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SA2236/Desktop/lbbb/lb_fsm_quartus/DE1-SoC_Computer_15_audio_only/verilog/" { { 0 { 0 ""} 0 5293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1715214889359 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1715214889359 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1715214889359 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_SYNTHESIS" "414 15 " "Design Assistant information: finished post-synthesis analysis of current design -- generated 414 information messages and 15 warning messages" {  } {  } 2 308006 "Design Assistant information: finished post-synthesis analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1715214889359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 172 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 172 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5619 " "Peak virtual memory: 5619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715214889531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 20:34:49 2024 " "Processing ended: Wed May 08 20:34:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715214889531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715214889531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715214889531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1715214889531 ""}
