INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/ip/Inv_Kplus/sim/Inv_Kplus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inv_Kplus
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/ip/Inv_Dplus/sim/Inv_Dplus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inv_Dplus
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/ip/Inv_Ch/sim/Inv_Ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inv_Ch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/ip/Kplus/sim/Kplus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Kplus
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/ip/KCh/sim/KCh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KCh
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/ip/Dplus/sim/Dplus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dplus
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/ip/DCh/sim/DCh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCh
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/System_8b10b.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
