@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: BN362 :"c:\users\eliot\documents\github\arqui3cm3\word00\contring00.vhdl":18:2:18:3|Removing sequential instance W01.outr_2[2] (in view: work.topword00(topword0)) because it does not drive other instances.
@N: BN362 :"c:\users\eliot\documents\github\arqui3cm3\word00\contring00.vhdl":18:2:18:3|Removing sequential instance W01.outr_1[2] (in view: work.topword00(topword0)) because it does not drive other instances.
@N: BN362 :"c:\users\eliot\documents\github\arqui3cm3\word00\contring00.vhdl":18:2:18:3|Removing sequential instance W01.outr_0[0] (in view: work.topword00(topword0)) because it does not drive other instances.
@N: BN362 :"c:\users\eliot\documents\github\arqui3cm3\word00\contring00.vhdl":18:2:18:3|Removing sequential instance W01.outr_0[2] (in view: work.topword00(topword0)) because it does not drive other instances.
@N: BN362 :"c:\users\eliot\documents\github\arqui3cm3\word00\contring00.vhdl":18:2:18:3|Removing sequential instance W01.outr_0[1] (in view: work.topword00(topword0)) because it does not drive other instances.
@N: BN362 :"c:\users\eliot\documents\github\arqui3cm3\word00\contring00.vhdl":18:2:18:3|Removing sequential instance W01.outr[0] (in view: work.topword00(topword0)) because it does not drive other instances.
@N: BN362 :"c:\users\eliot\documents\github\arqui3cm3\word00\contring00.vhdl":18:2:18:3|Removing sequential instance W01.outr[1] (in view: work.topword00(topword0)) because it does not drive other instances.
@N: BN362 :"c:\users\eliot\documents\github\arqui3cm3\word00\contring00.vhdl":18:2:18:3|Removing sequential instance W01.outr[2] (in view: work.topword00(topword0)) because it does not drive other instances.
@N: BN362 :"c:\users\eliot\documents\github\arqui3cm3\word00\contring00.vhdl":18:2:18:3|Removing sequential instance W01.outr[3] (in view: work.topword00(topword0)) because it does not drive other instances.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: MT611 :|Automatically generated clock osc00|osc_int_inferred_clock is not used and is being removed
@N: MT617 :|Automatically generated clock div00|outdiv_derived_clock has lost its master clock osc00|osc_int_inferred_clock and is being removed
@N: MT611 :|Automatically generated clock div00|outdiv_derived_clock is not used and is being removed
@N: FX1056 |Writing EDF file: C:\Users\eliot\Documents\Github\arqui3CM3\word00\word00\word00_word00.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
