WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2656266 heartbeat IPC: 3.765 cumulative IPC: 3.765 (Simulation time: 00 hr 02 min 15 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2656267 cumulative IPC: 3.765 (Simulation time: 00 hr 02 min 15 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2656267 cumulative IPC: 3.765 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 29964497 heartbeat IPC: 0.3662 cumulative IPC: 0.3662 (Simulation time: 00 hr 07 min 49 sec)
Simulation finished CPU 0 instructions: 10000001 cycles: 27308231 cumulative IPC: 0.3662 (Simulation time: 00 hr 07 min 49 sec)
Simulation complete CPU 0 instructions: 10000001 cycles: 27308231 cumulative IPC: 0.3662 (Simulation time: 00 hr 07 min 49 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/leslie3d_94B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.3662 instructions: 10000001 cycles: 27308231
CPU 0 Branch Prediction Accuracy: 98.42% MPKI: 0.9947 Average ROB Occupancy at Mispredict: 330.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0008
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.983
BRANCH_DIRECT_CALL: 0.0056
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0055

LLC TOTAL        ACCESS:     688512 HIT:     380453 MISS:     308059
LLC LOAD         ACCESS:     413975 HIT:     237071 MISS:     176904
LLC RFO          ACCESS:     132990 HIT:       2182 MISS:     130808
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     141311 HIT:     141094 MISS:        217
LLC TRANSLATION  ACCESS:        236 HIT:        106 MISS:        130
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 916.1 cycles
cpu0_DTLB TOTAL        ACCESS:    2824459 HIT:    2778628 MISS:      45831
cpu0_DTLB LOAD         ACCESS:    2824459 HIT:    2778628 MISS:      45831
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.41 cycles
cpu0_ITLB TOTAL        ACCESS:       8930 HIT:       8914 MISS:         16
cpu0_ITLB LOAD         ACCESS:       8930 HIT:       8914 MISS:         16
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 261.3 cycles
cpu0_L1D TOTAL        ACCESS:    3778655 HIT:    1269521 MISS:    2509134
cpu0_L1D LOAD         ACCESS:    2547936 HIT:    1087182 MISS:    1460754
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1225992 HIT:     177932 MISS:    1048060
cpu0_L1D TRANSLATION  ACCESS:       4727 HIT:       4407 MISS:        320
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 106.5 cycles
cpu0_L1I TOTAL        ACCESS:      11995 HIT:      11864 MISS:        131
cpu0_L1I LOAD         ACCESS:      11995 HIT:      11864 MISS:        131
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 168.4 cycles
cpu0_L2C TOTAL        ACCESS:     715672 HIT:     168468 MISS:     547204
cpu0_L2C LOAD         ACCESS:     428503 HIT:      14528 MISS:     413975
cpu0_L2C RFO          ACCESS:     137501 HIT:       4511 MISS:     132990
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     149355 HIT:     149352 MISS:          3
cpu0_L2C TRANSLATION  ACCESS:        313 HIT:         77 MISS:        236
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 536.3 cycles
cpu0_STLB TOTAL        ACCESS:       9145 HIT:       4417 MISS:       4728
cpu0_STLB LOAD         ACCESS:       9145 HIT:       4417 MISS:       4728
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 239 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     146225
  ROW_BUFFER_MISS:     161486
 AVG DBUS CONGESTED CYCLE: 3.891
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      15513
  FULL:     117490
